Classic Timing Analyzer report for counter_mod_16
Wed Jan 17 18:48:07 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                          ; To                                                                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.900 ns                         ; counter_direction                                                                             ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 32.800 ns                        ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; a                                                                                             ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.600 ns                        ; counter_direction                                                                             ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 34.13 MHz ( period = 29.300 ns ) ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]    ; divider:dzielnik|clk_out                                                                      ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                               ;                                                                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K70RC240-4    ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                       ; To                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.13 MHz ( period = 29.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 25.300 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 25.300 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk        ; clk      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 23.100 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 22.800 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.500 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 22.500 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.500 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 22.500 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.500 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 22.500 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.800 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.800 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.800 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.800 ns               ;
; N/A                                     ; 39.22 MHz ( period = 25.500 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.500 ns               ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 39.68 MHz ( period = 25.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.200 ns               ;
; N/A                                     ; 39.68 MHz ( period = 25.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.200 ns               ;
; N/A                                     ; 39.68 MHz ( period = 25.200 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.200 ns               ;
; N/A                                     ; 39.84 MHz ( period = 25.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.100 ns               ;
; N/A                                     ; 39.84 MHz ( period = 25.100 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 21.100 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.900 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; divider:dzielnik|clk_out                                                                   ; clk        ; clk      ; None                        ; None                      ; 20.900 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk        ; clk      ; None                        ; None                      ; 20.400 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 20.300 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                            ;                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                              ;
+-------+--------------+------------+-------------------+-----------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From              ; To                                                                                            ; To Clock ;
+-------+--------------+------------+-------------------+-----------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.900 ns   ; counter_direction ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A   ; None         ; 6.600 ns   ; counter_direction ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A   ; None         ; 6.300 ns   ; counter_direction ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
+-------+--------------+------------+-------------------+-----------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                 ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                          ; To ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+----+------------+
; N/A   ; None         ; 32.800 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; b2 ; clk        ;
; N/A   ; None         ; 32.800 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; b2 ; clk        ;
; N/A   ; None         ; 32.800 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; d  ; clk        ;
; N/A   ; None         ; 32.800 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; d  ; clk        ;
; N/A   ; None         ; 32.800 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; a  ; clk        ;
; N/A   ; None         ; 32.800 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; a  ; clk        ;
; N/A   ; None         ; 32.700 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; f  ; clk        ;
; N/A   ; None         ; 32.700 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; f  ; clk        ;
; N/A   ; None         ; 32.500 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; b2 ; clk        ;
; N/A   ; None         ; 32.500 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; b2 ; clk        ;
; N/A   ; None         ; 32.500 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; d  ; clk        ;
; N/A   ; None         ; 32.500 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; a  ; clk        ;
; N/A   ; None         ; 32.400 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; f  ; clk        ;
; N/A   ; None         ; 31.400 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; f2 ; clk        ;
; N/A   ; None         ; 31.400 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; f2 ; clk        ;
; N/A   ; None         ; 31.300 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; g2 ; clk        ;
; N/A   ; None         ; 31.300 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; g2 ; clk        ;
; N/A   ; None         ; 31.300 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; e2 ; clk        ;
; N/A   ; None         ; 31.300 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; e2 ; clk        ;
; N/A   ; None         ; 31.300 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; d2 ; clk        ;
; N/A   ; None         ; 31.300 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; d2 ; clk        ;
; N/A   ; None         ; 31.200 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; f2 ; clk        ;
; N/A   ; None         ; 31.100 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; g2 ; clk        ;
; N/A   ; None         ; 31.100 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; f2 ; clk        ;
; N/A   ; None         ; 31.100 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; e2 ; clk        ;
; N/A   ; None         ; 31.100 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; d2 ; clk        ;
; N/A   ; None         ; 31.000 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; g2 ; clk        ;
; N/A   ; None         ; 31.000 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; e2 ; clk        ;
; N/A   ; None         ; 31.000 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; d2 ; clk        ;
; N/A   ; None         ; 30.700 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; c2 ; clk        ;
; N/A   ; None         ; 30.700 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; c2 ; clk        ;
; N/A   ; None         ; 30.600 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; c2 ; clk        ;
; N/A   ; None         ; 30.400 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; c2 ; clk        ;
; N/A   ; None         ; 29.700 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; e  ; clk        ;
; N/A   ; None         ; 29.700 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; e  ; clk        ;
; N/A   ; None         ; 29.600 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; a2 ; clk        ;
; N/A   ; None         ; 29.600 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; a2 ; clk        ;
; N/A   ; None         ; 29.600 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; a2 ; clk        ;
; N/A   ; None         ; 29.400 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; e  ; clk        ;
; N/A   ; None         ; 29.300 ns  ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; a2 ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+----+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                     ;
+---------------+-------------+-----------+-------------------+-----------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From              ; To                                                                                            ; To Clock ;
+---------------+-------------+-----------+-------------------+-----------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.600 ns ; counter_direction ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A           ; None        ; -0.600 ns ; counter_direction ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A           ; None        ; -0.600 ns ; counter_direction ; counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
+---------------+-------------+-----------+-------------------+-----------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jan 17 18:48:07 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_mod_16 -c counter_mod_16
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "divider:dzielnik|clk_out" as buffer
Info: Clock "clk" has Internal fmax of 34.13 MHz between source register "divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24]" and destination register "divider:dzielnik|clk_out" (period= 29.3 ns)
    Info: + Longest register to register delay is 25.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C52; Fanout = 4; REG Node = 'divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24]'
        Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC1_C51; Fanout = 4; COMB Node = 'divider:dzielnik|LessThan0~1'
        Info: 3: + IC(2.700 ns) + CELL(1.700 ns) = 9.800 ns; Loc. = LC3_C49; Fanout = 1; COMB Node = 'divider:dzielnik|LessThan0~41'
        Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 11.800 ns; Loc. = LC4_C49; Fanout = 1; COMB Node = 'divider:dzielnik|LessThan0~26'
        Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 14.700 ns; Loc. = LC5_C49; Fanout = 1; COMB Node = 'divider:dzielnik|LessThan0~6'
        Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 17.900 ns; Loc. = LC1_C49; Fanout = 33; COMB Node = 'divider:dzielnik|LessThan0~7'
        Info: 7: + IC(3.300 ns) + CELL(2.400 ns) = 23.600 ns; Loc. = LC2_C47; Fanout = 1; COMB Node = 'divider:dzielnik|LessThan0~7_wirecell'
        Info: 8: + IC(0.500 ns) + CELL(1.200 ns) = 25.300 ns; Loc. = LC1_C47; Fanout = 5; REG Node = 'divider:dzielnik|clk_out'
        Info: Total cell delay = 15.100 ns ( 59.68 % )
        Info: Total interconnect delay = 10.200 ns ( 40.32 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 33; CLK Node = 'clk'
            Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_C47; Fanout = 5; REG Node = 'divider:dzielnik|clk_out'
            Info: Total cell delay = 2.900 ns ( 41.43 % )
            Info: Total interconnect delay = 4.100 ns ( 58.57 % )
        Info: - Longest clock path from clock "clk" to source register is 7.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 33; CLK Node = 'clk'
            Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_C52; Fanout = 4; REG Node = 'divider:dzielnik|lpm_counter:counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24]'
            Info: Total cell delay = 2.900 ns ( 41.43 % )
            Info: Total interconnect delay = 4.100 ns ( 58.57 % )
    Info: + Micro clock to output delay of source is 1.400 ns
    Info: + Micro setup delay of destination is 2.600 ns
Info: tsu for register "counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]" (data pin = "counter_direction", clock pin = "clk") is 6.900 ns
    Info: + Longest pin to register delay is 20.200 ns
        Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 3; PIN Node = 'counter_direction'
        Info: 2: + IC(7.400 ns) + CELL(1.400 ns) = 19.100 ns; Loc. = LC3_C33; Fanout = 2; COMB Node = 'counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 19.400 ns; Loc. = LC4_C33; Fanout = 2; COMB Node = 'counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 19.700 ns; Loc. = LC5_C33; Fanout = 1; COMB Node = 'counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.500 ns) = 20.200 ns; Loc. = LC6_C33; Fanout = 12; REG Node = 'counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]'
        Info: Total cell delay = 12.800 ns ( 63.37 % )
        Info: Total interconnect delay = 7.400 ns ( 36.63 % )
    Info: + Micro setup delay of destination is 2.600 ns
    Info: - Shortest clock path from clock "clk" to destination register is 15.900 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 33; CLK Node = 'clk'
        Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C47; Fanout = 5; REG Node = 'divider:dzielnik|clk_out'
        Info: 3: + IC(7.500 ns) + CELL(0.000 ns) = 15.900 ns; Loc. = LC6_C33; Fanout = 12; REG Node = 'counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]'
        Info: Total cell delay = 4.300 ns ( 27.04 % )
        Info: Total interconnect delay = 11.600 ns ( 72.96 % )
Info: tco from clock "clk" to destination pin "b2" through register "counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]" is 32.800 ns
    Info: + Longest clock path from clock "clk" to source register is 15.900 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 33; CLK Node = 'clk'
        Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C47; Fanout = 5; REG Node = 'divider:dzielnik|clk_out'
        Info: 3: + IC(7.500 ns) + CELL(0.000 ns) = 15.900 ns; Loc. = LC5_C33; Fanout = 14; REG Node = 'counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]'
        Info: Total cell delay = 4.300 ns ( 27.04 % )
        Info: Total interconnect delay = 11.600 ns ( 72.96 % )
    Info: + Micro clock to output delay of source is 1.400 ns
    Info: + Longest register to pin delay is 15.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C33; Fanout = 14; REG Node = 'counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]'
        Info: 2: + IC(3.800 ns) + CELL(2.700 ns) = 6.500 ns; Loc. = LC8_C41; Fanout = 1; COMB Node = 'transcoder:transkoder|Mux5~0'
        Info: 3: + IC(4.000 ns) + CELL(5.000 ns) = 15.500 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'b2'
        Info: Total cell delay = 7.700 ns ( 49.68 % )
        Info: Total interconnect delay = 7.800 ns ( 50.32 % )
Info: th for register "counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]" (data pin = "counter_direction", clock pin = "clk") is -0.600 ns
    Info: + Longest clock path from clock "clk" to destination register is 15.900 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 33; CLK Node = 'clk'
        Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C47; Fanout = 5; REG Node = 'divider:dzielnik|clk_out'
        Info: 3: + IC(7.500 ns) + CELL(0.000 ns) = 15.900 ns; Loc. = LC5_C33; Fanout = 14; REG Node = 'counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]'
        Info: Total cell delay = 4.300 ns ( 27.04 % )
        Info: Total interconnect delay = 11.600 ns ( 72.96 % )
    Info: + Micro hold delay of destination is 3.100 ns
    Info: - Shortest pin to register delay is 19.600 ns
        Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 3; PIN Node = 'counter_direction'
        Info: 2: + IC(7.400 ns) + CELL(1.400 ns) = 19.100 ns; Loc. = LC4_C33; Fanout = 2; COMB Node = 'counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.500 ns) = 19.600 ns; Loc. = LC5_C33; Fanout = 14; REG Node = 'counter:licznik|lpm_counter:actual_value_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]'
        Info: Total cell delay = 12.200 ns ( 62.24 % )
        Info: Total interconnect delay = 7.400 ns ( 37.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Wed Jan 17 18:48:08 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


