// Seed: 2158932035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_7 = -1 * 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wire id_4
);
  assign id_2 = -1;
  reg id_6;
  always id_6 = -1'b0;
  task id_7;
    logic id_8;
  endtask
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  assign id_8 = id_8;
endmodule
