Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Dec  9 13:20:53 2025
| Host         : cenglab01 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file system_wrapper_timing_summary_postroute_physopted.rpt -pb system_wrapper_timing_summary_postroute_physopted.pb -rpx system_wrapper_timing_summary_postroute_physopted.rpx
| Design       : system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.086        0.000                      0                27632        0.019        0.000                      0                27632        3.000        0.000                       0                  9646  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
sys_clock                    {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_0  {0.000 6.667}      13.333          75.000          
  clkfbout_system_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0        0.086        0.000                      0                27632        0.019        0.000                      0                27632        5.417        0.000                       0                  9642  
  clkfbout_system_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                                                clk_out1_system_clk_wiz_0  
(none)                     clk_out1_system_clk_wiz_0  clk_out1_system_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_out1_system_clk_wiz_0                             
(none)                                                clk_out1_system_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_system_clk_wiz_0 rise@13.333ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.933ns  (logic 3.549ns (27.442%)  route 9.384ns (72.558%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 11.818 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.713    -0.827    <hidden>
    SLICE_X73Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  <hidden>
                         net (fo=5, routed)           0.689     0.319    <hidden>
    SLICE_X75Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.443 f  <hidden>
                         net (fo=5, routed)           0.315     0.757    <hidden>
    SLICE_X73Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.881 f  <hidden>
                         net (fo=52, routed)          0.909     1.790    <hidden>
    SLICE_X72Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.914 r  <hidden>
                         net (fo=128, routed)         1.510     3.424    <hidden>
    SLICE_X61Y54         MUXF7 (Prop_muxf7_S_O)       0.296     3.720 r  <hidden>
                         net (fo=2, routed)           0.000     3.720    <hidden>
    SLICE_X61Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     3.824 r  <hidden>
                         net (fo=3, routed)           0.880     4.704    <hidden>
    SLICE_X69Y57         LUT5 (Prop_lut5_I4_O)        0.316     5.020 r  <hidden>
                         net (fo=13, routed)          1.543     6.563    <hidden>
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.687 r  <hidden>
                         net (fo=1, routed)           0.000     6.687    <hidden>
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.219 r  <hidden>
                         net (fo=1, routed)           0.000     7.219    <hidden>
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  <hidden>
                         net (fo=1, routed)           0.000     7.333    <hidden>
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  <hidden>
                         net (fo=1, routed)           0.000     7.447    <hidden>
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.669 r  <hidden>
                         net (fo=1, routed)           0.884     8.553    <hidden>
    SLICE_X70Y68         LUT4 (Prop_lut4_I3_O)        0.323     8.876 f  <hidden>
                         net (fo=1, routed)           0.552     9.428    <hidden>
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.328     9.756 r  <hidden>
                         net (fo=1, routed)           0.596    10.352    <hidden>
    SLICE_X65Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  <hidden>
                         net (fo=6, routed)           0.450    10.926    <hidden>
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.124    11.050 r  <hidden>
                         net (fo=31, routed)          1.056    12.106    <hidden>
    SLICE_X61Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.583 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.222    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.505    11.818    <hidden>
    SLICE_X61Y62         FDRE                                         r  <hidden>
                         clock pessimism              0.559    12.378    
                         clock uncertainty           -0.119    12.259    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)       -0.067    12.192    <hidden>
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_system_clk_wiz_0 rise@13.333ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.037ns  (logic 2.161ns (16.576%)  route 10.876ns (83.424%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT6=8 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 11.907 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.713    -0.827    <hidden>
    SLICE_X73Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  <hidden>
                         net (fo=5, routed)           0.813     0.442    <hidden>
    SLICE_X71Y60         LUT2 (Prop_lut2_I1_O)        0.124     0.566 r  <hidden>
                         net (fo=1, routed)           0.658     1.223    <hidden>
    SLICE_X72Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.347 r  <hidden>
                         net (fo=53, routed)          0.689     2.036    <hidden>
    SLICE_X75Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.160 r  <hidden>
                         net (fo=36, routed)          1.171     3.331    <hidden>
    SLICE_X71Y53         MUXF8 (Prop_muxf8_S_O)       0.273     3.604 f  <hidden>
                         net (fo=2, routed)           1.015     4.619    <hidden>
    SLICE_X71Y60         LUT6 (Prop_lut6_I2_O)        0.316     4.935 r  <hidden>
                         net (fo=60, routed)          1.399     6.333    <hidden>
    SLICE_X78Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.457 f  <hidden>
                         net (fo=3, routed)           0.957     7.415    <hidden>
    SLICE_X77Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.539 f  <hidden>
                         net (fo=6, routed)           0.798     8.337    <hidden>
    SLICE_X77Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.461 f  <hidden>
                         net (fo=8, routed)           0.523     8.984    <hidden>
    SLICE_X77Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.108 f  <hidden>
                         net (fo=6, routed)           1.029    10.137    <hidden>
    SLICE_X71Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.261 r  <hidden>
                         net (fo=1, routed)           0.395    10.656    <hidden>
    SLICE_X69Y62         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  <hidden>
                         net (fo=31, routed)          1.430    12.210    <hidden>
    SLICE_X76Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.583 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.222    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.594    11.907    <hidden>
    SLICE_X76Y61         FDRE                                         r  <hidden>
                         clock pessimism              0.559    12.467    
                         clock uncertainty           -0.119    12.348    
    SLICE_X76Y61         FDRE (Setup_fdre_C_D)       -0.031    12.317    <hidden>
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_system_clk_wiz_0 rise@13.333ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.001ns  (logic 2.387ns (18.360%)  route 10.614ns (81.640%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 11.922 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.713    -0.827    <hidden>
    SLICE_X73Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  <hidden>
                         net (fo=5, routed)           0.813     0.442    <hidden>
    SLICE_X71Y60         LUT2 (Prop_lut2_I1_O)        0.124     0.566 r  <hidden>
                         net (fo=1, routed)           0.658     1.223    <hidden>
    SLICE_X72Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.347 r  <hidden>
                         net (fo=53, routed)          0.689     2.036    <hidden>
    SLICE_X75Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.160 r  <hidden>
                         net (fo=36, routed)          1.265     3.425    <hidden>
    SLICE_X67Y61         MUXF8 (Prop_muxf8_S_O)       0.273     3.698 r  <hidden>
                         net (fo=2, routed)           0.591     4.289    <hidden>
    SLICE_X70Y62         LUT6 (Prop_lut6_I2_O)        0.316     4.605 f  <hidden>
                         net (fo=28, routed)          0.911     5.516    <hidden>
    SLICE_X78Y63         LUT2 (Prop_lut2_I1_O)        0.119     5.635 r  <hidden>
                         net (fo=52, routed)          1.480     7.115    <hidden>
    SLICE_X77Y67         LUT6 (Prop_lut6_I0_O)        0.355     7.470 f  <hidden>
                         net (fo=5, routed)           1.005     8.475    <hidden>
    SLICE_X70Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.599 f  <hidden>
                         net (fo=5, routed)           0.963     9.562    <hidden>
    SLICE_X69Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  <hidden>
                         net (fo=1, routed)           0.295     9.981    <hidden>
    SLICE_X69Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  <hidden>
                         net (fo=6, routed)           0.487    10.593    <hidden>
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.124    10.717 r  <hidden>
                         net (fo=31, routed)          1.458    12.174    <hidden>
    SLICE_X83Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.583 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.222    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.609    11.922    <hidden>
    SLICE_X83Y58         FDRE                                         r  <hidden>
                         clock pessimism              0.559    12.482    
                         clock uncertainty           -0.119    12.363    
    SLICE_X83Y58         FDRE (Setup_fdre_C_D)       -0.067    12.296    <hidden>
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -12.174    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_system_clk_wiz_0 rise@13.333ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.874ns  (logic 2.161ns (16.786%)  route 10.713ns (83.214%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 11.825 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.713    -0.827    <hidden>
    SLICE_X73Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  <hidden>
                         net (fo=5, routed)           0.813     0.442    <hidden>
    SLICE_X71Y60         LUT2 (Prop_lut2_I1_O)        0.124     0.566 r  <hidden>
                         net (fo=1, routed)           0.658     1.223    <hidden>
    SLICE_X72Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.347 r  <hidden>
                         net (fo=53, routed)          0.689     2.036    <hidden>
    SLICE_X75Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.160 r  <hidden>
                         net (fo=36, routed)          1.171     3.331    <hidden>
    SLICE_X71Y53         MUXF8 (Prop_muxf8_S_O)       0.273     3.604 f  <hidden>
                         net (fo=2, routed)           1.015     4.619    <hidden>
    SLICE_X71Y60         LUT6 (Prop_lut6_I2_O)        0.316     4.935 r  <hidden>
                         net (fo=60, routed)          1.399     6.333    <hidden>
    SLICE_X78Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.457 f  <hidden>
                         net (fo=3, routed)           0.957     7.415    <hidden>
    SLICE_X77Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.539 f  <hidden>
                         net (fo=6, routed)           0.796     8.335    <hidden>
    SLICE_X77Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.459 f  <hidden>
                         net (fo=7, routed)           0.677     9.135    <hidden>
    SLICE_X76Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.259 f  <hidden>
                         net (fo=1, routed)           0.772    10.032    <hidden>
    SLICE_X72Y61         LUT6 (Prop_lut6_I1_O)        0.124    10.156 r  <hidden>
                         net (fo=6, routed)           0.635    10.790    <hidden>
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.914 r  <hidden>
                         net (fo=31, routed)          1.133    12.047    <hidden>
    SLICE_X71Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.583 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.222    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.512    11.825    <hidden>
    SLICE_X71Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.559    12.385    
                         clock uncertainty           -0.119    12.266    
    SLICE_X71Y55         FDRE (Setup_fdre_C_D)       -0.081    12.185    <hidden>
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_system_clk_wiz_0 rise@13.333ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.914ns  (logic 3.549ns (27.482%)  route 9.365ns (72.518%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.819 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.713    -0.827    <hidden>
    SLICE_X73Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  <hidden>
                         net (fo=5, routed)           0.689     0.319    <hidden>
    SLICE_X75Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.443 f  <hidden>
                         net (fo=5, routed)           0.315     0.757    <hidden>
    SLICE_X73Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.881 f  <hidden>
                         net (fo=52, routed)          0.909     1.790    <hidden>
    SLICE_X72Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.914 r  <hidden>
                         net (fo=128, routed)         1.510     3.424    <hidden>
    SLICE_X61Y54         MUXF7 (Prop_muxf7_S_O)       0.296     3.720 r  <hidden>
                         net (fo=2, routed)           0.000     3.720    <hidden>
    SLICE_X61Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     3.824 r  <hidden>
                         net (fo=3, routed)           0.880     4.704    <hidden>
    SLICE_X69Y57         LUT5 (Prop_lut5_I4_O)        0.316     5.020 r  <hidden>
                         net (fo=13, routed)          1.543     6.563    <hidden>
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.687 r  <hidden>
                         net (fo=1, routed)           0.000     6.687    <hidden>
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.219 r  <hidden>
                         net (fo=1, routed)           0.000     7.219    <hidden>
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  <hidden>
                         net (fo=1, routed)           0.000     7.333    <hidden>
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  <hidden>
                         net (fo=1, routed)           0.000     7.447    <hidden>
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.669 r  <hidden>
                         net (fo=1, routed)           0.884     8.553    <hidden>
    SLICE_X70Y68         LUT4 (Prop_lut4_I3_O)        0.323     8.876 f  <hidden>
                         net (fo=1, routed)           0.552     9.428    <hidden>
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.328     9.756 r  <hidden>
                         net (fo=1, routed)           0.596    10.352    <hidden>
    SLICE_X65Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  <hidden>
                         net (fo=6, routed)           0.450    10.926    <hidden>
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.124    11.050 r  <hidden>
                         net (fo=31, routed)          1.037    12.087    <hidden>
    SLICE_X60Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.583 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.222    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.506    11.819    <hidden>
    SLICE_X60Y61         FDRE                                         r  <hidden>
                         clock pessimism              0.559    12.379    
                         clock uncertainty           -0.119    12.260    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.031    12.229    <hidden>
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_system_clk_wiz_0 rise@13.333ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.939ns  (logic 2.161ns (16.701%)  route 10.778ns (83.299%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.910 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.713    -0.827    <hidden>
    SLICE_X73Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  <hidden>
                         net (fo=5, routed)           0.813     0.442    <hidden>
    SLICE_X71Y60         LUT2 (Prop_lut2_I1_O)        0.124     0.566 r  <hidden>
                         net (fo=1, routed)           0.658     1.223    <hidden>
    SLICE_X72Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.347 r  <hidden>
                         net (fo=53, routed)          0.689     2.036    <hidden>
    SLICE_X75Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.160 r  <hidden>
                         net (fo=36, routed)          1.171     3.331    <hidden>
    SLICE_X71Y53         MUXF8 (Prop_muxf8_S_O)       0.273     3.604 f  <hidden>
                         net (fo=2, routed)           1.015     4.619    <hidden>
    SLICE_X71Y60         LUT6 (Prop_lut6_I2_O)        0.316     4.935 r  <hidden>
                         net (fo=60, routed)          1.399     6.333    <hidden>
    SLICE_X78Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.457 f  <hidden>
                         net (fo=3, routed)           0.957     7.415    <hidden>
    SLICE_X77Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.539 f  <hidden>
                         net (fo=6, routed)           0.796     8.335    <hidden>
    SLICE_X77Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.459 f  <hidden>
                         net (fo=7, routed)           0.677     9.135    <hidden>
    SLICE_X76Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.259 f  <hidden>
                         net (fo=1, routed)           0.772    10.032    <hidden>
    SLICE_X72Y61         LUT6 (Prop_lut6_I1_O)        0.124    10.156 r  <hidden>
                         net (fo=6, routed)           0.635    10.790    <hidden>
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.914 r  <hidden>
                         net (fo=31, routed)          1.198    12.112    <hidden>
    SLICE_X77Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.583 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.222    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.597    11.910    <hidden>
    SLICE_X77Y56         FDRE                                         r  <hidden>
                         clock pessimism              0.559    12.470    
                         clock uncertainty           -0.119    12.351    
    SLICE_X77Y56         FDRE (Setup_fdre_C_D)       -0.081    12.270    <hidden>
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_system_clk_wiz_0 rise@13.333ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.882ns  (logic 3.549ns (27.549%)  route 9.333ns (72.451%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 11.811 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.713    -0.827    <hidden>
    SLICE_X73Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  <hidden>
                         net (fo=5, routed)           0.689     0.319    <hidden>
    SLICE_X75Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.443 f  <hidden>
                         net (fo=5, routed)           0.315     0.757    <hidden>
    SLICE_X73Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.881 f  <hidden>
                         net (fo=52, routed)          0.909     1.790    <hidden>
    SLICE_X72Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.914 r  <hidden>
                         net (fo=128, routed)         1.510     3.424    <hidden>
    SLICE_X61Y54         MUXF7 (Prop_muxf7_S_O)       0.296     3.720 r  <hidden>
                         net (fo=2, routed)           0.000     3.720    <hidden>
    SLICE_X61Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     3.824 r  <hidden>
                         net (fo=3, routed)           0.880     4.704    <hidden>
    SLICE_X69Y57         LUT5 (Prop_lut5_I4_O)        0.316     5.020 r  <hidden>
                         net (fo=13, routed)          1.543     6.563    <hidden>
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.687 r  <hidden>
                         net (fo=1, routed)           0.000     6.687    <hidden>
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.219 r  <hidden>
                         net (fo=1, routed)           0.000     7.219    <hidden>
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  <hidden>
                         net (fo=1, routed)           0.000     7.333    <hidden>
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  <hidden>
                         net (fo=1, routed)           0.000     7.447    <hidden>
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.669 r  <hidden>
                         net (fo=1, routed)           0.884     8.553    <hidden>
    SLICE_X70Y68         LUT4 (Prop_lut4_I3_O)        0.323     8.876 f  <hidden>
                         net (fo=1, routed)           0.552     9.428    <hidden>
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.328     9.756 r  <hidden>
                         net (fo=1, routed)           0.596    10.352    <hidden>
    SLICE_X65Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  <hidden>
                         net (fo=6, routed)           0.450    10.926    <hidden>
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.124    11.050 r  <hidden>
                         net (fo=31, routed)          1.005    12.056    <hidden>
    SLICE_X60Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.583 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.222    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.498    11.811    <hidden>
    SLICE_X60Y69         FDRE                                         r  <hidden>
                         clock pessimism              0.559    12.371    
                         clock uncertainty           -0.119    12.252    
    SLICE_X60Y69         FDRE (Setup_fdre_C_D)       -0.031    12.221    <hidden>
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_system_clk_wiz_0 rise@13.333ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.917ns  (logic 2.161ns (16.730%)  route 10.756ns (83.270%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 11.909 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.713    -0.827    <hidden>
    SLICE_X73Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  <hidden>
                         net (fo=5, routed)           0.813     0.442    <hidden>
    SLICE_X71Y60         LUT2 (Prop_lut2_I1_O)        0.124     0.566 r  <hidden>
                         net (fo=1, routed)           0.658     1.223    <hidden>
    SLICE_X72Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.347 r  <hidden>
                         net (fo=53, routed)          0.689     2.036    <hidden>
    SLICE_X75Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.160 r  <hidden>
                         net (fo=36, routed)          1.171     3.331    <hidden>
    SLICE_X71Y53         MUXF8 (Prop_muxf8_S_O)       0.273     3.604 f  <hidden>
                         net (fo=2, routed)           1.015     4.619    <hidden>
    SLICE_X71Y60         LUT6 (Prop_lut6_I2_O)        0.316     4.935 r  <hidden>
                         net (fo=60, routed)          1.399     6.333    <hidden>
    SLICE_X78Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.457 f  <hidden>
                         net (fo=3, routed)           0.957     7.415    <hidden>
    SLICE_X77Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.539 f  <hidden>
                         net (fo=6, routed)           0.796     8.335    <hidden>
    SLICE_X77Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.459 f  <hidden>
                         net (fo=7, routed)           0.677     9.135    <hidden>
    SLICE_X76Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.259 f  <hidden>
                         net (fo=1, routed)           0.772    10.032    <hidden>
    SLICE_X72Y61         LUT6 (Prop_lut6_I1_O)        0.124    10.156 r  <hidden>
                         net (fo=6, routed)           0.635    10.790    <hidden>
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.914 r  <hidden>
                         net (fo=31, routed)          1.176    12.090    <hidden>
    SLICE_X75Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.583 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.222    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.596    11.909    <hidden>
    SLICE_X75Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.559    12.469    
                         clock uncertainty           -0.119    12.350    
    SLICE_X75Y57         FDRE (Setup_fdre_C_D)       -0.093    12.257    <hidden>
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_system_clk_wiz_0 rise@13.333ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.884ns  (logic 3.549ns (27.546%)  route 9.335ns (72.454%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.816 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.713    -0.827    <hidden>
    SLICE_X73Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  <hidden>
                         net (fo=5, routed)           0.689     0.319    <hidden>
    SLICE_X75Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.443 f  <hidden>
                         net (fo=5, routed)           0.315     0.757    <hidden>
    SLICE_X73Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.881 f  <hidden>
                         net (fo=52, routed)          0.909     1.790    <hidden>
    SLICE_X72Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.914 r  <hidden>
                         net (fo=128, routed)         1.510     3.424    <hidden>
    SLICE_X61Y54         MUXF7 (Prop_muxf7_S_O)       0.296     3.720 r  <hidden>
                         net (fo=2, routed)           0.000     3.720    <hidden>
    SLICE_X61Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     3.824 r  <hidden>
                         net (fo=3, routed)           0.880     4.704    <hidden>
    SLICE_X69Y57         LUT5 (Prop_lut5_I4_O)        0.316     5.020 r  <hidden>
                         net (fo=13, routed)          1.543     6.563    <hidden>
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.687 r  <hidden>
                         net (fo=1, routed)           0.000     6.687    <hidden>
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.219 r  <hidden>
                         net (fo=1, routed)           0.000     7.219    <hidden>
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  <hidden>
                         net (fo=1, routed)           0.000     7.333    <hidden>
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  <hidden>
                         net (fo=1, routed)           0.000     7.447    <hidden>
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.669 r  <hidden>
                         net (fo=1, routed)           0.884     8.553    <hidden>
    SLICE_X70Y68         LUT4 (Prop_lut4_I3_O)        0.323     8.876 f  <hidden>
                         net (fo=1, routed)           0.552     9.428    <hidden>
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.328     9.756 r  <hidden>
                         net (fo=1, routed)           0.596    10.352    <hidden>
    SLICE_X65Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  <hidden>
                         net (fo=6, routed)           0.450    10.926    <hidden>
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.124    11.050 r  <hidden>
                         net (fo=31, routed)          1.007    12.057    <hidden>
    SLICE_X58Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.583 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.222    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.503    11.816    <hidden>
    SLICE_X58Y65         FDRE                                         r  <hidden>
                         clock pessimism              0.559    12.376    
                         clock uncertainty           -0.119    12.257    
    SLICE_X58Y65         FDRE (Setup_fdre_C_D)       -0.031    12.226    <hidden>
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_system_clk_wiz_0 rise@13.333ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.860ns  (logic 3.549ns (27.597%)  route 9.311ns (72.403%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 11.812 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.713    -0.827    <hidden>
    SLICE_X73Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  <hidden>
                         net (fo=5, routed)           0.689     0.319    <hidden>
    SLICE_X75Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.443 f  <hidden>
                         net (fo=5, routed)           0.315     0.757    <hidden>
    SLICE_X73Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.881 f  <hidden>
                         net (fo=52, routed)          0.909     1.790    <hidden>
    SLICE_X72Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.914 r  <hidden>
                         net (fo=128, routed)         1.510     3.424    <hidden>
    SLICE_X61Y54         MUXF7 (Prop_muxf7_S_O)       0.296     3.720 r  <hidden>
                         net (fo=2, routed)           0.000     3.720    <hidden>
    SLICE_X61Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     3.824 r  <hidden>
                         net (fo=3, routed)           0.880     4.704    <hidden>
    SLICE_X69Y57         LUT5 (Prop_lut5_I4_O)        0.316     5.020 r  <hidden>
                         net (fo=13, routed)          1.543     6.563    <hidden>
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.687 r  <hidden>
                         net (fo=1, routed)           0.000     6.687    <hidden>
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.219 r  <hidden>
                         net (fo=1, routed)           0.000     7.219    <hidden>
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  <hidden>
                         net (fo=1, routed)           0.000     7.333    <hidden>
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  <hidden>
                         net (fo=1, routed)           0.000     7.447    <hidden>
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.669 r  <hidden>
                         net (fo=1, routed)           0.884     8.553    <hidden>
    SLICE_X70Y68         LUT4 (Prop_lut4_I3_O)        0.323     8.876 f  <hidden>
                         net (fo=1, routed)           0.552     9.428    <hidden>
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.328     9.756 r  <hidden>
                         net (fo=1, routed)           0.596    10.352    <hidden>
    SLICE_X65Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  <hidden>
                         net (fo=6, routed)           0.450    10.926    <hidden>
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.124    11.050 r  <hidden>
                         net (fo=31, routed)          0.983    12.033    <hidden>
    SLICE_X58Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.583 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.222    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.499    11.812    <hidden>
    SLICE_X58Y68         FDRE                                         r  <hidden>
                         clock pessimism              0.559    12.372    
                         clock uncertainty           -0.119    12.253    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)       -0.031    12.222    <hidden>
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.497%)  route 0.157ns (51.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.565    -0.599    <hidden>
    SLICE_X50Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  <hidden>
                         net (fo=1, routed)           0.157    -0.294    <hidden>
    SLICE_X53Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.834    -0.839    <hidden>
    SLICE_X53Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.335    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.022    -0.313    <hidden>
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.829%)  route 0.152ns (40.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.562    -0.602    <hidden>
    SLICE_X51Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  <hidden>
                         net (fo=1, routed)           0.152    -0.323    <hidden>
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.098    -0.225 r  <hidden>
                         net (fo=1, routed)           0.000    -0.225    <hidden>
    SLICE_X53Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.832    -0.841    <hidden>
    SLICE_X53Y61         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.337    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.092    -0.245    <hidden>
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.920%)  route 0.202ns (52.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.554    -0.610    <hidden>
    SLICE_X55Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  <hidden>
                         net (fo=2, routed)           0.202    -0.267    <hidden>
    SLICE_X51Y80         LUT3 (Prop_lut3_I1_O)        0.045    -0.222 r  <hidden>
                         net (fo=1, routed)           0.000    -0.222    <hidden>
    SLICE_X51Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.825    -0.848    <hidden>
    SLICE_X51Y80         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.344    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.092    -0.252    <hidden>
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.499%)  route 0.164ns (52.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.565    -0.599    <hidden>
    SLICE_X50Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  <hidden>
                         net (fo=1, routed)           0.164    -0.288    <hidden>
    SLICE_X52Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.834    -0.839    <hidden>
    SLICE_X52Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.016    -0.319    <hidden>
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.475%)  route 0.182ns (46.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.565    -0.599    <hidden>
    SLICE_X56Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  <hidden>
                         net (fo=2, routed)           0.182    -0.253    <hidden>
    SLICE_X57Y100        LUT3 (Prop_lut3_I1_O)        0.045    -0.208 r  <hidden>
                         net (fo=1, routed)           0.000    -0.208    <hidden>
    SLICE_X57Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.830    -0.843    <hidden>
    SLICE_X57Y100        FDRE                                         r  <hidden>
                         clock pessimism              0.509    -0.334    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.091    -0.243    <hidden>
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.561    -0.603    <hidden>
    SLICE_X63Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  <hidden>
                         net (fo=1, routed)           0.056    -0.406    <hidden>
    SLICE_X62Y81         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.830    -0.843    <hidden>
    SLICE_X62Y81         RAMD32                                       r  <hidden>
                         clock pessimism              0.253    -0.590    
    SLICE_X62Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.443    <hidden>
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.567    -0.597    <hidden>
    SLICE_X43Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  <hidden>
                         net (fo=1, routed)           0.056    -0.400    <hidden>
    SLICE_X42Y57         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.837    -0.836    <hidden>
    SLICE_X42Y57         RAMD32                                       r  <hidden>
                         clock pessimism              0.252    -0.584    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.437    <hidden>
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.795%)  route 0.222ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.564    -0.600    <hidden>
    SLICE_X52Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  <hidden>
                         net (fo=2, routed)           0.222    -0.237    <hidden>
    SLICE_X50Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.835    -0.838    <hidden>
    SLICE_X50Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.334    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.059    -0.275    <hidden>
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.567    -0.597    <hidden>
    SLICE_X68Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  <hidden>
                         net (fo=1, routed)           0.119    -0.338    <hidden>
    SLICE_X66Y91         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.839    -0.834    <hidden>
    SLICE_X66Y91         SRLC32E                                      r  <hidden>
                         clock pessimism              0.275    -0.559    
    SLICE_X66Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.376    <hidden>
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.309%)  route 0.227ns (61.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.564    -0.600    <hidden>
    SLICE_X55Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  <hidden>
                         net (fo=4, routed)           0.227    -0.232    <hidden>
    SLICE_X50Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.835    -0.838    <hidden>
    SLICE_X50Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.334    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.063    -0.271    <hidden>
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y9      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y58     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0
  To Clock:  clkfbout_system_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   system_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_system_clk_wiz_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.631ns (29.800%)  route 3.842ns (70.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           3.842     5.349    <hidden>
    SLICE_X61Y104        LUT1 (Prop_lut1_I0_O)        0.124     5.473 r  <hidden>
                         net (fo=1, routed)           0.000     5.473    <hidden>
    SLICE_X61Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.493    -1.528    <hidden>
    SLICE_X61Y104        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[11]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 1.502ns (28.530%)  route 3.763ns (71.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  dip_switches_16bits_tri_i[11] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  dip_switches_16bits_tri_i_IBUF[11]_inst/O
                         net (fo=1, routed)           3.763     5.265    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[11]
    SLICE_X64Y91         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.511    -1.509    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X64Y91         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][11]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[13]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.149ns  (logic 1.523ns (29.587%)  route 3.625ns (70.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  dip_switches_16bits_tri_i[13] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  dip_switches_16bits_tri_i_IBUF[13]_inst/O
                         net (fo=1, routed)           3.625     5.149    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[13]
    SLICE_X64Y90         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.510    -1.510    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X64Y90         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][13]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[14]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.510ns (29.830%)  route 3.552ns (70.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  dip_switches_16bits_tri_i[14] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  dip_switches_16bits_tri_i_IBUF[14]_inst/O
                         net (fo=1, routed)           3.552     5.062    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[14]
    SLICE_X65Y89         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.510    -1.510    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X65Y89         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][14]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[6]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.907ns  (logic 1.494ns (30.447%)  route 3.413ns (69.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  dip_switches_16bits_tri_i[6] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  dip_switches_16bits_tri_i_IBUF[6]_inst/O
                         net (fo=1, routed)           3.413     4.907    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[6]
    SLICE_X63Y90         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.509    -1.511    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X63Y90         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[10]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.884ns  (logic 1.482ns (30.347%)  route 3.402ns (69.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  dip_switches_16bits_tri_i[10] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[10]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dip_switches_16bits_tri_i_IBUF[10]_inst/O
                         net (fo=1, routed)           3.402     4.884    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[10]
    SLICE_X62Y93         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.511    -1.509    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X62Y93         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][10]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[15]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.872ns  (logic 1.524ns (31.284%)  route 3.348ns (68.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  dip_switches_16bits_tri_i[15] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  dip_switches_16bits_tri_i_IBUF[15]_inst/O
                         net (fo=1, routed)           3.348     4.872    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[15]
    SLICE_X58Y89         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.507    -1.513    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X58Y89         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][15]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[4]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.493ns (32.018%)  route 3.169ns (67.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  dip_switches_16bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  dip_switches_16bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           3.169     4.662    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[4]
    SLICE_X64Y89         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.510    -1.510    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X64Y89         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[3]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.453ns  (logic 1.477ns (33.175%)  route 2.975ns (66.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  dip_switches_16bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  dip_switches_16bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.975     4.453    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[3]
    SLICE_X60Y88         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.506    -1.514    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X60Y88         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[7]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.346ns  (logic 1.508ns (34.694%)  route 2.838ns (65.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  dip_switches_16bits_tri_i[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  dip_switches_16bits_tri_i_IBUF[7]_inst/O
                         net (fo=1, routed)           2.838     4.346    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[7]
    SLICE_X65Y90         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.510    -1.510    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X65Y90         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[12]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.235ns (22.771%)  route 0.796ns (77.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  dip_switches_16bits_tri_i[12] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[12]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  dip_switches_16bits_tri_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.796     1.030    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[12]
    SLICE_X66Y100        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.835    -0.838    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X66Y100        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][12]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[2]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.253ns (20.046%)  route 1.009ns (79.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  dip_switches_16bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  dip_switches_16bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.009     1.262    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[2]
    SLICE_X57Y87         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.831    -0.842    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X57Y87         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[1]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.247ns (18.565%)  route 1.085ns (81.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  dip_switches_16bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  dip_switches_16bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.085     1.333    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[1]
    SLICE_X57Y86         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.830    -0.843    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X57Y86         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[8]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.211ns (14.891%)  route 1.204ns (85.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  dip_switches_16bits_tri_i[8] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  dip_switches_16bits_tri_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.204     1.415    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[8]
    SLICE_X66Y90         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.839    -0.834    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X66Y90         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][8]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[0]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.245ns (17.053%)  route 1.194ns (82.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  dip_switches_16bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  dip_switches_16bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.194     1.439    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[0]
    SLICE_X58Y91         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.836    -0.837    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X58Y91         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[9]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.196ns (13.554%)  route 1.249ns (86.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  dip_switches_16bits_tri_i[9] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  dip_switches_16bits_tri_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.249     1.445    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[9]
    SLICE_X66Y92         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.839    -0.834    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X66Y92         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[5]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.265ns (17.497%)  route 1.250ns (82.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  dip_switches_16bits_tri_i[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  dip_switches_16bits_tri_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.250     1.515    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[5]
    SLICE_X62Y88         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.837    -0.836    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X62Y88         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[7]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.275ns (17.798%)  route 1.272ns (82.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  dip_switches_16bits_tri_i[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  dip_switches_16bits_tri_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.272     1.548    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[7]
    SLICE_X65Y90         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.839    -0.834    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X65Y90         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[3]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.245ns (15.642%)  route 1.321ns (84.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  dip_switches_16bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  dip_switches_16bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.321     1.566    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[3]
    SLICE_X60Y88         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.835    -0.838    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X60Y88         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[4]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.260ns (15.111%)  route 1.462ns (84.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  dip_switches_16bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  dip_switches_16bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.462     1.722    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[4]
    SLICE_X64Y89         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.838    -0.835    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X64Y89         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.469ns  (logic 0.610ns (8.167%)  route 6.859ns (91.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.615    -0.925    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.327     5.858    <hidden>
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.154     6.012 f  <hidden>
                         net (fo=3, routed)           0.532     6.544    <hidden>
    SLICE_X17Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.690    -1.331    <hidden>
    SLICE_X17Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.469ns  (logic 0.610ns (8.167%)  route 6.859ns (91.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.615    -0.925    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.327     5.858    <hidden>
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.154     6.012 f  <hidden>
                         net (fo=3, routed)           0.532     6.544    <hidden>
    SLICE_X17Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.690    -1.331    <hidden>
    SLICE_X17Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.469ns  (logic 0.610ns (8.167%)  route 6.859ns (91.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.615    -0.925    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.327     5.858    <hidden>
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.154     6.012 f  <hidden>
                         net (fo=3, routed)           0.532     6.544    <hidden>
    SLICE_X17Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.690    -1.331    <hidden>
    SLICE_X17Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 0.580ns (7.999%)  route 6.671ns (92.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.615    -0.925    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.327     5.858    <hidden>
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.982 f  <hidden>
                         net (fo=3, routed)           0.343     6.326    <hidden>
    SLICE_X16Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.690    -1.331    <hidden>
    SLICE_X16Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 0.580ns (7.999%)  route 6.671ns (92.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.615    -0.925    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.327     5.858    <hidden>
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.982 f  <hidden>
                         net (fo=3, routed)           0.343     6.326    <hidden>
    SLICE_X16Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.690    -1.331    <hidden>
    SLICE_X16Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 0.580ns (7.999%)  route 6.671ns (92.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.615    -0.925    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.327     5.858    <hidden>
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.982 f  <hidden>
                         net (fo=3, routed)           0.343     6.326    <hidden>
    SLICE_X16Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.690    -1.331    <hidden>
    SLICE_X16Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 0.580ns (8.132%)  route 6.553ns (91.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.615    -0.925    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          5.885     5.416    <hidden>
    SLICE_X12Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.540 f  <hidden>
                         net (fo=3, routed)           0.668     6.208    <hidden>
    SLICE_X12Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.525    -1.495    <hidden>
    SLICE_X12Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 0.580ns (8.132%)  route 6.553ns (91.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.615    -0.925    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          5.885     5.416    <hidden>
    SLICE_X12Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.540 f  <hidden>
                         net (fo=3, routed)           0.668     6.208    <hidden>
    SLICE_X12Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.525    -1.495    <hidden>
    SLICE_X12Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 0.580ns (8.132%)  route 6.553ns (91.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.615    -0.925    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          5.885     5.416    <hidden>
    SLICE_X12Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.540 f  <hidden>
                         net (fo=3, routed)           0.668     6.208    <hidden>
    SLICE_X12Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.525    -1.495    <hidden>
    SLICE_X12Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.727ns  (logic 0.580ns (8.623%)  route 6.147ns (91.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.615    -0.925    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          5.481     5.012    <hidden>
    SLICE_X28Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.136 f  <hidden>
                         net (fo=3, routed)           0.666     5.801    <hidden>
    SLICE_X15Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.524    -1.496    <hidden>
    SLICE_X15Y55         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.229ns  (logic 0.518ns (42.135%)  route 0.711ns (57.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.496    -1.525    <hidden>
    SLICE_X66Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.418    -1.107 f  <hidden>
                         net (fo=1, routed)           0.711    -0.395    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.100    -0.295 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.000    -0.295    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X66Y106        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.617    -0.923    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X66Y106        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.185ns (19.991%)  route 0.740ns (80.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.560    -0.604    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.564     0.100    <hidden>
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.044     0.144 f  <hidden>
                         net (fo=3, routed)           0.177     0.321    <hidden>
    SLICE_X58Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.831    -0.842    <hidden>
    SLICE_X58Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.185ns (19.991%)  route 0.740ns (80.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.560    -0.604    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.564     0.100    <hidden>
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.044     0.144 f  <hidden>
                         net (fo=3, routed)           0.177     0.321    <hidden>
    SLICE_X58Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.831    -0.842    <hidden>
    SLICE_X58Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.185ns (19.991%)  route 0.740ns (80.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.560    -0.604    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.564     0.100    <hidden>
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.044     0.144 f  <hidden>
                         net (fo=3, routed)           0.177     0.321    <hidden>
    SLICE_X58Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.831    -0.842    <hidden>
    SLICE_X58Y104        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.186ns (20.043%)  route 0.742ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.560    -0.604    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.564     0.100    <hidden>
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  <hidden>
                         net (fo=3, routed)           0.178     0.324    <hidden>
    SLICE_X58Y102        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.832    -0.841    <hidden>
    SLICE_X58Y102        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.186ns (20.043%)  route 0.742ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.560    -0.604    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.564     0.100    <hidden>
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  <hidden>
                         net (fo=3, routed)           0.178     0.324    <hidden>
    SLICE_X58Y102        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.832    -0.841    <hidden>
    SLICE_X58Y102        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.186ns (20.043%)  route 0.742ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.560    -0.604    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.564     0.100    <hidden>
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  <hidden>
                         net (fo=3, routed)           0.178     0.324    <hidden>
    SLICE_X58Y102        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.832    -0.841    <hidden>
    SLICE_X58Y102        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.132%)  route 0.840ns (81.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.560    -0.604    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.666     0.203    <hidden>
    SLICE_X54Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.248 f  <hidden>
                         net (fo=3, routed)           0.174     0.422    <hidden>
    SLICE_X54Y107        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.826    -0.846    <hidden>
    SLICE_X54Y107        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.132%)  route 0.840ns (81.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.560    -0.604    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.666     0.203    <hidden>
    SLICE_X54Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.248 f  <hidden>
                         net (fo=3, routed)           0.174     0.422    <hidden>
    SLICE_X54Y107        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.826    -0.846    <hidden>
    SLICE_X54Y107        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.132%)  route 0.840ns (81.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.560    -0.604    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.666     0.203    <hidden>
    SLICE_X54Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.248 f  <hidden>
                         net (fo=3, routed)           0.174     0.422    <hidden>
    SLICE_X54Y107        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.826    -0.846    <hidden>
    SLICE_X54Y107        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.219ns (54.898%)  route 3.466ns (45.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.629    -0.911    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.466     3.034    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.741     6.775 r  led_16bits_tri_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.775    led_16bits_tri_o[14]
    V12                                                               r  led_16bits_tri_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 4.147ns (54.380%)  route 3.479ns (45.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.630    -0.910    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           3.479     2.988    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         3.728     6.715 r  led_16bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.715    led_16bits_tri_o[2]
    J13                                                               r  led_16bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.623ns  (logic 4.207ns (55.194%)  route 3.415ns (44.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.629    -0.911    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           3.415     2.983    lopt_13
    U16                  OBUF (Prop_obuf_I_O)         3.729     6.712 r  led_16bits_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.712    led_16bits_tri_o[7]
    U16                                                               r  led_16bits_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 4.146ns (55.074%)  route 3.382ns (44.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.629    -0.911    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.382     2.891    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.727     6.618 r  led_16bits_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.618    led_16bits_tri_o[10]
    U14                                                               r  led_16bits_tri_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 4.202ns (56.453%)  route 3.241ns (43.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.629    -0.911    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.241     2.809    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         3.724     6.532 r  led_16bits_tri_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.532    led_16bits_tri_o[12]
    V15                                                               r  led_16bits_tri_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 4.008ns (54.042%)  route 3.408ns (45.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.630    -0.910    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.408     2.955    lopt_11
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.506 r  led_16bits_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.506    led_16bits_tri_o[5]
    V17                                                               r  led_16bits_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.393ns  (logic 4.149ns (56.120%)  route 3.244ns (43.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.630    -0.910    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.244     2.753    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         3.730     6.483 r  led_16bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.483    led_16bits_tri_o[6]
    U17                                                               r  led_16bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.025ns (54.598%)  route 3.347ns (45.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.630    -0.910    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.347     2.893    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.462 r  led_16bits_tri_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.462    led_16bits_tri_o[15]
    V11                                                               r  led_16bits_tri_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 4.140ns (56.262%)  route 3.218ns (43.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.630    -0.910    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.218     2.727    lopt_14
    V16                  OBUF (Prop_obuf_I_O)         3.721     6.448 r  led_16bits_tri_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.448    led_16bits_tri_o[8]
    V16                                                               r  led_16bits_tri_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 4.038ns (54.933%)  route 3.313ns (45.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.629    -0.911    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           3.313     2.920    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.441 r  led_16bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.441    led_16bits_tri_o[0]
    H17                                                               r  led_16bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.393ns (61.488%)  route 0.873ns (38.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.564    -0.600    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.873     0.413    lopt_10
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.666 r  led_16bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.666    led_16bits_tri_o[4]
    R18                                                               r  led_16bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.392ns (60.478%)  route 0.910ns (39.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.564    -0.600    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.910     0.451    lopt_9
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.702 r  led_16bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.702    led_16bits_tri_o[3]
    N14                                                               r  led_16bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.436ns (61.497%)  route 0.899ns (38.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.562    -0.602    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.899     0.425    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         1.308     1.733 r  led_16bits_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.733    led_16bits_tri_o[9]
    T15                                                               r  led_16bits_tri_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.457ns (59.037%)  route 1.011ns (40.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.562    -0.602    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.011     0.556    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         1.309     1.865 r  led_16bits_tri_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.865    led_16bits_tri_o[13]
    V14                                                               r  led_16bits_tri_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.385ns (55.918%)  route 1.092ns (44.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.562    -0.602    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           1.092     0.654    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.875 r  led_16bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.875    led_16bits_tri_o[0]
    H17                                                               r  led_16bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.373ns (55.159%)  route 1.116ns (44.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.562    -0.602    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.116     0.655    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.887 r  led_16bits_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.887    led_16bits_tri_o[11]
    T16                                                               r  led_16bits_tri_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.417ns (56.652%)  route 1.084ns (43.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.564    -0.600    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.084     0.612    lopt_7
    K15                  OBUF (Prop_obuf_I_O)         1.289     1.901 r  led_16bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.901    led_16bits_tri_o[1]
    K15                                                               r  led_16bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.429ns (56.219%)  route 1.113ns (43.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.564    -0.600    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.113     0.641    lopt_14
    V16                  OBUF (Prop_obuf_I_O)         1.301     1.942 r  led_16bits_tri_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.942    led_16bits_tri_o[8]
    V16                                                               r  led_16bits_tri_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.437ns (56.278%)  route 1.116ns (43.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.564    -0.600    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.116     0.644    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         1.309     1.953 r  led_16bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.953    led_16bits_tri_o[6]
    U17                                                               r  led_16bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            led_16bits_tri_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.453ns (56.495%)  route 1.119ns (43.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.562    -0.602    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.119     0.665    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.305     1.970 r  led_16bits_tri_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.970    led_16bits_tri_o[12]
    V15                                                               r  led_16bits_tri_o[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_system_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.467%)  route 1.793ns (93.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  system_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.793     1.793    <hidden>
    SLICE_X65Y103        LUT4 (Prop_lut4_I0_O)        0.124     1.917 r  <hidden>
                         net (fo=1, routed)           0.000     1.917    <hidden>
    SLICE_X65Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        1.496    -1.525    <hidden>
    SLICE_X65Y103        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.045ns (5.323%)  route 0.800ns (94.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  system_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.800     0.800    <hidden>
    SLICE_X65Y103        LUT4 (Prop_lut4_I0_O)        0.045     0.845 r  <hidden>
                         net (fo=1, routed)           0.000     0.845    <hidden>
    SLICE_X65Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9640, routed)        0.834    -0.839    <hidden>
    SLICE_X65Y103        FDRE                                         r  <hidden>





