<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/evergreen_hdmi.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - evergreen_hdmi.c<span style="font-size: 80%;"> (source / <a href="evergreen_hdmi.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">212</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">15</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Christian König.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Christian König
<span class="lineNum">      25 </span>            :  *          Rafał Miłecki
<span class="lineNum">      26 </span>            :  */
<span class="lineNum">      27 </span>            : #include &lt;dev/pci/drm/linux_hdmi.h&gt;
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      30 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;radeon_audio.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;evergreend.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;atom.h&quot;
<a name="35"><span class="lineNum">      35 </span>            : </a>
<span class="lineNum">      36 </span>            : /* enable the audio stream */
<span class="lineNum">      37 </span><span class="lineNoCov">          0 : void dce4_audio_enable(struct radeon_device *rdev,</span>
<span class="lineNum">      38 </span>            :                               struct r600_audio_pin *pin,
<span class="lineNum">      39 </span>            :                               u8 enable_mask)
<span class="lineNum">      40 </span>            : {
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(AZ_HOT_PLUG_CONTROL);</span>
<span class="lineNum">      42 </span>            : 
<span class="lineNum">      43 </span><span class="lineNoCov">          0 :         if (!pin)</span>
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :         if (enable_mask) {</span>
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :                 tmp |= AUDIO_ENABLED;</span>
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :                 if (enable_mask &amp; 1)</span>
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :                         tmp |= PIN0_AUDIO_ENABLED;</span>
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :                 if (enable_mask &amp; 2)</span>
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :                         tmp |= PIN1_AUDIO_ENABLED;</span>
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :                 if (enable_mask &amp; 4)</span>
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :                         tmp |= PIN2_AUDIO_ENABLED;</span>
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :                 if (enable_mask &amp; 8)</span>
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :                         tmp |= PIN3_AUDIO_ENABLED;</span>
<span class="lineNum">      56 </span>            :         } else {
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~(AUDIO_ENABLED |</span>
<span class="lineNum">      58 </span>            :                          PIN0_AUDIO_ENABLED |
<span class="lineNum">      59 </span>            :                          PIN1_AUDIO_ENABLED |
<span class="lineNum">      60 </span>            :                          PIN2_AUDIO_ENABLED |
<span class="lineNum">      61 </span>            :                          PIN3_AUDIO_ENABLED);
<span class="lineNum">      62 </span>            :         }
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :         WREG32(AZ_HOT_PLUG_CONTROL, tmp);</span>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      66 </span>            : 
<span class="lineNum">      67 </span><span class="lineNoCov">          0 : void evergreen_hdmi_update_acr(struct drm_encoder *encoder, long offset,</span>
<span class="lineNum">      68 </span>            :         const struct radeon_hdmi_acr *acr)
<span class="lineNum">      69 </span>            : {
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">      72 </span>            :         int bpc = 8;
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :         if (encoder-&gt;crtc) {</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder-&gt;crtc);</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :                 bpc = radeon_crtc-&gt;bpc;</span>
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :         if (bpc &gt; 8)</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :                 WREG32(HDMI_ACR_PACKET_CONTROL + offset,</span>
<span class="lineNum">      81 </span>            :                         HDMI_ACR_AUTO_SEND);    /* allow hw to sent ACR packets when required */
<span class="lineNum">      82 </span>            :         else
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :                 WREG32(HDMI_ACR_PACKET_CONTROL + offset,</span>
<span class="lineNum">      84 </span>            :                         HDMI_ACR_SOURCE |               /* select SW CTS value */
<span class="lineNum">      85 </span>            :                         HDMI_ACR_AUTO_SEND);    /* allow hw to sent ACR packets when required */
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         WREG32(HDMI_ACR_32_0 + offset, HDMI_ACR_CTS_32(acr-&gt;cts_32khz));</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         WREG32(HDMI_ACR_32_1 + offset, acr-&gt;n_32khz);</span>
<span class="lineNum">      89 </span>            : 
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         WREG32(HDMI_ACR_44_0 + offset, HDMI_ACR_CTS_44(acr-&gt;cts_44_1khz));</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :         WREG32(HDMI_ACR_44_1 + offset, acr-&gt;n_44_1khz);</span>
<span class="lineNum">      92 </span>            : 
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :         WREG32(HDMI_ACR_48_0 + offset, HDMI_ACR_CTS_48(acr-&gt;cts_48khz));</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :         WREG32(HDMI_ACR_48_1 + offset, acr-&gt;n_48khz);</span>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span><span class="lineNoCov">          0 : void dce4_afmt_write_latency_fields(struct drm_encoder *encoder,</span>
<span class="lineNum">      98 </span>            :                 struct drm_connector *connector, struct drm_display_mode *mode)
<span class="lineNum">      99 </span>            : {
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = encoder-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">     101 </span>            :         u32 tmp = 0;
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE) {</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                 if (connector-&gt;latency_present[1])</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                         tmp = VIDEO_LIPSYNC(connector-&gt;video_latency[1]) |</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                                 AUDIO_LIPSYNC(connector-&gt;audio_latency[1]);</span>
<span class="lineNum">     107 </span>            :                 else
<span class="lineNum">     108 </span>            :                         tmp = VIDEO_LIPSYNC(255) | AUDIO_LIPSYNC(255);
<span class="lineNum">     109 </span>            :         } else {
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 if (connector-&gt;latency_present[0])</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :                         tmp = VIDEO_LIPSYNC(connector-&gt;video_latency[0]) |</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                                 AUDIO_LIPSYNC(connector-&gt;audio_latency[0]);</span>
<span class="lineNum">     113 </span>            :                 else
<span class="lineNum">     114 </span>            :                         tmp = VIDEO_LIPSYNC(255) | AUDIO_LIPSYNC(255);
<span class="lineNum">     115 </span>            :         }
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         WREG32_ENDPOINT(0, AZ_F0_CODEC_PIN0_CONTROL_RESPONSE_LIPSYNC, tmp);</span>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span><span class="lineNoCov">          0 : void dce4_afmt_hdmi_write_speaker_allocation(struct drm_encoder *encoder,</span>
<span class="lineNum">     120 </span>            :         u8 *sadb, int sad_count)
<span class="lineNum">     121 </span>            : {
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = encoder-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">     123 </span>            :         u32 tmp;
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span>            :         /* program the speaker allocation */
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         tmp = RREG32_ENDPOINT(0, AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER);</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(DP_CONNECTION | SPEAKER_ALLOCATION_MASK);</span>
<span class="lineNum">     128 </span>            :         /* set HDMI mode */
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         tmp |= HDMI_CONNECTION;</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         if (sad_count)</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 tmp |= SPEAKER_ALLOCATION(sadb[0]);</span>
<span class="lineNum">     132 </span>            :         else
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 tmp |= SPEAKER_ALLOCATION(5); /* stereo */</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :         WREG32_ENDPOINT(0, AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER, tmp);</span>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span><span class="lineNoCov">          0 : void dce4_afmt_dp_write_speaker_allocation(struct drm_encoder *encoder,</span>
<span class="lineNum">     138 </span>            :         u8 *sadb, int sad_count)
<span class="lineNum">     139 </span>            : {
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = encoder-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">     141 </span>            :         u32 tmp;
<span class="lineNum">     142 </span>            : 
<span class="lineNum">     143 </span>            :         /* program the speaker allocation */
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         tmp = RREG32_ENDPOINT(0, AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER);</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(HDMI_CONNECTION | SPEAKER_ALLOCATION_MASK);</span>
<span class="lineNum">     146 </span>            :         /* set DP mode */
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         tmp |= DP_CONNECTION;</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         if (sad_count)</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :                 tmp |= SPEAKER_ALLOCATION(sadb[0]);</span>
<span class="lineNum">     150 </span>            :         else
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :                 tmp |= SPEAKER_ALLOCATION(5); /* stereo */</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :         WREG32_ENDPOINT(0, AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER, tmp);</span>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span><span class="lineNoCov">          0 : void evergreen_hdmi_write_sad_regs(struct drm_encoder *encoder,</span>
<span class="lineNum">     156 </span>            :         struct cea_sad *sads, int sad_count)
<span class="lineNum">     157 </span>            : {
<span class="lineNum">     158 </span>            :         int i;
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = encoder-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">     160 </span>            :         static const u16 eld_reg_to_type[][2] = {
<span class="lineNum">     161 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0, HDMI_AUDIO_CODING_TYPE_PCM },
<span class="lineNum">     162 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1, HDMI_AUDIO_CODING_TYPE_AC3 },
<span class="lineNum">     163 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2, HDMI_AUDIO_CODING_TYPE_MPEG1 },
<span class="lineNum">     164 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3, HDMI_AUDIO_CODING_TYPE_MP3 },
<span class="lineNum">     165 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4, HDMI_AUDIO_CODING_TYPE_MPEG2 },
<span class="lineNum">     166 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5, HDMI_AUDIO_CODING_TYPE_AAC_LC },
<span class="lineNum">     167 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6, HDMI_AUDIO_CODING_TYPE_DTS },
<span class="lineNum">     168 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7, HDMI_AUDIO_CODING_TYPE_ATRAC },
<span class="lineNum">     169 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9, HDMI_AUDIO_CODING_TYPE_EAC3 },
<span class="lineNum">     170 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10, HDMI_AUDIO_CODING_TYPE_DTS_HD },
<span class="lineNum">     171 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11, HDMI_AUDIO_CODING_TYPE_MLP },
<span class="lineNum">     172 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13, HDMI_AUDIO_CODING_TYPE_WMA_PRO },
<span class="lineNum">     173 </span>            :         };
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(eld_reg_to_type); i++) {</span>
<span class="lineNum">     176 </span>            :                 u32 value = 0;
<span class="lineNum">     177 </span>            :                 u8 stereo_freqs = 0;
<span class="lineNum">     178 </span>            :                 int max_channels = -1;
<span class="lineNum">     179 </span>            :                 int j;
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; sad_count; j++) {</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :                         struct cea_sad *sad = &amp;sads[j];</span>
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :                         if (sad-&gt;format == eld_reg_to_type[i][1]) {</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                                 if (sad-&gt;channels &gt; max_channels) {</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :                                         value = MAX_CHANNELS(sad-&gt;channels) |</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :                                                 DESCRIPTOR_BYTE_2(sad-&gt;byte2) |</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :                                                 SUPPORTED_FREQUENCIES(sad-&gt;freq);</span>
<span class="lineNum">     189 </span>            :                                         max_channels = sad-&gt;channels;
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :                                 if (sad-&gt;format == HDMI_AUDIO_CODING_TYPE_PCM)</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :                                         stereo_freqs |= sad-&gt;freq;</span>
<span class="lineNum">     194 </span>            :                                 else
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     198 </span>            : 
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :                 value |= SUPPORTED_FREQUENCIES_STEREO(stereo_freqs);</span>
<span class="lineNum">     200 </span>            : 
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 WREG32_ENDPOINT(0, eld_reg_to_type[i][0], value);</span>
<span class="lineNum">     202 </span>            :         }
<span class="lineNum">     203 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span>            : /*
<a name="206"><span class="lineNum">     206 </span>            :  * build a AVI Info Frame</a>
<span class="lineNum">     207 </span>            :  */
<span class="lineNum">     208 </span><span class="lineNoCov">          0 : void evergreen_set_avi_packet(struct radeon_device *rdev, u32 offset,</span>
<span class="lineNum">     209 </span>            :     unsigned char *buffer, size_t size)
<span class="lineNum">     210 </span>            : {
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         uint8_t *frame = buffer + 3;</span>
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AVI_INFO0 + offset,</span>
<span class="lineNum">     214 </span>            :                 frame[0x0] | (frame[0x1] &lt;&lt; 8) | (frame[0x2] &lt;&lt; 16) | (frame[0x3] &lt;&lt; 24));
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AVI_INFO1 + offset,</span>
<span class="lineNum">     216 </span>            :                 frame[0x4] | (frame[0x5] &lt;&lt; 8) | (frame[0x6] &lt;&lt; 16) | (frame[0x7] &lt;&lt; 24));
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AVI_INFO2 + offset,</span>
<span class="lineNum">     218 </span>            :                 frame[0x8] | (frame[0x9] &lt;&lt; 8) | (frame[0xA] &lt;&lt; 16) | (frame[0xB] &lt;&lt; 24));
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AVI_INFO3 + offset,</span>
<span class="lineNum">     220 </span>            :                 frame[0xC] | (frame[0xD] &lt;&lt; 8) | (buffer[1] &lt;&lt; 24));
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI_INFOFRAME_CONTROL1 + offset,</span>
<span class="lineNum">     223 </span>            :                  HDMI_AVI_INFO_LINE(2), /* anything other than 0 */
<span class="lineNum">     224 </span>            :                  ~HDMI_AVI_INFO_LINE_MASK);
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span><span class="lineNoCov">          0 : void dce4_hdmi_audio_set_dto(struct radeon_device *rdev,</span>
<span class="lineNum">     228 </span>            :         struct radeon_crtc *crtc, unsigned int clock)
<span class="lineNum">     229 </span>            : {
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         unsigned int max_ratio = clock / 24000;</span>
<span class="lineNum">     231 </span>            :         u32 dto_phase;
<span class="lineNum">     232 </span>            :         u32 wallclock_ratio;
<span class="lineNum">     233 </span>            :         u32 value;
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         if (max_ratio &gt;= 8) {</span>
<span class="lineNum">     236 </span>            :                 dto_phase = 192 * 1000;
<span class="lineNum">     237 </span>            :                 wallclock_ratio = 3;
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         } else if (max_ratio &gt;= 4) {</span>
<span class="lineNum">     239 </span>            :                 dto_phase = 96 * 1000;
<span class="lineNum">     240 </span>            :                 wallclock_ratio = 2;
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :         } else if (max_ratio &gt;= 2) {</span>
<span class="lineNum">     242 </span>            :                 dto_phase = 48 * 1000;
<span class="lineNum">     243 </span>            :                 wallclock_ratio = 1;
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     245 </span>            :                 dto_phase = 24 * 1000;
<span class="lineNum">     246 </span>            :                 wallclock_ratio = 0;
<span class="lineNum">     247 </span>            :         }
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :         value = RREG32(DCCG_AUDIO_DTO0_CNTL) &amp; ~DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK;</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         value |= DCCG_AUDIO_DTO_WALLCLOCK_RATIO(wallclock_ratio);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         value &amp;= ~DCCG_AUDIO_DTO1_USE_512FBR_DTO;</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :         WREG32(DCCG_AUDIO_DTO0_CNTL, value);</span>
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span>            :         /* Two dtos; generally use dto0 for HDMI */
<span class="lineNum">     255 </span>            :         value = 0;
<span class="lineNum">     256 </span>            : 
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         if (crtc)</span>
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :                 value |= DCCG_AUDIO_DTO0_SOURCE_SEL(crtc-&gt;crtc_id);</span>
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :         WREG32(DCCG_AUDIO_DTO_SOURCE, value);</span>
<span class="lineNum">     261 </span>            : 
<span class="lineNum">     262 </span>            :         /* Express [24MHz / target pixel clock] as an exact rational
<span class="lineNum">     263 </span>            :          * number (coefficient of two integer numbers.  DCCG_AUDIO_DTOx_PHASE
<span class="lineNum">     264 </span>            :          * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator
<span class="lineNum">     265 </span>            :          */
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         WREG32(DCCG_AUDIO_DTO0_PHASE, dto_phase);</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         WREG32(DCCG_AUDIO_DTO0_MODULE, clock);</span>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 : void dce4_dp_audio_set_dto(struct radeon_device *rdev,</span>
<span class="lineNum">     271 </span>            :                            struct radeon_crtc *crtc, unsigned int clock)
<span class="lineNum">     272 </span>            : {
<span class="lineNum">     273 </span>            :         u32 value;
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         value = RREG32(DCCG_AUDIO_DTO1_CNTL) &amp; ~DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK;</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         value |= DCCG_AUDIO_DTO1_USE_512FBR_DTO;</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         WREG32(DCCG_AUDIO_DTO1_CNTL, value);</span>
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span>            :         /* Two dtos; generally use dto1 for DP */
<span class="lineNum">     280 </span>            :         value = 0;
<span class="lineNum">     281 </span>            :         value |= DCCG_AUDIO_DTO_SEL;
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         if (crtc)</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                 value |= DCCG_AUDIO_DTO0_SOURCE_SEL(crtc-&gt;crtc_id);</span>
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         WREG32(DCCG_AUDIO_DTO_SOURCE, value);</span>
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span>            :         /* Express [24MHz / target pixel clock] as an exact rational
<span class="lineNum">     289 </span>            :          * number (coefficient of two integer numbers.  DCCG_AUDIO_DTOx_PHASE
<span class="lineNum">     290 </span>            :          * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator
<span class="lineNum">     291 </span>            :          */
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE41(rdev)) {</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 unsigned int div = (RREG32(DCE41_DENTIST_DISPCLK_CNTL) &amp;</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :                         DENTIST_DPREFCLK_WDIVIDER_MASK) &gt;&gt;</span>
<span class="lineNum">     295 </span>            :                         DENTIST_DPREFCLK_WDIVIDER_SHIFT;
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 div = radeon_audio_decode_dfs_div(div);</span>
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 if (div)</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :                         clock = 100 * clock / div;</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         WREG32(DCCG_AUDIO_DTO1_PHASE, 24000);</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         WREG32(DCCG_AUDIO_DTO1_MODULE, clock);</span>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span><span class="lineNoCov">          0 : void dce4_set_vbi_packet(struct drm_encoder *encoder, u32 offset)</span>
<span class="lineNum">     307 </span>            : {
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     310 </span>            : 
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         WREG32(HDMI_VBI_PACKET_CONTROL + offset,</span>
<span class="lineNum">     312 </span>            :                 HDMI_NULL_SEND |        /* send null packets when required */
<span class="lineNum">     313 </span>            :                 HDMI_GC_SEND |          /* send general control packets */
<span class="lineNum">     314 </span>            :                 HDMI_GC_CONT);          /* send general control packets every frame */
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span><span class="lineNoCov">          0 : void dce4_hdmi_set_color_depth(struct drm_encoder *encoder, u32 offset, int bpc)</span>
<span class="lineNum">     318 </span>            : {
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     321 </span>            : #ifdef DRMDEBUG
<span class="lineNum">     322 </span>            :         struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
<span class="lineNum">     323 </span>            : #endif
<span class="lineNum">     324 </span>            :         uint32_t val;
<span class="lineNum">     325 </span>            : 
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :         val = RREG32(HDMI_CONTROL + offset);</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         val &amp;= ~HDMI_DEEP_COLOR_ENABLE;</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         val &amp;= ~HDMI_DEEP_COLOR_DEPTH_MASK;</span>
<span class="lineNum">     329 </span>            : 
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         switch (bpc) {</span>
<span class="lineNum">     331 </span>            :                 case 0:
<span class="lineNum">     332 </span>            :                 case 6:
<span class="lineNum">     333 </span>            :                 case 8:
<span class="lineNum">     334 </span>            :                 case 16:
<span class="lineNum">     335 </span>            :                 default:
<span class="lineNum">     336 </span>            :                         DRM_DEBUG(&quot;%s: Disabling hdmi deep color for %d bpc.\n&quot;,
<span class="lineNum">     337 </span>            :                                          connector-&gt;name, bpc);
<span class="lineNum">     338 </span>            :                         break;
<span class="lineNum">     339 </span>            :                 case 10:
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                         val |= HDMI_DEEP_COLOR_ENABLE;</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                         val |= HDMI_DEEP_COLOR_DEPTH(HDMI_30BIT_DEEP_COLOR);</span>
<span class="lineNum">     342 </span>            :                         DRM_DEBUG(&quot;%s: Enabling hdmi deep color 30 for 10 bpc.\n&quot;,
<span class="lineNum">     343 </span>            :                                          connector-&gt;name);
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     345 </span>            :                 case 12:
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                         val |= HDMI_DEEP_COLOR_ENABLE;</span>
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                         val |= HDMI_DEEP_COLOR_DEPTH(HDMI_36BIT_DEEP_COLOR);</span>
<span class="lineNum">     348 </span>            :                         DRM_DEBUG(&quot;%s: Enabling hdmi deep color 36 for 12 bpc.\n&quot;,
<span class="lineNum">     349 </span>            :                                          connector-&gt;name);
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     351 </span>            :         }
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         WREG32(HDMI_CONTROL + offset, val);</span>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineNoCov">          0 : void dce4_set_audio_packet(struct drm_encoder *encoder, u32 offset)</span>
<span class="lineNum">     357 </span>            : {
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     360 </span>            : 
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         WREG32(AFMT_INFOFRAME_CONTROL0 + offset,</span>
<span class="lineNum">     362 </span>            :                 AFMT_AUDIO_INFO_UPDATE); /* required for audio info values to be updated */
<span class="lineNum">     363 </span>            : 
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :         WREG32(AFMT_60958_0 + offset,</span>
<span class="lineNum">     365 </span>            :                 AFMT_60958_CS_CHANNEL_NUMBER_L(1));
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         WREG32(AFMT_60958_1 + offset,</span>
<span class="lineNum">     368 </span>            :                 AFMT_60958_CS_CHANNEL_NUMBER_R(2));
<span class="lineNum">     369 </span>            : 
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         WREG32(AFMT_60958_2 + offset,</span>
<span class="lineNum">     371 </span>            :                 AFMT_60958_CS_CHANNEL_NUMBER_2(3) |
<span class="lineNum">     372 </span>            :                 AFMT_60958_CS_CHANNEL_NUMBER_3(4) |
<span class="lineNum">     373 </span>            :                 AFMT_60958_CS_CHANNEL_NUMBER_4(5) |
<span class="lineNum">     374 </span>            :                 AFMT_60958_CS_CHANNEL_NUMBER_5(6) |
<span class="lineNum">     375 </span>            :                 AFMT_60958_CS_CHANNEL_NUMBER_6(7) |
<span class="lineNum">     376 </span>            :                 AFMT_60958_CS_CHANNEL_NUMBER_7(8));
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AUDIO_PACKET_CONTROL2 + offset,</span>
<span class="lineNum">     379 </span>            :                 AFMT_AUDIO_CHANNEL_ENABLE(0xff));
<span class="lineNum">     380 </span>            : 
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         WREG32(HDMI_AUDIO_PACKET_CONTROL + offset,</span>
<span class="lineNum">     382 </span>            :                HDMI_AUDIO_DELAY_EN(1) | /* set the default audio delay */
<span class="lineNum">     383 </span>            :                HDMI_AUDIO_PACKETS_PER_LINE(3)); /* should be suffient for all audio modes and small enough for all hblanks */
<span class="lineNum">     384 </span>            : 
<span class="lineNum">     385 </span>            :         /* allow 60958 channel status and send audio packets fields to be updated */
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :         WREG32_OR(AFMT_AUDIO_PACKET_CONTROL + offset,</span>
<span class="lineNum">     387 </span>            :                   AFMT_RESET_FIFO_WHEN_AUDIO_DIS | AFMT_60958_CS_UPDATE);
<span class="lineNum">     388 </span><span class="lineNoCov">          0 : }</span>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<span class="lineNum">     390 </span>            : 
<span class="lineNum">     391 </span><span class="lineNoCov">          0 : void dce4_set_mute(struct drm_encoder *encoder, u32 offset, bool mute)</span>
<span class="lineNum">     392 </span>            : {
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         if (mute)</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 WREG32_OR(HDMI_GC + offset, HDMI_GC_AVMUTE);</span>
<span class="lineNum">     398 </span>            :         else
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                 WREG32_AND(HDMI_GC + offset, ~HDMI_GC_AVMUTE);</span>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     401 </span>            : 
<span class="lineNum">     402 </span><span class="lineNoCov">          0 : void evergreen_hdmi_enable(struct drm_encoder *encoder, bool enable)</span>
<span class="lineNum">     403 </span>            : {
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         struct radeon_encoder_atom_dig *dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     408 </span>            : 
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :         if (!dig || !dig-&gt;afmt)</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     411 </span>            : 
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :                 if (connector &amp;&amp; drm_detect_monitor_audio(radeon_connector_edid(connector))) {</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                         WREG32(HDMI_INFOFRAME_CONTROL0 + dig-&gt;afmt-&gt;offset,</span>
<span class="lineNum">     417 </span>            :                                HDMI_AVI_INFO_SEND | /* enable AVI info frames */
<span class="lineNum">     418 </span>            :                                HDMI_AVI_INFO_CONT | /* required for audio info values to be updated */
<span class="lineNum">     419 </span>            :                                HDMI_AUDIO_INFO_SEND | /* enable audio info frames (frames won't be set until audio is enabled) */
<span class="lineNum">     420 </span>            :                                HDMI_AUDIO_INFO_CONT); /* required for audio info values to be updated */
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                         WREG32_OR(AFMT_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset,</span>
<span class="lineNum">     422 </span>            :                                   AFMT_AUDIO_SAMPLE_SEND);
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                         WREG32(HDMI_INFOFRAME_CONTROL0 + dig-&gt;afmt-&gt;offset,</span>
<span class="lineNum">     425 </span>            :                                HDMI_AVI_INFO_SEND | /* enable AVI info frames */
<span class="lineNum">     426 </span>            :                                HDMI_AVI_INFO_CONT); /* required for audio info values to be updated */
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                         WREG32_AND(AFMT_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset,</span>
<span class="lineNum">     428 </span>            :                                    ~AFMT_AUDIO_SAMPLE_SEND);
<span class="lineNum">     429 </span>            :                 }
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :                 WREG32_AND(AFMT_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset,</span>
<span class="lineNum">     432 </span>            :                            ~AFMT_AUDIO_SAMPLE_SEND);
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :                 WREG32(HDMI_INFOFRAME_CONTROL0 + dig-&gt;afmt-&gt;offset, 0);</span>
<span class="lineNum">     434 </span>            :         }
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         dig-&gt;afmt-&gt;enabled = enable;</span>
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span>            :         DRM_DEBUG(&quot;%sabling HDMI interface @ 0x%04X for encoder 0x%x\n&quot;,
<span class="lineNum">     439 </span>            :                   enable ? &quot;En&quot; : &quot;Dis&quot;, dig-&gt;afmt-&gt;offset, radeon_encoder-&gt;encoder_id);
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span><span class="lineNoCov">          0 : void evergreen_dp_enable(struct drm_encoder *encoder, bool enable)</span>
<span class="lineNum">     443 </span>            : {
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         struct radeon_encoder_atom_dig *dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);</span>
<span class="lineNum">     449 </span>            : 
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         if (!dig || !dig-&gt;afmt)</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; connector &amp;&amp;</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :             drm_detect_monitor_audio(radeon_connector_edid(connector))) {</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :                 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">     457 </span>            :                 struct radeon_connector_atom_dig *dig_connector;
<span class="lineNum">     458 </span>            :                 uint32_t val;
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :                 WREG32_OR(AFMT_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset,</span>
<span class="lineNum">     461 </span>            :                           AFMT_AUDIO_SAMPLE_SEND);
<span class="lineNum">     462 </span>            : 
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_DP_SEC_TIMESTAMP + dig-&gt;afmt-&gt;offset,</span>
<span class="lineNum">     464 </span>            :                        EVERGREEN_DP_SEC_TIMESTAMP_MODE(1));
<span class="lineNum">     465 </span>            : 
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                 if (!ASIC_IS_DCE6(rdev) &amp;&amp; radeon_connector-&gt;con_priv) {</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :                         dig_connector = radeon_connector-&gt;con_priv;</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :                         val = RREG32(EVERGREEN_DP_SEC_AUD_N + dig-&gt;afmt-&gt;offset);</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :                         val &amp;= ~EVERGREEN_DP_SEC_N_BASE_MULTIPLE(0xf);</span>
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :                         if (dig_connector-&gt;dp_clock == 162000)</span>
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :                                 val |= EVERGREEN_DP_SEC_N_BASE_MULTIPLE(3);</span>
<span class="lineNum">     473 </span>            :                         else
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :                                 val |= EVERGREEN_DP_SEC_N_BASE_MULTIPLE(5);</span>
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :                         WREG32(EVERGREEN_DP_SEC_AUD_N + dig-&gt;afmt-&gt;offset, val);</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     478 </span>            : 
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_DP_SEC_CNTL + dig-&gt;afmt-&gt;offset,</span>
<span class="lineNum">     480 </span>            :                         EVERGREEN_DP_SEC_ASP_ENABLE |           /* Audio packet transmission */
<span class="lineNum">     481 </span>            :                         EVERGREEN_DP_SEC_ATP_ENABLE |           /* Audio timestamp packet transmission */
<span class="lineNum">     482 </span>            :                         EVERGREEN_DP_SEC_AIP_ENABLE |           /* Audio infoframe packet transmission */
<span class="lineNum">     483 </span>            :                         EVERGREEN_DP_SEC_STREAM_ENABLE);        /* Master enable for secondary stream engine */
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_DP_SEC_CNTL + dig-&gt;afmt-&gt;offset, 0);</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                 WREG32_AND(AFMT_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset,</span>
<span class="lineNum">     487 </span>            :                            ~AFMT_AUDIO_SAMPLE_SEND);
<span class="lineNum">     488 </span>            :         }
<span class="lineNum">     489 </span>            : 
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         dig-&gt;afmt-&gt;enabled = enable;</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
