<stg><name>sobel</name>


<trans_list>

<trans id="665" from="1" to="2">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="2" to="3">
<condition id="226">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="3" to="4">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="4" to="5">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="5" to="6">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="6" to="7">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="7" to="8">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="8" to="9">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="9" to="10">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="10" to="13">
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="10" to="11">
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="11" to="12">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="12" to="10">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="13" to="14">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="14" to="60">
<condition id="391">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="14" to="15">
<condition id="437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="15" to="16">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="16" to="17">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="17" to="18">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="18" to="19">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="19" to="20">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="20" to="21">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="21" to="22">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="22" to="23">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="23" to="24">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="24" to="25">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="25" to="26">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="26" to="27">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="27" to="28">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="28" to="29">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="29" to="30">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="30" to="31">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="31" to="32">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="32" to="33">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="33" to="34">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="34" to="35">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="35" to="36">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="36" to="37">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="37" to="38">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="38" to="39">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="39" to="40">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="40" to="41">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="41" to="42">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="42" to="43">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="43" to="44">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="44" to="45">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="45" to="46">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="46" to="47">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="47" to="48">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="48" to="49">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="49" to="50">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="50" to="51">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="51" to="52">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="52" to="53">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="53" to="54">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="54" to="55">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="55" to="56">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="56" to="57">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="57" to="58">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="58" to="59">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="59" to="14">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="60" to="61">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="61" to="62">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="62" to="65">
<condition id="438">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="62" to="63">
<condition id="441">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="63" to="64">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="64" to="62">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="65" to="66">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="66" to="67">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="67" to="68">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="68" to="69">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="69" to="70">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="70" to="71">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="71" to="72">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="72" to="73">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="73" to="76">
<condition id="442">
<or_exp><and_exp><literal name="exitcond3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="73" to="74">
<condition id="445">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="74" to="75">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="75" to="73">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="76" to="77">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="77" to="123">
<condition id="446">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="77" to="78">
<condition id="492">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="78" to="79">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="79" to="80">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="80" to="81">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="81" to="82">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="82" to="83">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="83" to="84">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="84" to="85">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="85" to="86">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="86" to="87">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="87" to="88">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="88" to="89">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="89" to="90">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="90" to="91">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="91" to="92">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="92" to="93">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="93" to="94">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="94" to="95">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="95" to="96">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="96" to="97">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="97" to="98">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="98" to="99">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="99" to="100">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="100" to="101">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="101" to="102">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="102" to="103">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="103" to="104">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="104" to="105">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="105" to="106">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="106" to="107">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="107" to="108">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="108" to="109">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="109" to="110">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="110" to="111">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="111" to="112">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="112" to="113">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="113" to="114">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="114" to="115">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="115" to="116">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="116" to="117">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="117" to="118">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="118" to="119">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="119" to="120">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="120" to="121">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="121" to="122">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="122" to="77">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="123" to="124">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="124" to="125">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="125" to="128">
<condition id="493">
<or_exp><and_exp><literal name="exitcond4_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="125" to="126">
<condition id="496">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="126" to="127">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="127" to="125">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="128" to="129">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="129" to="130">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="130" to="131">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="131" to="132">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="132" to="2">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="18" op_0_bw="32">
<![CDATA[
:0  %offset = alloca i18

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:1  %target_off = alloca i32

]]></Node>
<StgValue><ssdm name="target_off"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %out_pointer_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_pointer)

]]></Node>
<StgValue><ssdm name="out_pointer_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %in_pointer_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_pointer)

]]></Node>
<StgValue><ssdm name="in_pointer_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="34" op_0_bw="32">
<![CDATA[
:4  %tmp_7_cast1 = sext i32 %out_pointer_read to i34

]]></Node>
<StgValue><ssdm name="tmp_7_cast1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="33" op_0_bw="32">
<![CDATA[
:5  %tmp_7_cast = sext i32 %out_pointer_read to i33

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="33" op_0_bw="32">
<![CDATA[
:6  %tmp_8_cast = sext i32 %in_pointer_read to i33

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_r), !map !353

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_r), !map !357

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @sobel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
:10  %image_in = alloca [133120 x i8], align 16

]]></Node>
<StgValue><ssdm name="image_in"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
:11  %image_out = alloca [132096 x i8], align 16

]]></Node>
<StgValue><ssdm name="image_out"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %in_pointer, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %out_pointer, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k = phi i4 [ 0, %0 ], [ %k_1_1, %burst.wr.end.1 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="18">
<![CDATA[
:1  %offset_load = load i18* %offset

]]></Node>
<StgValue><ssdm name="offset_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="19" op_0_bw="18">
<![CDATA[
:2  %offset_cast = zext i18 %offset_load to i19

]]></Node>
<StgValue><ssdm name="offset_cast"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond2 = icmp eq i4 %k, -8

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %9, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="4">
<![CDATA[
:0  %tmp_2 = trunc i4 %k to i3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="20" op_1_bw="3" op_2_bw="17">
<![CDATA[
:3  %tmp_1 = call i20 @_ssdm_op_BitConcatenate.i20.i3.i17(i3 %tmp_2, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="33" op_0_bw="20">
<![CDATA[
:4  %tmp_2_cast = zext i20 %tmp_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:5  %in_pointer2_sum = add i33 %tmp_8_cast, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="in_pointer2_sum"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="33">
<![CDATA[
:6  %in_pointer2_sum_cast = sext i33 %in_pointer2_sum to i64

]]></Node>
<StgValue><ssdm name="in_pointer2_sum_cast"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:7  %INPUT_addr = getelementptr inbounds i8* %INPUT_r, i64 %in_pointer2_sum_cast

]]></Node>
<StgValue><ssdm name="INPUT_addr"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="163" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="164" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="165" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="166" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="167" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="168" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_rd_req"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %burst.rd.header.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
burst.rd.header.0:0  %indvar = phi i18 [ 0, %5 ], [ %indvar_next, %burst.rd.body.0 ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.header.0:1  %exitcond3 = icmp eq i18 %indvar, -129024

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.header.0:2  %indvar_next = add i18 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header.0:3  br i1 %exitcond3, label %burst.rd.end.0.preheader.preheader, label %burst.rd.body.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="177" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body.0:4  %INPUT_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_addr)

]]></Node>
<StgValue><ssdm name="INPUT_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body.0:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 133120, i64 133120, i64 133120) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body.0:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body.0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body.0:3  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memcpy_OC_OC_in_poi)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.body.0:5  %tmp_4 = zext i18 %indvar to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body.0:6  %image_in_addr = getelementptr [133120 x i8]* %image_in, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="image_in_addr"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
burst.rd.body.0:7  store i8 %INPUT_addr_read, i8* %image_in_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body.0:8  %burstread_rend_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend_0"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body.0:9  br label %burst.rd.header.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end.0.preheader.preheader:0  br label %burst.rd.end.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
burst.rd.end.0.preheader:0  %indvar_flatten = phi i17 [ %indvar_flatten_next, %2 ], [ 0, %burst.rd.end.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
burst.rd.end.0.preheader:1  %i = phi i8 [ %tmp_24_mid2_v_v, %2 ], [ 1, %burst.rd.end.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.end.0.preheader:2  %j = phi i10 [ %j_1, %2 ], [ 1, %burst.rd.end.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end.0.preheader:3  %exitcond_flatten = icmp eq i17 %indvar_flatten, -256

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end.0.preheader:4  %indvar_flatten_next = add i17 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end.0.preheader:5  br i1 %exitcond_flatten, label %_ifconv, label %burst.rd.end.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end.0:2  %exitcond = icmp eq i10 %j, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
burst.rd.end.0:3  %j_mid2 = select i1 %exitcond, i10 1, i10 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.end.0:4  %i_1_dup = add i8 1, %i

]]></Node>
<StgValue><ssdm name="i_1_dup"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.rd.end.0:5  %tmp_24_mid2_v_v = select i1 %exitcond, i8 %i_1_dup, i8 %i

]]></Node>
<StgValue><ssdm name="tmp_24_mid2_v_v"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
burst.rd.end.0:6  %tmp_24_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_24_mid2_v_v, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_24_mid2"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.0:7  %tmp_8_cast_mid2_v = or i18 %tmp_24_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_8_cast_mid2_v"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="19" op_0_bw="18">
<![CDATA[
burst.rd.end.0:8  %tmp_8_cast_mid2 = zext i18 %tmp_8_cast_mid2_v to i19

]]></Node>
<StgValue><ssdm name="tmp_8_cast_mid2"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="19" op_0_bw="10">
<![CDATA[
burst.rd.end.0:11  %j_cast1 = zext i10 %j_mid2 to i19

]]></Node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.end.0:14  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end.0:30  %tmp7 = add i10 -1, %j_mid2

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
burst.rd.end.0:31  %tmp_12 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_24_mid2_v_v, i10 %tmp7)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.0:32  %tmp_13 = zext i18 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.0:33  %image_in_addr_3 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="image_in_addr_3"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:34  %image_in_load_2 = load i8* %image_in_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_2"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.end.0:36  %tmp_14 = add i19 %j_cast1, %tmp_8_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="19">
<![CDATA[
burst.rd.end.0:37  %tmp_15 = zext i19 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.0:38  %image_in_addr_4 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="image_in_addr_4"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:39  %image_in_load_3 = load i8* %image_in_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_3"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %j_1 = add i10 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %burst.rd.end.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.0:9  %tmp_9_cast_mid2_v = or i18 %tmp_24_mid2, 1023

]]></Node>
<StgValue><ssdm name="tmp_9_cast_mid2_v"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="18">
<![CDATA[
burst.rd.end.0:10  %tmp_9_cast_mid2 = zext i18 %tmp_9_cast_mid2_v to i19

]]></Node>
<StgValue><ssdm name="tmp_9_cast_mid2"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:34  %image_in_load_2 = load i8* %image_in_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_2"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.0:35  %tmp_21_cast = zext i8 %image_in_load_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:39  %image_in_load_3 = load i8* %image_in_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_3"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.0:40  %tmp_24_cast = zext i8 %image_in_load_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.end.0:41  %tmp_16 = add i19 %j_cast1, %tmp_9_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="19">
<![CDATA[
burst.rd.end.0:42  %tmp_17 = zext i19 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.0:43  %image_in_addr_5 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="image_in_addr_5"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:44  %image_in_load_4 = load i8* %image_in_addr_5, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_4"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end.0:47  %tmp1 = sub i9 %tmp_24_cast, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
burst.rd.end.0:63  %tmp4 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 true, i10 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="11">
<![CDATA[
burst.rd.end.0:64  %tmp11_cast = sext i11 %tmp4 to i18

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.0:65  %tmp_21 = add i18 %tmp_24_mid2, %tmp11_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.0:66  %tmp_22 = zext i18 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.0:67  %image_in_addr_7 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="image_in_addr_7"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:68  %image_in_load_6 = load i8* %image_in_addr_7, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="10">
<![CDATA[
burst.rd.end.0:12  %j_cast2 = zext i10 %j_mid2 to i12

]]></Node>
<StgValue><ssdm name="j_cast2"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.end.0:16  %tmp3 = add i12 -1025, %j_cast2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="12">
<![CDATA[
burst.rd.end.0:17  %tmp3_cast = sext i12 %tmp3 to i18

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.0:18  %tmp_8 = add i18 %tmp_24_mid2, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.0:19  %tmp_9 = zext i18 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.0:20  %image_in_addr_1 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="image_in_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:21  %image_in_load = load i8* %image_in_addr_1, align 1

]]></Node>
<StgValue><ssdm name="image_in_load"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:44  %image_in_load_4 = load i8* %image_in_addr_5, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_4"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:68  %image_in_load_6 = load i8* %image_in_addr_7, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_6"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="18" op_0_bw="11">
<![CDATA[
burst.rd.end.0:70  %tmp12_cast = zext i11 %tmp4 to i18

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.0:71  %tmp_23 = add i18 %tmp_24_mid2, %tmp12_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.0:72  %tmp_24 = zext i18 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.0:73  %image_in_addr_8 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="image_in_addr_8"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:74  %image_in_load_7 = load i8* %image_in_addr_8, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="10">
<![CDATA[
burst.rd.end.0:13  %j_cast = zext i10 %j_mid2 to i11

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:21  %image_in_load = load i8* %image_in_addr_1, align 1

]]></Node>
<StgValue><ssdm name="image_in_load"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.0:23  %tmp6 = add i11 -1023, %j_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="11">
<![CDATA[
burst.rd.end.0:24  %tmp6_cast = sext i11 %tmp6 to i18

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.0:25  %tmp_10 = add i18 %tmp_24_mid2, %tmp6_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.0:26  %tmp_11 = zext i18 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.0:27  %image_in_addr_2 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="image_in_addr_2"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:28  %image_in_load_1 = load i8* %image_in_addr_2, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_1"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="11">
<![CDATA[
burst.rd.end.0:50  %tmp10_cast = zext i11 %tmp6 to i18

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.0:51  %tmp_19 = add i18 %tmp_24_mid2, %tmp10_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.0:52  %tmp_20 = zext i18 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.0:53  %image_in_addr_6 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="image_in_addr_6"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:54  %image_in_load_5 = load i8* %image_in_addr_6, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_5"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.0:69  %tmp_35_cast = zext i8 %image_in_load_6 to i9

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:74  %image_in_load_7 = load i8* %image_in_addr_8, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_7"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.0:75  %tmp_39_cast = zext i8 %image_in_load_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end.0:76  %tmp8 = sub i9 %tmp_35_cast, %tmp_39_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.0:22  %conv2_cast = zext i8 %image_in_load to i9

]]></Node>
<StgValue><ssdm name="conv2_cast"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:28  %image_in_load_1 = load i8* %image_in_addr_2, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_1"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.0:29  %tmp_17_cast = zext i8 %image_in_load_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="8">
<![CDATA[
burst.rd.end.0:46  %tmp_27_cast = zext i8 %image_in_load_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
burst.rd.end.0:48  %tmp_18 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="10">
<![CDATA[
burst.rd.end.0:49  %tmp4_cast = sext i10 %tmp_18 to i11

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.0:54  %image_in_load_5 = load i8* %image_in_addr_6, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_5"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="8">
<![CDATA[
burst.rd.end.0:56  %tmp_31_cast = zext i8 %image_in_load_5 to i10

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end.0:57  %conv1 = sub i9 %tmp_17_cast, %conv2_cast

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="9">
<![CDATA[
burst.rd.end.0:58  %conv1_cast_cast = sext i9 %conv1 to i11

]]></Node>
<StgValue><ssdm name="conv1_cast_cast"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.0:59  %conv1_1 = add i11 %conv1_cast_cast, %tmp4_cast

]]></Node>
<StgValue><ssdm name="conv1_1"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end.0:79  %conv2_1 = add i9 %tmp_17_cast, %conv2_cast

]]></Node>
<StgValue><ssdm name="conv2_1"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="9">
<![CDATA[
burst.rd.end.0:80  %conv2_1_cast = zext i9 %conv2_1 to i10

]]></Node>
<StgValue><ssdm name="conv2_1_cast"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end.0:81  %conv2_2 = sub i10 %conv2_1_cast, %tmp_27_cast

]]></Node>
<StgValue><ssdm name="conv2_2"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end.0:82  %conv2_3 = sub i10 %conv2_2, %tmp_31_cast

]]></Node>
<StgValue><ssdm name="conv2_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="8">
<![CDATA[
burst.rd.end.0:45  %tmp_25_cast = zext i8 %image_in_load_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="8">
<![CDATA[
burst.rd.end.0:55  %tmp_30_cast = zext i8 %image_in_load_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.0:60  %conv1_2 = sub i11 %conv1_1, %tmp_25_cast

]]></Node>
<StgValue><ssdm name="conv1_2"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.0:61  %conv1_3 = add i11 %tmp_30_cast, %conv1_2

]]></Node>
<StgValue><ssdm name="conv1_3"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
burst.rd.end.0:77  %tmp_25 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="10">
<![CDATA[
burst.rd.end.0:78  %tmp9_cast = sext i10 %tmp_25 to i11

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="10">
<![CDATA[
burst.rd.end.0:83  %conv2_3_cast_cast = sext i10 %conv2_3 to i11

]]></Node>
<StgValue><ssdm name="conv2_3_cast_cast"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.0:84  %conv2_4 = add i11 %conv2_3_cast_cast, %tmp9_cast

]]></Node>
<StgValue><ssdm name="conv2_4"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="22" op_0_bw="11">
<![CDATA[
burst.rd.end.0:85  %conv2_4_cast = sext i11 %conv2_4 to i22

]]></Node>
<StgValue><ssdm name="conv2_4_cast"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
burst.rd.end.0:87  %tmp_27 = mul i22 %conv2_4_cast, %conv2_4_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="11">
<![CDATA[
burst.rd.end.0:62  %conv1_3_cast_cast = sext i11 %conv1_3 to i22

]]></Node>
<StgValue><ssdm name="conv1_3_cast_cast"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
burst.rd.end.0:86  %tmp_26 = mul i22 %conv1_3_cast_cast, %conv1_3_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
burst.rd.end.0:88  %p = add i22 %tmp_27, %tmp_26

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="22">
<![CDATA[
burst.rd.end.0:89  %tmp_29 = sext i22 %p to i32

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="293" st_id="22" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="294" st_id="23" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="295" st_id="24" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="296" st_id="25" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="297" st_id="26" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="298" st_id="27" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="299" st_id="28" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="300" st_id="29" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="301" st_id="30" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="302" st_id="31" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="303" st_id="32" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="304" st_id="33" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="305" st_id="34" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="306" st_id="35" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="307" st_id="36" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="308" st_id="37" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="309" st_id="38" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="310" st_id="39" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="311" st_id="40" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="312" st_id="41" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="313" st_id="42" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="314" st_id="43" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="315" st_id="44" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="316" st_id="45" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="317" st_id="46" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="318" st_id="47" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="319" st_id="48" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="320" st_id="49" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="321" st_id="50" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="322" st_id="51" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="323" st_id="52" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="324" st_id="53" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="325" st_id="54" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="326" st_id="55" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="327" st_id="56" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="328" st_id="57" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="329" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64">
<![CDATA[
burst.rd.end.0:92  %p_Val2_s = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="330" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
burst.rd.end.0:93  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="331" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end.0:94  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="332" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="52" op_0_bw="64">
<![CDATA[
burst.rd.end.0:95  %loc_V_1 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="333" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
burst.rd.end.0:96  %p_Result_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="334" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="136" op_0_bw="53">
<![CDATA[
burst.rd.end.0:97  %tmp_i_i = zext i53 %p_Result_1 to i136

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="335" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="11">
<![CDATA[
burst.rd.end.0:98  %tmp_i_i_i_cast = zext i11 %loc_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="336" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.end.0:99  %sh_assign = add i12 -1023, %tmp_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="337" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
burst.rd.end.0:100  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="338" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.0:101  %tmp_i_i_11 = sub i11 1023, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_11"/></StgValue>
</operation>

<operation id="339" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="11">
<![CDATA[
burst.rd.end.0:102  %tmp_i_i_cast = sext i11 %tmp_i_i_11 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast"/></StgValue>
</operation>

<operation id="340" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
burst.rd.end.0:103  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_cast, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="341" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="12">
<![CDATA[
burst.rd.end.0:104  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="342" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="136" op_0_bw="32">
<![CDATA[
burst.rd.end.0:105  %tmp_54_i_i = zext i32 %sh_assign_1_cast to i136

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="343" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="53" op_0_bw="32">
<![CDATA[
burst.rd.end.0:106  %tmp_54_i_i_cast = zext i32 %sh_assign_1_cast to i53

]]></Node>
<StgValue><ssdm name="tmp_54_i_i_cast"/></StgValue>
</operation>

<operation id="344" st_id="58" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
burst.rd.end.0:107  %tmp_55_i_i = lshr i53 %p_Result_1, %tmp_54_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_55_i_i"/></StgValue>
</operation>

<operation id="345" st_id="58" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
burst.rd.end.0:108  %tmp_57_i_i = shl i136 %tmp_i_i, %tmp_54_i_i

]]></Node>
<StgValue><ssdm name="tmp_57_i_i"/></StgValue>
</operation>

<operation id="346" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
burst.rd.end.0:109  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_55_i_i, i32 52)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="347" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1">
<![CDATA[
burst.rd.end.0:110  %tmp_31 = zext i1 %tmp_36 to i32

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="348" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end.0:111  %tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %tmp_57_i_i, i32 52, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="349" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end.0:112  %p_Val2_3 = select i1 %isNeg, i32 %tmp_31, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="350" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end.0:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @main_comp_L_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end.0:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 130816, i64 130816, i64 130816) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="352" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.end.0:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end.0:113  %p_Val2_7_i_i = sub i32 0, %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_7_i_i"/></StgValue>
</operation>

<operation id="354" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end.0:114  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="355" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end.0:115  %tmp_37 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="356" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
burst.rd.end.0:116  %icmp = icmp sgt i24 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="357" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end.0:117  br i1 %icmp, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32">
<![CDATA[
:0  %tmp_39 = trunc i32 %p_Val2_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="359" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
:1  %tmp_40 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_24_mid2_v_v, i10 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="360" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="18">
<![CDATA[
:2  %tmp_41 = zext i18 %tmp_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="361" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %image_out_addr_1 = getelementptr inbounds [132096 x i8]* %image_out, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="image_out_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:4  store i8 %tmp_39, i8* %image_out_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
:0  %tmp_34 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_24_mid2_v_v, i10 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="365" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="18">
<![CDATA[
:1  %tmp_38 = zext i18 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="366" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %image_out_addr = getelementptr inbounds [132096 x i8]* %image_out, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="image_out_addr"/></StgValue>
</operation>

<operation id="367" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:3  store i8 -1, i8* %image_out_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="369" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %target_off_load = load i32* %target_off

]]></Node>
<StgValue><ssdm name="target_off_load"/></StgValue>
</operation>

<operation id="370" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:1  %tmp_5 = icmp ne i4 %k, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="371" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:2  %tmp_6 = icmp ult i4 %k, 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="372" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3  %or_cond = and i1 %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="373" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:4  %target_off_1 = or i20 %tmp_1, 1024

]]></Node>
<StgValue><ssdm name="target_off_1"/></StgValue>
</operation>

<operation id="374" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:5  %target_off_1_cast = zext i20 %target_off_1 to i32

]]></Node>
<StgValue><ssdm name="target_off_1_cast"/></StgValue>
</operation>

<operation id="375" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:6  %tmp_s = icmp eq i4 %k, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="376" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %p_target_off = select i1 %tmp_s, i32 0, i32 %target_off_load

]]></Node>
<StgValue><ssdm name="p_target_off"/></StgValue>
</operation>

<operation id="377" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %target_off_3 = select i1 %or_cond, i32 %target_off_1_cast, i32 %p_target_off

]]></Node>
<StgValue><ssdm name="target_off_3"/></StgValue>
</operation>

<operation id="378" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %tmp_3 = or i1 %or_cond, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="379" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv:13  %offset_3 = select i1 %tmp_3, i19 132096, i19 %offset_cast

]]></Node>
<StgValue><ssdm name="offset_3"/></StgValue>
</operation>

<operation id="380" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_18_cast = sext i32 %target_off_3 to i33

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="381" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:16  %out_pointer4_sum = add i33 %tmp_18_cast, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="out_pointer4_sum"/></StgValue>
</operation>

<operation id="382" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:17  %out_pointer4_sum_cas = sext i33 %out_pointer4_sum to i64

]]></Node>
<StgValue><ssdm name="out_pointer4_sum_cas"/></StgValue>
</operation>

<operation id="383" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ifconv:18  %OUTPUT_addr = getelementptr inbounds i8* %OUTPUT_r, i64 %out_pointer4_sum_cas

]]></Node>
<StgValue><ssdm name="OUTPUT_addr"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="384" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:9  %p_source_off = select i1 %or_cond, i11 -1024, i11 0

]]></Node>
<StgValue><ssdm name="p_source_off"/></StgValue>
</operation>

<operation id="385" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:11  %source_off_3 = select i1 %tmp_3, i11 %p_source_off, i11 -1024

]]></Node>
<StgValue><ssdm name="source_off_3"/></StgValue>
</operation>

<operation id="386" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:12  %source_off_3_cast = zext i11 %source_off_3 to i32

]]></Node>
<StgValue><ssdm name="source_off_3_cast"/></StgValue>
</operation>

<operation id="387" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:14  %offset_3_cast = zext i19 %offset_3 to i32

]]></Node>
<StgValue><ssdm name="offset_3_cast"/></StgValue>
</operation>

<operation id="388" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:19  %OUTPUT_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_addr, i32 %offset_3_cast)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_wr_req"/></StgValue>
</operation>

<operation id="389" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:20  br label %burst.wr.header.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="390" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.header.0:0  %indvar1 = phi i32 [ 0, %_ifconv ], [ %indvar_next1, %burst.wr.body.0 ]

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="391" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.header.0:1  %exitcond4 = icmp eq i32 %indvar1, %offset_3_cast

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="392" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.header.0:2  %indvar_next1 = add i32 %indvar1, 1

]]></Node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="393" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header.0:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 262143, i64 0)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="394" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header.0:4  br i1 %exitcond4, label %burst.wr.end.0, label %burst.wr.body.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.body.0:3  %tmp_32 = add i32 %source_off_3_cast, %indvar1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="396" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="32">
<![CDATA[
burst.wr.body.0:4  %tmp_35 = zext i32 %tmp_32 to i64

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="397" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.0:5  %image_out_addr_2 = getelementptr [132096 x i8]* %image_out, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="image_out_addr_2"/></StgValue>
</operation>

<operation id="398" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="18">
<![CDATA[
burst.wr.body.0:6  %image_out_load = load i8* %image_out_addr_2, align 1

]]></Node>
<StgValue><ssdm name="image_out_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="399" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="18">
<![CDATA[
burst.wr.body.0:6  %image_out_load = load i8* %image_out_addr_2, align 1

]]></Node>
<StgValue><ssdm name="image_out_load"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="400" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body.0:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="401" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body.0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body.0:2  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memcpy_OC_out_pointe)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body.0:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_addr, i8 %image_out_load, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body.0:8  %burstwrite_rend_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend_0"/></StgValue>
</operation>

<operation id="405" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body.0:9  br label %burst.wr.header.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="406" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.wr.end.0:2  %k_1_s = or i3 %tmp_2, 1

]]></Node>
<StgValue><ssdm name="k_1_s"/></StgValue>
</operation>

<operation id="407" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="20" op_0_bw="20" op_1_bw="3" op_2_bw="17">
<![CDATA[
burst.wr.end.0:4  %tmp_1_1 = call i20 @_ssdm_op_BitConcatenate.i20.i3.i17(i3 %k_1_s, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="408" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="33" op_0_bw="20">
<![CDATA[
burst.wr.end.0:5  %tmp_2_1_cast = zext i20 %tmp_1_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_2_1_cast"/></StgValue>
</operation>

<operation id="409" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.wr.end.0:6  %in_pointer2_sum7 = add i33 %tmp_2_1_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="in_pointer2_sum7"/></StgValue>
</operation>

<operation id="410" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="33">
<![CDATA[
burst.wr.end.0:7  %in_pointer2_sum7_cas = sext i33 %in_pointer2_sum7 to i64

]]></Node>
<StgValue><ssdm name="in_pointer2_sum7_cas"/></StgValue>
</operation>

<operation id="411" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.wr.end.0:8  %INPUT_addr_1 = getelementptr inbounds i8* %INPUT_r, i64 %in_pointer2_sum7_cas

]]></Node>
<StgValue><ssdm name="INPUT_addr_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="412" st_id="66" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end.0:0  %OUTPUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_wr_resp"/></StgValue>
</operation>

<operation id="413" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="414" st_id="67" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end.0:0  %OUTPUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_wr_resp"/></StgValue>
</operation>

<operation id="415" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="416" st_id="68" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end.0:0  %OUTPUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_wr_resp"/></StgValue>
</operation>

<operation id="417" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="418" st_id="69" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end.0:0  %OUTPUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_wr_resp"/></StgValue>
</operation>

<operation id="419" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="420" st_id="70" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end.0:0  %OUTPUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_wr_resp"/></StgValue>
</operation>

<operation id="421" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="422" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="423" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.end.0:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="424" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.end.0:3  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="425" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_rd_req"/></StgValue>
</operation>

<operation id="426" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.end.0:10  br label %burst.rd.header.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="427" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
burst.rd.header.1:0  %indvar_1 = phi i18 [ 0, %burst.wr.end.0 ], [ %indvar_next_1, %burst.rd.body.1 ]

]]></Node>
<StgValue><ssdm name="indvar_1"/></StgValue>
</operation>

<operation id="428" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.header.1:1  %exitcond3_1 = icmp eq i18 %indvar_1, -129024

]]></Node>
<StgValue><ssdm name="exitcond3_1"/></StgValue>
</operation>

<operation id="429" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.header.1:2  %indvar_next_1 = add i18 %indvar_1, 1

]]></Node>
<StgValue><ssdm name="indvar_next_1"/></StgValue>
</operation>

<operation id="430" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header.1:3  br i1 %exitcond3_1, label %burst.rd.end.1.preheader.preheader, label %burst.rd.body.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="431" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body.1:4  %INPUT_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_addr_1)

]]></Node>
<StgValue><ssdm name="INPUT_addr_1_read"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="432" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body.1:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 133120, i64 133120, i64 133120) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="433" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body.1:1  %burstread_rbegin_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin_1"/></StgValue>
</operation>

<operation id="434" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body.1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body.1:3  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memcpy_OC_OC_in_poi)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.body.1:5  %tmp_4_1 = zext i18 %indvar_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="437" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body.1:6  %image_in_addr_9 = getelementptr [133120 x i8]* %image_in, i64 0, i64 %tmp_4_1

]]></Node>
<StgValue><ssdm name="image_in_addr_9"/></StgValue>
</operation>

<operation id="438" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
burst.rd.body.1:7  store i8 %INPUT_addr_1_read, i8* %image_in_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body.1:8  %burstread_rend_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin_1) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend_1"/></StgValue>
</operation>

<operation id="440" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body.1:9  br label %burst.rd.header.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="441" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end.1.preheader.preheader:0  br label %burst.rd.end.1.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="442" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
burst.rd.end.1.preheader:0  %indvar_flatten7 = phi i17 [ %indvar_flatten_next8, %6 ], [ 0, %burst.rd.end.1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="443" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
burst.rd.end.1.preheader:1  %i_s = phi i8 [ %tmp_7_1_mid2_v_v, %6 ], [ 1, %burst.rd.end.1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="444" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.end.1.preheader:2  %j_s = phi i10 [ %j_1_1, %6 ], [ 1, %burst.rd.end.1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="445" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end.1.preheader:3  %exitcond_flatten9 = icmp eq i17 %indvar_flatten7, -256

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="446" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end.1.preheader:4  %indvar_flatten_next8 = add i17 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>

<operation id="447" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end.1.preheader:5  br i1 %exitcond_flatten9, label %_ifconv1, label %burst.rd.end.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end.1:2  %exitcond_s = icmp eq i10 %j_s, -1

]]></Node>
<StgValue><ssdm name="exitcond_s"/></StgValue>
</operation>

<operation id="449" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
burst.rd.end.1:3  %j_mid2_17 = select i1 %exitcond_s, i10 1, i10 %j_s

]]></Node>
<StgValue><ssdm name="j_mid2_17"/></StgValue>
</operation>

<operation id="450" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.end.1:4  %i_1_1_dup = add i8 1, %i_s

]]></Node>
<StgValue><ssdm name="i_1_1_dup"/></StgValue>
</operation>

<operation id="451" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.rd.end.1:5  %tmp_7_1_mid2_v_v = select i1 %exitcond_s, i8 %i_1_1_dup, i8 %i_s

]]></Node>
<StgValue><ssdm name="tmp_7_1_mid2_v_v"/></StgValue>
</operation>

<operation id="452" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
burst.rd.end.1:6  %tmp_7_1_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_7_1_mid2_v_v, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_7_1_mid2"/></StgValue>
</operation>

<operation id="453" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.1:7  %tmp_8_1_cast_mid2_v = or i18 %tmp_7_1_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_8_1_cast_mid2_v"/></StgValue>
</operation>

<operation id="454" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="19" op_0_bw="18">
<![CDATA[
burst.rd.end.1:8  %tmp_8_1_cast_mid2 = zext i18 %tmp_8_1_cast_mid2_v to i19

]]></Node>
<StgValue><ssdm name="tmp_8_1_cast_mid2"/></StgValue>
</operation>

<operation id="455" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="19" op_0_bw="10">
<![CDATA[
burst.rd.end.1:11  %j_cast1_18 = zext i10 %j_mid2_17 to i19

]]></Node>
<StgValue><ssdm name="j_cast1_18"/></StgValue>
</operation>

<operation id="456" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.end.1:14  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="457" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end.1:30  %tmp15 = add i10 -1, %j_mid2_17

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="458" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
burst.rd.end.1:31  %tmp_19_1 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_7_1_mid2_v_v, i10 %tmp15)

]]></Node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="459" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.1:32  %tmp_20_1 = zext i18 %tmp_19_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="460" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.1:33  %image_in_addr_12 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_20_1

]]></Node>
<StgValue><ssdm name="image_in_addr_12"/></StgValue>
</operation>

<operation id="461" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:34  %image_in_load_10 = load i8* %image_in_addr_12, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_10"/></StgValue>
</operation>

<operation id="462" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.end.1:36  %tmp_22_1 = add i19 %j_cast1_18, %tmp_8_1_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="463" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="19">
<![CDATA[
burst.rd.end.1:37  %tmp_23_1 = zext i19 %tmp_22_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="464" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.1:38  %image_in_addr_13 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_23_1

]]></Node>
<StgValue><ssdm name="image_in_addr_13"/></StgValue>
</operation>

<operation id="465" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:39  %image_in_load_11 = load i8* %image_in_addr_13, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_11"/></StgValue>
</operation>

<operation id="466" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_42) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="467" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %j_1_1 = add i10 %j_mid2_17, 1

]]></Node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="468" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %burst.rd.end.1.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="469" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.1:9  %tmp_9_1_cast_mid2_v = or i18 %tmp_7_1_mid2, 1023

]]></Node>
<StgValue><ssdm name="tmp_9_1_cast_mid2_v"/></StgValue>
</operation>

<operation id="470" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="19" op_0_bw="18">
<![CDATA[
burst.rd.end.1:10  %tmp_9_1_cast_mid2 = zext i18 %tmp_9_1_cast_mid2_v to i19

]]></Node>
<StgValue><ssdm name="tmp_9_1_cast_mid2"/></StgValue>
</operation>

<operation id="471" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:34  %image_in_load_10 = load i8* %image_in_addr_12, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_10"/></StgValue>
</operation>

<operation id="472" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.1:35  %tmp_21_1_cast = zext i8 %image_in_load_10 to i9

]]></Node>
<StgValue><ssdm name="tmp_21_1_cast"/></StgValue>
</operation>

<operation id="473" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:39  %image_in_load_11 = load i8* %image_in_addr_13, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_11"/></StgValue>
</operation>

<operation id="474" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.1:40  %tmp_24_1_cast = zext i8 %image_in_load_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_24_1_cast"/></StgValue>
</operation>

<operation id="475" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.end.1:41  %tmp_25_1 = add i19 %j_cast1_18, %tmp_9_1_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_25_1"/></StgValue>
</operation>

<operation id="476" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="19">
<![CDATA[
burst.rd.end.1:42  %tmp_26_1 = zext i19 %tmp_25_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="477" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.1:43  %image_in_addr_14 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_26_1

]]></Node>
<StgValue><ssdm name="image_in_addr_14"/></StgValue>
</operation>

<operation id="478" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:44  %image_in_load_12 = load i8* %image_in_addr_14, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_12"/></StgValue>
</operation>

<operation id="479" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end.1:47  %tmp_43 = sub i9 %tmp_24_1_cast, %tmp_21_1_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="480" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
burst.rd.end.1:63  %tmp21 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 true, i10 %j_mid2_17)

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="481" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="18" op_0_bw="11">
<![CDATA[
burst.rd.end.1:64  %tmp17_cast = sext i11 %tmp21 to i18

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="482" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.1:65  %tmp_33_1 = add i18 %tmp_7_1_mid2, %tmp17_cast

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="483" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.1:66  %tmp_34_1 = zext i18 %tmp_33_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="484" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.1:67  %image_in_addr_16 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_34_1

]]></Node>
<StgValue><ssdm name="image_in_addr_16"/></StgValue>
</operation>

<operation id="485" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:68  %image_in_load_14 = load i8* %image_in_addr_16, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="486" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="10">
<![CDATA[
burst.rd.end.1:12  %j_cast2_19 = zext i10 %j_mid2_17 to i12

]]></Node>
<StgValue><ssdm name="j_cast2_19"/></StgValue>
</operation>

<operation id="487" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.end.1:16  %tmp13 = add i12 -1025, %j_cast2_19

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="488" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="12">
<![CDATA[
burst.rd.end.1:17  %tmp13_cast = sext i12 %tmp13 to i18

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="489" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.1:18  %tmp_12_1 = add i18 %tmp_7_1_mid2, %tmp13_cast

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="490" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.1:19  %tmp_13_1 = zext i18 %tmp_12_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="491" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.1:20  %image_in_addr_10 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_13_1

]]></Node>
<StgValue><ssdm name="image_in_addr_10"/></StgValue>
</operation>

<operation id="492" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:21  %image_in_load_8 = load i8* %image_in_addr_10, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_8"/></StgValue>
</operation>

<operation id="493" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:44  %image_in_load_12 = load i8* %image_in_addr_14, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_12"/></StgValue>
</operation>

<operation id="494" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:68  %image_in_load_14 = load i8* %image_in_addr_16, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_14"/></StgValue>
</operation>

<operation id="495" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="11">
<![CDATA[
burst.rd.end.1:70  %tmp18_cast = zext i11 %tmp21 to i18

]]></Node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="496" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.1:71  %tmp_37_1 = add i18 %tmp_7_1_mid2, %tmp18_cast

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="497" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.1:72  %tmp_38_1 = zext i18 %tmp_37_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="498" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.1:73  %image_in_addr_17 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_38_1

]]></Node>
<StgValue><ssdm name="image_in_addr_17"/></StgValue>
</operation>

<operation id="499" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:74  %image_in_load_15 = load i8* %image_in_addr_17, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_15"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="500" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="10">
<![CDATA[
burst.rd.end.1:13  %j_cast_20 = zext i10 %j_mid2_17 to i11

]]></Node>
<StgValue><ssdm name="j_cast_20"/></StgValue>
</operation>

<operation id="501" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:21  %image_in_load_8 = load i8* %image_in_addr_10, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_8"/></StgValue>
</operation>

<operation id="502" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.1:23  %tmp14 = add i11 -1023, %j_cast_20

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="503" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="11">
<![CDATA[
burst.rd.end.1:24  %tmp14_cast = sext i11 %tmp14 to i18

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="504" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.1:25  %tmp_15_1 = add i18 %tmp_7_1_mid2, %tmp14_cast

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="505" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.1:26  %tmp_16_1 = zext i18 %tmp_15_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>

<operation id="506" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.1:27  %image_in_addr_11 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_16_1

]]></Node>
<StgValue><ssdm name="image_in_addr_11"/></StgValue>
</operation>

<operation id="507" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:28  %image_in_load_9 = load i8* %image_in_addr_11, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_9"/></StgValue>
</operation>

<operation id="508" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="18" op_0_bw="11">
<![CDATA[
burst.rd.end.1:50  %tmp16_cast = zext i11 %tmp14 to i18

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="509" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end.1:51  %tmp_29_1 = add i18 %tmp_7_1_mid2, %tmp16_cast

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="510" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.end.1:52  %tmp_30_1 = zext i18 %tmp_29_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="511" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end.1:53  %image_in_addr_15 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="image_in_addr_15"/></StgValue>
</operation>

<operation id="512" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:54  %image_in_load_13 = load i8* %image_in_addr_15, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_13"/></StgValue>
</operation>

<operation id="513" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.1:69  %tmp_35_1_cast = zext i8 %image_in_load_14 to i9

]]></Node>
<StgValue><ssdm name="tmp_35_1_cast"/></StgValue>
</operation>

<operation id="514" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:74  %image_in_load_15 = load i8* %image_in_addr_17, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_15"/></StgValue>
</operation>

<operation id="515" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.1:75  %tmp_39_1_cast = zext i8 %image_in_load_15 to i9

]]></Node>
<StgValue><ssdm name="tmp_39_1_cast"/></StgValue>
</operation>

<operation id="516" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end.1:76  %tmp8_1 = sub i9 %tmp_35_1_cast, %tmp_39_1_cast

]]></Node>
<StgValue><ssdm name="tmp8_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="517" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.1:22  %conv2_cast_21 = zext i8 %image_in_load_8 to i9

]]></Node>
<StgValue><ssdm name="conv2_cast_21"/></StgValue>
</operation>

<operation id="518" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:28  %image_in_load_9 = load i8* %image_in_addr_11, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_9"/></StgValue>
</operation>

<operation id="519" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end.1:29  %tmp_17_1_cast = zext i8 %image_in_load_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_17_1_cast"/></StgValue>
</operation>

<operation id="520" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="8">
<![CDATA[
burst.rd.end.1:46  %tmp_27_1_cast = zext i8 %image_in_load_12 to i10

]]></Node>
<StgValue><ssdm name="tmp_27_1_cast"/></StgValue>
</operation>

<operation id="521" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
burst.rd.end.1:48  %tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_43, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="522" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="10">
<![CDATA[
burst.rd.end.1:49  %tmp4_1_cast = sext i10 %tmp_44 to i11

]]></Node>
<StgValue><ssdm name="tmp4_1_cast"/></StgValue>
</operation>

<operation id="523" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="18">
<![CDATA[
burst.rd.end.1:54  %image_in_load_13 = load i8* %image_in_addr_15, align 1

]]></Node>
<StgValue><ssdm name="image_in_load_13"/></StgValue>
</operation>

<operation id="524" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="8">
<![CDATA[
burst.rd.end.1:56  %tmp_31_1_cast = zext i8 %image_in_load_13 to i10

]]></Node>
<StgValue><ssdm name="tmp_31_1_cast"/></StgValue>
</operation>

<operation id="525" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end.1:57  %conv1_s = sub i9 %tmp_17_1_cast, %conv2_cast_21

]]></Node>
<StgValue><ssdm name="conv1_s"/></StgValue>
</operation>

<operation id="526" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="9">
<![CDATA[
burst.rd.end.1:58  %conv1_cast_cast_22 = sext i9 %conv1_s to i11

]]></Node>
<StgValue><ssdm name="conv1_cast_cast_22"/></StgValue>
</operation>

<operation id="527" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.1:59  %conv1_1_1 = add i11 %conv1_cast_cast_22, %tmp4_1_cast

]]></Node>
<StgValue><ssdm name="conv1_1_1"/></StgValue>
</operation>

<operation id="528" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end.1:79  %conv2_1_1 = add i9 %tmp_17_1_cast, %conv2_cast_21

]]></Node>
<StgValue><ssdm name="conv2_1_1"/></StgValue>
</operation>

<operation id="529" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="9">
<![CDATA[
burst.rd.end.1:80  %conv2_1_1_cast = zext i9 %conv2_1_1 to i10

]]></Node>
<StgValue><ssdm name="conv2_1_1_cast"/></StgValue>
</operation>

<operation id="530" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end.1:81  %conv2_2_1 = sub i10 %conv2_1_1_cast, %tmp_27_1_cast

]]></Node>
<StgValue><ssdm name="conv2_2_1"/></StgValue>
</operation>

<operation id="531" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.end.1:82  %conv2_3_1 = sub i10 %conv2_2_1, %tmp_31_1_cast

]]></Node>
<StgValue><ssdm name="conv2_3_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="532" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="8">
<![CDATA[
burst.rd.end.1:45  %tmp_27_1_cast1 = zext i8 %image_in_load_12 to i11

]]></Node>
<StgValue><ssdm name="tmp_27_1_cast1"/></StgValue>
</operation>

<operation id="533" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="8">
<![CDATA[
burst.rd.end.1:55  %tmp_31_1_cast1 = zext i8 %image_in_load_13 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_1_cast1"/></StgValue>
</operation>

<operation id="534" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.1:60  %conv1_2_1 = sub i11 %conv1_1_1, %tmp_27_1_cast1

]]></Node>
<StgValue><ssdm name="conv1_2_1"/></StgValue>
</operation>

<operation id="535" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.1:61  %conv1_3_1 = add i11 %tmp_31_1_cast1, %conv1_2_1

]]></Node>
<StgValue><ssdm name="conv1_3_1"/></StgValue>
</operation>

<operation id="536" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
burst.rd.end.1:77  %tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp8_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="537" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="10">
<![CDATA[
burst.rd.end.1:78  %tmp9_1_cast = sext i10 %tmp_45 to i11

]]></Node>
<StgValue><ssdm name="tmp9_1_cast"/></StgValue>
</operation>

<operation id="538" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="10">
<![CDATA[
burst.rd.end.1:83  %conv2_3_1_cast_cast = sext i10 %conv2_3_1 to i11

]]></Node>
<StgValue><ssdm name="conv2_3_1_cast_cast"/></StgValue>
</operation>

<operation id="539" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.1:84  %conv2_4_1 = add i11 %conv2_3_1_cast_cast, %tmp9_1_cast

]]></Node>
<StgValue><ssdm name="conv2_4_1"/></StgValue>
</operation>

<operation id="540" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="22" op_0_bw="11">
<![CDATA[
burst.rd.end.1:85  %conv2_4_1_cast = sext i11 %conv2_4_1 to i22

]]></Node>
<StgValue><ssdm name="conv2_4_1_cast"/></StgValue>
</operation>

<operation id="541" st_id="82" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
burst.rd.end.1:87  %tmp_41_1 = mul i22 %conv2_4_1_cast, %conv2_4_1_cast

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="542" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="22" op_0_bw="11">
<![CDATA[
burst.rd.end.1:62  %conv1_3_1_cast_cast = sext i11 %conv1_3_1 to i22

]]></Node>
<StgValue><ssdm name="conv1_3_1_cast_cast"/></StgValue>
</operation>

<operation id="543" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
burst.rd.end.1:86  %tmp_40_1 = mul i22 %conv1_3_1_cast_cast, %conv1_3_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="544" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
burst.rd.end.1:88  %p_1 = add i22 %tmp_41_1, %tmp_40_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="545" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="22">
<![CDATA[
burst.rd.end.1:89  %tmp_42_s = sext i22 %p_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="546" st_id="84" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="547" st_id="85" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="548" st_id="86" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="549" st_id="87" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="550" st_id="88" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="551" st_id="89" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="552" st_id="90" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="553" st_id="91" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="554" st_id="92" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="555" st_id="93" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="556" st_id="94" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="557" st_id="95" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="558" st_id="96" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="559" st_id="97" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="560" st_id="98" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="561" st_id="99" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="562" st_id="100" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="563" st_id="101" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="564" st_id="102" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="565" st_id="103" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="566" st_id="104" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="567" st_id="105" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="568" st_id="106" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="569" st_id="107" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="570" st_id="108" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="571" st_id="109" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="572" st_id="110" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="573" st_id="111" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="574" st_id="112" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="575" st_id="113" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="576" st_id="114" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="577" st_id="115" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="578" st_id="116" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="579" st_id="117" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="580" st_id="118" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="581" st_id="119" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="582" st_id="120" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="583" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64">
<![CDATA[
burst.rd.end.1:92  %p_Val2_6 = bitcast double %x_assign_1 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="584" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
burst.rd.end.1:93  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="585" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end.1:94  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="586" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="52" op_0_bw="64">
<![CDATA[
burst.rd.end.1:95  %loc_V_3 = trunc i64 %p_Val2_6 to i52

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="587" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
burst.rd.end.1:96  %p_Result_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_3) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="588" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="136" op_0_bw="53">
<![CDATA[
burst.rd.end.1:97  %tmp_i_i1 = zext i53 %p_Result_3 to i136

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="589" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="11">
<![CDATA[
burst.rd.end.1:98  %tmp_i_i_i1_cast = zext i11 %loc_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1_cast"/></StgValue>
</operation>

<operation id="590" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.end.1:99  %sh_assign_2 = add i12 -1023, %tmp_i_i_i1_cast

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="591" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
burst.rd.end.1:100  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="592" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end.1:101  %tmp_i_i1_23 = sub i11 1023, %loc_V_2

]]></Node>
<StgValue><ssdm name="tmp_i_i1_23"/></StgValue>
</operation>

<operation id="593" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="11">
<![CDATA[
burst.rd.end.1:102  %tmp_i_i1_cast = sext i11 %tmp_i_i1_23 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i1_cast"/></StgValue>
</operation>

<operation id="594" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
burst.rd.end.1:103  %sh_assign_3 = select i1 %isNeg_1, i12 %tmp_i_i1_cast, i12 %sh_assign_2

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="595" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="12">
<![CDATA[
burst.rd.end.1:104  %sh_assign_3_cast = sext i12 %sh_assign_3 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="596" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="136" op_0_bw="32">
<![CDATA[
burst.rd.end.1:105  %tmp_54_i_i1 = zext i32 %sh_assign_3_cast to i136

]]></Node>
<StgValue><ssdm name="tmp_54_i_i1"/></StgValue>
</operation>

<operation id="597" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="53" op_0_bw="32">
<![CDATA[
burst.rd.end.1:106  %tmp_54_i_i1_cast = zext i32 %sh_assign_3_cast to i53

]]></Node>
<StgValue><ssdm name="tmp_54_i_i1_cast"/></StgValue>
</operation>

<operation id="598" st_id="121" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
burst.rd.end.1:107  %tmp_55_i_i1 = lshr i53 %p_Result_3, %tmp_54_i_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_55_i_i1"/></StgValue>
</operation>

<operation id="599" st_id="121" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
burst.rd.end.1:108  %tmp_57_i_i1 = shl i136 %tmp_i_i1, %tmp_54_i_i1

]]></Node>
<StgValue><ssdm name="tmp_57_i_i1"/></StgValue>
</operation>

<operation id="600" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
burst.rd.end.1:109  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_55_i_i1, i32 52)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="601" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1">
<![CDATA[
burst.rd.end.1:110  %tmp_46 = zext i1 %tmp_49 to i32

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="602" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end.1:111  %tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %tmp_57_i_i1, i32 52, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="603" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end.1:112  %p_Val2_9 = select i1 %isNeg_1, i32 %tmp_46, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="604" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end.1:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @main_comp_L_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end.1:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 130816, i64 130816, i64 130816) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="606" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.end.1:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
<literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end.1:113  %p_Val2_7_i_i1 = sub i32 0, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_7_i_i1"/></StgValue>
</operation>

<operation id="608" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end.1:114  %p_Val2_11 = select i1 %p_Result_2, i32 %p_Val2_7_i_i1, i32 %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="609" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end.1:115  %tmp_50 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_11, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="610" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
burst.rd.end.1:116  %icmp1 = icmp sgt i24 %tmp_50, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="611" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end.1:117  br i1 %icmp1, label %7, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="32">
<![CDATA[
:0  %tmp_51 = trunc i32 %p_Val2_11 to i8

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="613" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
:1  %tmp_49_1 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_7_1_mid2_v_v, i10 %j_mid2_17)

]]></Node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="614" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="18">
<![CDATA[
:2  %tmp_50_1 = zext i18 %tmp_49_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="615" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %image_out_addr_4 = getelementptr inbounds [132096 x i8]* %image_out, i64 0, i64 %tmp_50_1

]]></Node>
<StgValue><ssdm name="image_out_addr_4"/></StgValue>
</operation>

<operation id="616" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:4  store i8 %tmp_51, i8* %image_out_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
:0  %tmp_46_1 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_7_1_mid2_v_v, i10 %j_mid2_17)

]]></Node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="619" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="18">
<![CDATA[
:1  %tmp_47_1 = zext i18 %tmp_46_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_47_1"/></StgValue>
</operation>

<operation id="620" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %image_out_addr_3 = getelementptr inbounds [132096 x i8]* %image_out, i64 0, i64 %tmp_47_1

]]></Node>
<StgValue><ssdm name="image_out_addr_3"/></StgValue>
</operation>

<operation id="621" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:3  store i8 -1, i8* %image_out_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="623" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:0  %tmp_6_1 = icmp ne i3 %k_1_s, -1

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="624" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv1:1  %target_off_1_1 = or i20 %tmp_1_1, 1024

]]></Node>
<StgValue><ssdm name="target_off_1_1"/></StgValue>
</operation>

<operation id="625" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:2  %target_off_1_1_cast = zext i20 %target_off_1_1 to i32

]]></Node>
<StgValue><ssdm name="target_off_1_1_cast"/></StgValue>
</operation>

<operation id="626" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:3  %tmp_10_1 = icmp eq i3 %k_1_s, -1

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="627" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:4  %p_target_off_1 = select i1 %tmp_10_1, i32 918528, i32 %target_off_3

]]></Node>
<StgValue><ssdm name="p_target_off_1"/></StgValue>
</operation>

<operation id="628" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:5  %target_off_3_1 = select i1 %tmp_6_1, i32 %target_off_1_1_cast, i32 %p_target_off_1

]]></Node>
<StgValue><ssdm name="target_off_3_1"/></StgValue>
</operation>

<operation id="629" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:7  %p_offset_1_cast1 = select i1 %tmp_6_1, i32 132096, i32 129024

]]></Node>
<StgValue><ssdm name="p_offset_1_cast1"/></StgValue>
</operation>

<operation id="630" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="34" op_0_bw="32">
<![CDATA[
_ifconv1:9  %tmp_45_1_cast = zext i32 %target_off_3_1 to i34

]]></Node>
<StgValue><ssdm name="tmp_45_1_cast"/></StgValue>
</operation>

<operation id="631" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv1:10  %out_pointer4_sum9 = add i34 %tmp_45_1_cast, %tmp_7_cast1

]]></Node>
<StgValue><ssdm name="out_pointer4_sum9"/></StgValue>
</operation>

<operation id="632" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="34">
<![CDATA[
_ifconv1:11  %out_pointer4_sum9_ca = sext i34 %out_pointer4_sum9 to i64

]]></Node>
<StgValue><ssdm name="out_pointer4_sum9_ca"/></StgValue>
</operation>

<operation id="633" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ifconv1:12  %OUTPUT_addr_1 = getelementptr inbounds i8* %OUTPUT_r, i64 %out_pointer4_sum9_ca

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1"/></StgValue>
</operation>

<operation id="634" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  store i32 %target_off_3_1, i32* %target_off

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="635" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv1:6  %p_offset_1 = select i1 %tmp_6_1, i18 -130048, i18 129024

]]></Node>
<StgValue><ssdm name="p_offset_1"/></StgValue>
</operation>

<operation id="636" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv1:8  %p_offset_1_cast = select i1 %tmp_6_1, i19 132096, i19 129024

]]></Node>
<StgValue><ssdm name="p_offset_1_cast"/></StgValue>
</operation>

<operation id="637" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:13  %OUTPUT_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_addr_1, i32 %p_offset_1_cast1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_2_wr_req"/></StgValue>
</operation>

<operation id="638" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv1:15  store i18 %p_offset_1, i18* %offset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:16  br label %burst.wr.header.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="640" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
burst.wr.header.1:0  %indvar1_1 = phi i18 [ 0, %_ifconv1 ], [ %indvar_next1_1, %burst.wr.body.1 ]

]]></Node>
<StgValue><ssdm name="indvar1_1"/></StgValue>
</operation>

<operation id="641" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="19" op_0_bw="18">
<![CDATA[
burst.wr.header.1:1  %indvar1_1_cast = zext i18 %indvar1_1 to i19

]]></Node>
<StgValue><ssdm name="indvar1_1_cast"/></StgValue>
</operation>

<operation id="642" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.wr.header.1:2  %exitcond4_1 = icmp eq i19 %indvar1_1_cast, %p_offset_1_cast

]]></Node>
<StgValue><ssdm name="exitcond4_1"/></StgValue>
</operation>

<operation id="643" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.wr.header.1:3  %indvar_next1_1 = add i18 %indvar1_1, 1

]]></Node>
<StgValue><ssdm name="indvar_next1_1"/></StgValue>
</operation>

<operation id="644" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header.1:4  br i1 %exitcond4_1, label %burst.wr.end.1, label %burst.wr.body.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.wr.body.1:4  %tmp_51_1 = add i18 %indvar1_1, 1024

]]></Node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="646" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="18">
<![CDATA[
burst.wr.body.1:5  %tmp_52_1 = zext i18 %tmp_51_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="647" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.1:6  %image_out_addr_5 = getelementptr [132096 x i8]* %image_out, i64 0, i64 %tmp_52_1

]]></Node>
<StgValue><ssdm name="image_out_addr_5"/></StgValue>
</operation>

<operation id="648" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="18">
<![CDATA[
burst.wr.body.1:7  %image_out_load_1 = load i8* %image_out_addr_5, align 1

]]></Node>
<StgValue><ssdm name="image_out_load_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="649" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="18">
<![CDATA[
burst.wr.body.1:7  %image_out_load_1 = load i8* %image_out_addr_5, align 1

]]></Node>
<StgValue><ssdm name="image_out_load_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="650" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.body.1:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 129024, i64 132096, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="651" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body.1:1  %burstwrite_rbegin_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin_1"/></StgValue>
</operation>

<operation id="652" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body.1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body.1:3  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memcpy_OC_out_pointe)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body.1:8  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_addr_1, i8 %image_out_load_1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body.1:9  %burstwrite_rend_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin_1) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend_1"/></StgValue>
</operation>

<operation id="656" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body.1:10  br label %burst.wr.header.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="657" st_id="128" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end.1:0  %OUTPUT_addr_2_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_2_wr_res"/></StgValue>
</operation>

<operation id="658" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.end.1:2  %k_1_1 = add i4 %k, 2

]]></Node>
<StgValue><ssdm name="k_1_1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="659" st_id="129" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end.1:0  %OUTPUT_addr_2_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_2_wr_res"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="660" st_id="130" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end.1:0  %OUTPUT_addr_2_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_2_wr_res"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="661" st_id="131" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end.1:0  %OUTPUT_addr_2_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_2_wr_res"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="662" st_id="132" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end.1:0  %OUTPUT_addr_2_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_2_wr_res"/></StgValue>
</operation>

<operation id="663" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.end.1:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_28) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="664" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.end.1:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
