bugs:
- file: Adder.sv
  unified_diff: |
    --- a/Adder.sv
    +++ b/Adder.sv
    @@ -1,1 +1,1 @@
    -assign io_c = 11'(io_a - io_b);
    +assign io_c = 11'(io_a + io_b);
- file: Alu.sv
  unified_diff: |
    --- a/Alu.sv
    +++ b/Alu.sv
    @@ -1,1 +1,1 @@
    -assign io_out_valid = io_in_valid;
    +assign io_out_valid = ~io_in_valid;
- file: DivUnit.sv
  unified_diff: |
    --- a/DivUnit.sv
    +++ b/DivUnit.sv
    @@ -1,1 +1,1 @@
    -assign io_in_ready = _divDataModule_io_in_ready;
    +assign io_in_ready = ~_divDataModule_io_in_ready;
- file: AluResSel.sv
  unified_diff: |
    --- a/AluResSel.sv
    +++ b/AluResSel.sv
    @@ -1,1 +1,1 @@
    -io_func[2:1] == 2'h0
    +io_func[2:1] != 2'h0
- file: AgeDetector_15.sv
  unified_diff: |
    --- a/AgeDetector_15.sv
    +++ b/AgeDetector_15.sv
    @@ -1,1 +1,1 @@
    -(&(_GEN_0 | _io_out_0_T_133[10:0])) & io_canIssue_0[11],
    +(&(_GEN_0 | _io_out_0_T_133[10:0])) | io_canIssue_0[11],
- file: SRAMTemplate_151.sv
  unified_diff: |
    --- a/SRAMTemplate_151.sv
    +++ b/SRAMTemplate_151.sv
    @@ -1,1 +1,1 @@
    -assign io_r_req_ready = ~io_w_req_valid;
    +assign io_r_req_ready = io_w_req_valid;
- file: IntBuffer.sv
  unified_diff: |
    --- a/IntBuffer.sv
    +++ b/IntBuffer.sv
    @@ -1,1 +1,1 @@
    -REG_0 <= 1'h0;
    +REG_0 <= 1'h1;
- file: IntRFReadArbiter.sv
  unified_diff: |
    --- a/IntRFReadArbiter.sv
    +++ b/IntRFReadArbiter.sv
    @@ -1,1 +1,1 @@
    -assign io_in_16_0_4_ready = 1'h1;
    +assign io_in_16_0_4_ready = 1'h0;
- file: IntRegFilePart0.sv
  unified_diff: |
    --- a/IntRegFilePart0.sv
    +++ b/IntRegFilePart0.sv
    @@ -1,1 +1,1 @@
    -assign io_readPorts_0_data = _GEN[io_readPorts_0_data_REG];
    +assign io_readPorts_0_data = _GEN[~io_readPorts_0_data_REG];
- file: JumpUnit.sv
  unified_diff: |
    --- a/JumpUnit.sv
    +++ b/JumpUnit.sv
    @@ -1,1 +1,1 @@
    -assign io_out_bits_res_redirect_bits_cfiUpdate_ssp = 3'h0;
    +assign io_out_bits_res_redirect_bits_cfiUpdate_ssp = 3'h1;
- file: AgeDetector_19.sv
  unified_diff: |
    --- a/AgeDetector_19.sv
    +++ b/AgeDetector_19.sv
    @@ -1,1 +1,1 @@
    -if (reset) begin
    +if (!reset) begin
- file: ArrayMulDataModule.sv
  unified_diff: |
    --- a/ArrayMulDataModule.sv
    +++ b/ArrayMulDataModule.sv
    @@ -1,1 +1,1 @@
    -if (io_regEnables_0) begin
    +if (io_regEnables_0 && io_regEnables_1) begin
- file: BusyTable_2.sv
  unified_diff: |
    --- a/BusyTable_2.sv
    +++ b/BusyTable_2.sv
    @@ -1,1 +1,1 @@
    -if (allocMask[10] | tmp_0_10 | wbMask[10])
    +if (allocMask[10] & tmp_0_10 | wbMask[10])
- file: DataSel.sv
  unified_diff: |
    --- a/DataSel.sv
    +++ b/DataSel.sv
    @@ -1,1 +1,1 @@
    -if (io_out_0_REG)
    +if (!(io_out_0_REG))
- file: FAlu.sv
  unified_diff: |
    --- a/FAlu.sv
    +++ b/FAlu.sv
    @@ -1,1 +1,1 @@
    -if (rdyVec_0 & io_in_valid) begin
    +if (rdyVec_0 & !io_in_valid) begin
- file: IntToFP.sv
  unified_diff: |
    --- a/IntToFP.sv
    +++ b/IntToFP.sv
    @@ -1,1 +1,1 @@
    -wire [5:0]  _pre_norm_io_out_lzc;
    +wire [4:0]  _pre_norm_io_out_lzc;
- file: SRAMTemplate.sv
  unified_diff: |
    --- a/SRAMTemplate.sv
    +++ b/SRAMTemplate.sv
    @@ -1,1 +1,1 @@
    -reg  [4:0]  _resetSet;
    +reg  [5:0]  _resetSet;
- file: SRAMTemplateWithFixedWidth.sv
  unified_diff: |
    --- a/SRAMTemplateWithFixedWidth.sv
    +++ b/SRAMTemplateWithFixedWidth.sv
    @@ -1,1 +1,1 @@
    -wire [65:0] _srams_0_io_r_resp_data_0;
    +wire [64:0] _srams_0_io_r_resp_data_0;
- file: DCache.sv
  unified_diff: |
    --- a/DCache.sv
    +++ b/DCache.sv
    @@ -1,1 +1,1 @@
    -wire             _io_error_bits_T = io_error_bits_REG | io_error_bits_REG_1;
    +wire             _io_error_bits_T = ~(io_error_bits_REG | io_error_bits_REG_1);
- file: LoadQueueRAW.sv
  unified_diff: |
    --- a/LoadQueueRAW.sv
    +++ b/LoadQueueRAW.sv
    @@ -1,1 +1,1 @@
    -wire            exHalf_probe = _freeList_io_validCount > 4'h6;
    +wire            exHalf_probe = _freeList_io_validCount < 4'h6;
- file: ICacheDataArray.sv
  unified_diff: |
    --- a/ICacheDataArray.sv
    +++ b/ICacheDataArray.sv
    @@ -1,1 +1,1 @@
    -wire        bankSel_bankSel_0 = io_read_0_bits_blkOffset[5:3] == 3'h0;
    +wire        bankSel_bankSel_0 = io_read_0_bits_blkOffset[5:3] != 3'h0;
