
---------- Begin Simulation Statistics ----------
final_tick                                83994525500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 237767                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686776                       # Number of bytes of host memory used
host_op_rate                                   238234                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   420.58                       # Real time elapsed on the host
host_tick_rate                              199711219                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083995                       # Number of seconds simulated
sim_ticks                                 83994525500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693788                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095377                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101813                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727565                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477643                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.679890                       # CPI: cycles per instruction
system.cpu.discardedOps                        190591                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609954                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402163                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001321                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35438114                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.595277                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167989051                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132550937                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       208473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        433897                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       550827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          747                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1104276                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            755                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81496                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       139066                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69399                       # Transaction distribution
system.membus.trans_dist::ReadExReq            143936                       # Transaction distribution
system.membus.trans_dist::ReadExResp           143935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81496                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       659328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 659328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23327808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23327808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            225432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  225432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              225432                       # Request fanout histogram
system.membus.respLayer1.occupancy         1217599750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1036795000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            309737                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       607278                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          152630                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243713                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       309043                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1656221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1657726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     65341952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               65393856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          209200                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8900224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           762651                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001096                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033406                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 761823     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    820      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             762651                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1020467000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829135996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1041000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               327980                       # number of demand (read+write) hits
system.l2.demand_hits::total                   328015                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data              327980                       # number of overall hits
system.l2.overall_hits::total                  328015                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             224777                       # number of demand (read+write) misses
system.l2.demand_misses::total                 225436                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            224777                       # number of overall misses
system.l2.overall_misses::total                225436                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51142500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19202806000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19253948500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51142500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19202806000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19253948500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           552757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               553451                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          552757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              553451                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.949568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.406647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.407328                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.949568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.406647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.407328                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77606.221548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85430.475538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85407.603488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77606.221548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85430.475538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85407.603488                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              139066                       # number of writebacks
system.l2.writebacks::total                    139066                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        224773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            225432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       224773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           225432                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44552500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16954842000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16999394500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44552500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16954842000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16999394500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.949568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.406640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.407321                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.949568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.406640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.407321                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67606.221548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75430.954785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75408.080929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67606.221548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75430.954785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75408.080929                       # average overall mshr miss latency
system.l2.replacements                         209200                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       468212                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           468212                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       468212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       468212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              111                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          111                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             99778                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 99778                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          143936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              143936                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12669875500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12669875500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.590594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.590594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88024.368469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88024.368469                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       143936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         143936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11230525500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11230525500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.590594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.590594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78024.437945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78024.437945                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.949568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.949568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77606.221548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77606.221548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44552500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44552500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.949568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67606.221548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67606.221548                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        228202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            228202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        80841                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           80841                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6532930500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6532930500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       309043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        309043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.261585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.261585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80812.094111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80812.094111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        80837                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        80837                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5724316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5724316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.261572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.261572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70813.074458                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70813.074458                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16028.426211                       # Cycle average of tags in use
system.l2.tags.total_refs                     1104180                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    225584                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.894762                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.008123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.300566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15953.117522                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978297                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11385                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2198                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17892864                       # Number of tag accesses
system.l2.tags.data_accesses                 17892864                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14385408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14427584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8900224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8900224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          224772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              225431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       139066                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             139066                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            502128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         171266019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171768147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       502128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           502128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105961953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105961953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105961953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           502128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        171266019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            277730100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    139066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    224546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010621254000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8286                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8286                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              599757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             130920                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      225432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     139066                       # Number of write requests accepted
system.mem_ctrls.readBursts                    225432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   139066                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    227                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8688                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3479253000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1126025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7701846750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15449.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34199.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144421                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84994                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                225432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               139066                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       134826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.899114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.067272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.078789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        92798     68.83%     68.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18933     14.04%     82.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3340      2.48%     85.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1696      1.26%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9533      7.07%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1184      0.88%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          507      0.38%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          493      0.37%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6342      4.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       134826                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.178494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.947793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.985951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8187     98.81%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23      0.28%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           64      0.77%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8286                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.780956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.750557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5158     62.25%     62.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      0.63%     62.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2820     34.03%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              247      2.98%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8286                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14413120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8899008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14427648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8900224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       171.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83994494000                       # Total gap between requests
system.mem_ctrls.avgGap                     230438.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14370944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8899008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 502127.963089689671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 171093817.298842877150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105947476.303083583713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       224773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       139066                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17556750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7684290000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2041841268000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26641.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34186.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14682533.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            482242740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            256299120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           802457460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          361829520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6630121680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23265179280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12662168160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44460297960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.323759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32673615500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2804620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  48516290000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            480493440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            255365550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           805499100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          363995820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6630121680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23586394800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12391670880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44513541270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.957649                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  31972711250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2804620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49217194250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83994525500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662642                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662642                       # number of overall hits
system.cpu.icache.overall_hits::total         9662642                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53264500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53264500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53264500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53264500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663336                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663336                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663336                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        76750                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        76750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        76750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        76750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52570500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52570500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        75750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        75750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        75750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        75750                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662642                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53264500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53264500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        76750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        76750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52570500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52570500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        75750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        75750                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.044411                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663336                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13924.115274                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.044411                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.452192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.452192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          577                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.563477                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327366                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51465121                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51465121                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51465629                       # number of overall hits
system.cpu.dcache.overall_hits::total        51465629                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       603600                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         603600                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       611511                       # number of overall misses
system.cpu.dcache.overall_misses::total        611511                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25037752500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25037752500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25037752500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25037752500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068721                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077140                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077140                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011592                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011592                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011742                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41480.703280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41480.703280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40944.075413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40944.075413                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       191273                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3304                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.891344                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       468212                       # number of writebacks
system.cpu.dcache.writebacks::total            468212                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58749                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58749                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       544851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       544851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       552757                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       552757                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22863299500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22863299500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23478459499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23478459499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010464                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010464                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41962.480568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41962.480568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42475.191629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42475.191629                       # average overall mshr miss latency
system.cpu.dcache.replacements                 550708                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40817190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40817190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       301430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        301430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9090518000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9090518000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30157.973659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30157.973659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       301137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       301137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8778968500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8778968500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29152.739451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29152.739451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10647931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10647931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       302170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       302170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15947234500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15947234500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52775.704074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52775.704074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14084331000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14084331000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57790.405968                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57790.405968                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    615159999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    615159999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77809.258664                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77809.258664                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2012.807414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018461                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            552756                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.107456                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2012.807414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104707188                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104707188                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83994525500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
