/***************************************************************************************
* Copyright (c) 2014-2024 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>

#define R(i) gpr(i)
#define Mr vaddr_read
#define Mw vaddr_write

enum {
  TYPE_I, TYPE_U, TYPE_S,
  TYPE_B, TYPE_J, TYPE_R,
  TYPE_N,
};

#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)

#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)
#define immB() do { *imm = (SEXT(BITS(i, 31, 31), 1) << 12) | (BITS(i, 30, 25) << 5) | (BITS(i, 11, 8) << 1) | (BITS(i, 7, 7) << 11); } while(0)
#define immJ() do { *imm = (SEXT(BITS(i, 31, 31), 1) << 20) | (BITS(i, 30, 21) << 1) | (BITS(i, 20, 20) << 11) | (BITS(i, 19, 12) << 12); } while(0)

static void decode_operand(Decode *s, int *rd, word_t *src1, word_t *src2, word_t *imm, int type) {
  uint32_t i = s->isa.inst;
  int rs1 = BITS(i, 19, 15);
  int rs2 = BITS(i, 24, 20);
  *rd = BITS(i, 11, 7);
  switch (type) {
    case TYPE_I: src1R(); immI(); break;
    case TYPE_U: immU(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
    case TYPE_B: src1R(); src2R(); immB(); break;
    case TYPE_J: immJ(); break;
    case TYPE_R: src1R(); src2R(); break;
    case TYPE_N: break;
    default: panic("unsupported type = %d", type);
  }
}

static int decode_exec(Decode *s) {
  s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->isa.inst)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  int rd = 0; \
  word_t src1 = 0, src2 = 0, imm = 0; \
  decode_operand(s, &rd, &src1, &src2, &imm, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}

  INSTPAT_START();
  //R-type:
  INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add, R, R(rd) = src1 + src2);
  INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub, R, R(rd) = src1 - src2);
  INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll, R, R(rd) = src1 << (src2 & 0x1F));
  INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt, R, R(rd) = (word_t)((int32_t)src1 < (int32_t)src2) ? 1 : 0);
  INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu, R, R(rd) = (src1 < src2) ? 1 : 0);
  INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor, R, R(rd) = src1 ^ src2);
  INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl, R, R(rd) = src1 >> (src2 & 0x1F));
  INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra, R, R(rd) = (int32_t)src1 >> (src2 & 0x1F));
  INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or, R, R(rd) = src1 | src2);
  INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and, R, R(rd) = src1 & src2);
  //I-type:
  INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi, I, R(rd) = src1 + imm);
  INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti, I, R(rd) = (word_t)((int32_t)src1 < (int32_t)imm) ? 1 : 0);
  INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu, I, R(rd) = (src1 < imm) ? 1 : 0);
  INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori, I, R(rd) = src1 ^ imm);
  INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori, I, R(rd) = src1 | imm);
  INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi, I, R(rd) = src1 & imm);
  //I-type:
  INSTPAT("0000000 ????? ????? 001 ????? 00100 11", slli, I, R(rd) = src1 << (imm & 0x1F));
  INSTPAT("0000000 ????? ????? 101 ????? 00100 11", srli, I, R(rd) = src1 >> (imm & 0x1F));
  INSTPAT("0100000 ????? ????? 101 ????? 00100 11", srai, I, R(rd) = (int32_t)src1 >> (imm & 0x1F));
  //U-type
  INSTPAT("???????????????????? ????? 01101 11", lui, U, R(rd) = imm);
  INSTPAT("???????????????????? ????? 00101 11", auipc, U, R(rd) = s->pc + imm);
  //J-type
  INSTPAT("????????????????????????? 11011 11", jal, J, R(rd) = s->pc + 4; s->dnpc = s->pc + imm;);
  //I-type (jalr)
  INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr, I, word_t target = (src1 + imm) & ~1; s->dnpc = target; R(rd) = s->pc + 4;);
  //B-type
  INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq, B, if (src1 == src2) { s->dnpc = s->pc + imm; });
  INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne, B, if (src1 != src2) { s->dnpc = s->pc + imm; });
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt, B, if ((int32_t)src1 < (int32_t)src2) { s->dnpc = s->pc + imm; });
  INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge, B, if ((int32_t)src1 >= (int32_t)src2) { s->dnpc = s->pc + imm; });
  INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu, B, if (src1 < src2) { s->dnpc = s->pc + imm; });
  INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu, B, if (src1 >= src2) { s->dnpc = s->pc + imm; });
  // Loads
  INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb, I, R(rd) = (int8_t)Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh, I, R(rd) = (int16_t)Mr(src1 + imm, 2));
  INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw, I, R(rd) = Mr(src1 + imm, 4));
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu, I, R(rd) = Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu, I, R(rd) = Mr(src1 + imm, 2));
  // Stores
  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb, S, Mw(src1 + imm, 1, src2));
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh, S, Mw(src1 + imm, 2, src2));
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw, S, Mw(src1 + imm, 4, src2));
  // Fences
  INSTPAT("??????? ????? ????? 000 ????? 00011 11", fence, I, /* 忽略 */);
  INSTPAT("??????? ????? ????? 001 ????? 00011 11", fencei, I, /* 忽略 */);
  // 乘除
  INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul, R, R(rd) = (uint32_t)((uint64_t)src1 * (uint64_t)src2));
  INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh, R, R(rd) = (uint32_t)(((int64_t)(int32_t)src1 * (int64_t)(int32_t)src2) >> 32));
  INSTPAT("0000001 ????? ????? 010 ????? 01100 11", mulhsu, R, R(rd) = (uint32_t)(((int64_t)(int32_t)src1 * (uint64_t)src2) >> 32));
  INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhu, R, R(rd) = (uint32_t)(((uint64_t)src1 * (uint64_t)src2) >> 32));
  INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div, R, R(rd) = (src2 == 0) ? (uint32_t)-1 : ((int32_t)src1 / (int32_t)src2));
  INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu, R, R(rd) = (src2 == 0) ? (uint32_t)-1 : (src1 / src2));
  INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem, R, R(rd) = (src2 == 0) ? src1 : ((int32_t)src1 % (int32_t)src2));
  INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu, R, R(rd) = (src2 == 0) ? src1 : (src1 % src2));
  // System
  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak, N, NEMUTRAP(s->pc, R(10)));
  INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall, N, {
    //printf("ecall: pc=%x, mtvec=%x\n", s->pc, cpu.mtvec);
    s->dnpc = isa_raise_intr(8, s->pc);
    //printf("ecall: dnpc=%x\n", s->dnpc);
  });
  // csrrw: rd = csr; csr = rs1
  INSTPAT("???????????? ????? 001 ????? 11100 11", csrrw, I, {
    uint32_t inst = s->isa.inst;
    uint32_t addr = BITS(inst, 31, 20);
    word_t old = 0;
    //printf("csrrw: addr=0x%x, src1=0x%x\n", addr, src1);
    switch (addr) {
      case 0x300: old = cpu.mstatus; cpu.mstatus = src1; break;
      case 0x305: old = cpu.mtvec;   cpu.mtvec   = src1; /*printf("csrrw: set mtvec to 0x%x\n", cpu.mtvec);*/ break;
      case 0x341: old = cpu.mepc;    cpu.mepc    = src1; break;
      case 0x342: old = cpu.mcause;  cpu.mcause  = src1; break;
      default: old = 0; break;
    }
    R(rd) = old;
  });

  // csrrs: rd = csr; csr |= rs1
  INSTPAT("???????????? ????? 010 ????? 11100 11", csrrs, I, {
    uint32_t inst = s->isa.inst;
    uint32_t addr = BITS(inst, 31, 20);
    word_t old = 0;
    switch (addr) {
      case 0x300: old = cpu.mstatus; cpu.mstatus |= src1; break;
      case 0x305: old = cpu.mtvec;   cpu.mtvec   |= src1; break;
      case 0x341: old = cpu.mepc;    cpu.mepc    |= src1; break;
      case 0x342: old = cpu.mcause;  cpu.mcause  |= src1; break;
      default: old = 0; break;
    }
    R(rd) = old;
  });

  // csrrwi: rd = csr; csr = uimm (立即数)
  INSTPAT("???????????? ????? 101 ????? 11100 11", csrrwi, I, {
    uint32_t inst = s->isa.inst;
    uint32_t addr = BITS(inst, 31, 20);
    word_t old = 0;
    word_t imm = src1;   // src1 已经是 decode_operand 处理好的立即数（零扩展）
    switch (addr) {
      case 0x300: old = cpu.mstatus; cpu.mstatus = imm; break;
      case 0x305: old = cpu.mtvec;   cpu.mtvec   = imm; break;
      case 0x341: old = cpu.mepc;    cpu.mepc    = imm; break;
      case 0x342: old = cpu.mcause;  cpu.mcause  = imm; break;
      default: old = 0; break;
    }
    R(rd) = old;
  });

  // csrrc: rd = csr; csr &= ~rs1
  INSTPAT("???????????? ????? 011 ????? 11100 11", csrrc, I, {
    uint32_t inst = s->isa.inst;
    uint32_t addr = BITS(inst, 31, 20);
    word_t old = 0;
    word_t mask = src1;
    switch (addr) {
      case 0x300: old = cpu.mstatus; cpu.mstatus &= ~mask; break;
      case 0x305: old = cpu.mtvec;   cpu.mtvec   &= ~mask; break;
      case 0x341: old = cpu.mepc;    cpu.mepc    &= ~mask; break;
      case 0x342: old = cpu.mcause;  cpu.mcause  &= ~mask; break;
      default: old = 0; break;
    }
    R(rd) = old;
  });

  // csrrsi: rd = csr; csr |= uimm
  INSTPAT("???????????? ????? 110 ????? 11100 11", csrrsi, I, {
    uint32_t inst = s->isa.inst;
    uint32_t addr = BITS(inst, 31, 20);
    word_t old = 0;
    word_t uimm = src1;
    switch (addr) {
      case 0x300: old = cpu.mstatus; cpu.mstatus |= uimm; break;
      case 0x305: old = cpu.mtvec;   cpu.mtvec   |= uimm; break;
      case 0x341: old = cpu.mepc;    cpu.mepc    |= uimm; break;
      case 0x342: old = cpu.mcause;  cpu.mcause  |= uimm; break;
      default: old = 0; break;
    }
    R(rd) = old;
  });

  // csrrci: rd = csr; csr &= ~uimm
  INSTPAT("???????????? ????? 111 ????? 11100 11", csrrci, I, {
    uint32_t inst = s->isa.inst;
    uint32_t addr = BITS(inst, 31, 20);
    word_t old = 0;
    word_t uimm = src1;
    switch (addr) {
      case 0x300: old = cpu.mstatus; cpu.mstatus &= ~uimm; break;
      case 0x305: old = cpu.mtvec;   cpu.mtvec   &= ~uimm; break;
      case 0x341: old = cpu.mepc;    cpu.mepc    &= ~uimm; break;
      case 0x342: old = cpu.mcause;  cpu.mcause  &= ~uimm; break;
      default: old = 0; break;
    }
    R(rd) = old;
  });

  // mret: 从机器模式异常返回
  INSTPAT("0011000 00010 00000 000 00000 11100 11", mret, N, {
    s->dnpc = cpu.mepc;   // 将 mepc 的值作为下一条指令地址
  });

  
  // Fallback
  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv, N, INV(s->pc));


  INSTPAT_END();

  R(0) = 0;
  return 0;
}

int isa_exec_once(Decode *s) {
  s->isa.inst = inst_fetch(&s->snpc, 4);
  return decode_exec(s);
}