// Seed: 485108098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_20 = 32'd28,
    parameter id_7  = 32'd3
) (
    output supply0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri0 _id_7,
    input wand id_8,
    output supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13[-1 : id_20],
    input tri0 id_14[-1 'h0 : 1],
    input wand id_15,
    output wor id_16,
    input tri id_17,
    output wand id_18,
    input supply1 id_19,
    input uwire _id_20,
    output tri1 id_21,
    output supply1 id_22,
    output wand id_23,
    output tri1 id_24,
    output uwire id_25
    , id_39 = 1,
    input tri0 id_26,
    input tri1 id_27,
    output wor id_28,
    output tri id_29,
    input tri1 id_30,
    input tri0 id_31,
    input wor id_32,
    input wor id_33,
    output supply1 id_34,
    input wire id_35,
    input uwire id_36,
    output uwire id_37
);
  integer id_40 = id_19;
  module_0 modCall_1 (
      id_40,
      id_39,
      id_40,
      id_40,
      id_39,
      id_39,
      id_39
  );
  tri0 id_41 = id_40 && 1;
  always $clog2(61);
  ;
  wire [id_7 : -1] id_42;
  assign id_28 = id_15 - id_4;
endmodule
