# -*- coding: utf-8; mode: _tcl; tab-width: 2; indent-tabs-mode: nil; c-basic-offset: 2 -*- vim:fenc=utf-8:ft=tcl:et:sw=2:ts=2:sts=2

PortSystem              1.0

name                    verilator
version                 4.202
revision                0
categories              science electronics
license                 {LGPL-3 Artistic-2}
maintainers             {mcalhoun @MarcusCalhoun-Lopez} openmaintainer
platforms               darwin
description             Verilog compiler and simulator
long_description        Verilator is a ${description}.

homepage                https://www.veripool.org/wiki/verilator

master_sites            https://www.veripool.org/ftp

extract.suffix          .tgz

checksums               rmd160  709fa1b70af80f23d6ada18098df8e7ab846d4ab \
sha256  d8daff2461493439889f85e4a9ccb2d865e9c4ca1a06f611fe36d64bc020b679 \
size    3149226

compiler.cxx_standard 2017

installs_libs           no

depends_build-append    port:perl5.30
configure.perl          ${prefix}/bin/perl5.30

depends_build-append    port:flex
configure.env-append    LEX=${prefix}/bin/flex

depends_build-append    port:grep
configure.env-append    GREP=${prefix}/bin/grep

depends_build-append    port:bison
configure.env-append    YACC=${prefix}/bin/bison

depends_build-append    port:python39
configure.env-append    PYTHON3=${prefix}/bin/python3.9

livecheck.url           https://github.com/verilator/verilator/tags
livecheck.regex         {/v(\d+(?:\.\d+)*)"}
