Analysis & Synthesis report for processinho
Mon Nov 21 16:28:26 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Port Connectivity Checks: "datapath:dp|ula_latch:m_ula_latch"
 11. Port Connectivity Checks: "datapath:dp|ula:m_ula|Display:disp"
 12. Port Connectivity Checks: "datapath:dp|ula:m_ula"
 13. Port Connectivity Checks: "datapath:dp|general_register:regA"
 14. Port Connectivity Checks: "datapath:dp"
 15. Port Connectivity Checks: "ram:ram_memory"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 21 16:28:26 2016              ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1.78 SJ Web Edition ;
; Revision Name                      ; processinho                                        ;
; Top-level Entity Name              ; processinho                                        ;
; Family                             ; Cyclone II                                         ;
; Total logic elements               ; 0                                                  ;
;     Total combinational functions  ; 0                                                  ;
;     Dedicated logic registers      ; 0                                                  ;
; Total registers                    ; 0                                                  ;
; Total pins                         ; 55                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 0                                                  ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; processinho        ; processinho        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------+---------+
; constants.vh                     ; yes             ; User Unspecified File  ; /home/talitav/Documents/nivelamento/sistemas digitais/processinho/constants.vh       ;         ;
; ula.v                            ; yes             ; User Verilog HDL File  ; /home/talitav/Documents/nivelamento/sistemas digitais/processinho/ula.v              ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File  ; /home/talitav/Documents/nivelamento/sistemas digitais/processinho/datapath.v         ;         ;
; processinho.v                    ; yes             ; User Verilog HDL File  ; /home/talitav/Documents/nivelamento/sistemas digitais/processinho/processinho.v      ;         ;
; general_register.v               ; yes             ; User Verilog HDL File  ; /home/talitav/Documents/nivelamento/sistemas digitais/processinho/general_register.v ;         ;
; Display.v                        ; yes             ; User Verilog HDL File  ; /home/talitav/Documents/nivelamento/sistemas digitais/processinho/Display.v          ;         ;
; ram.v                            ; yes             ; User Verilog HDL File  ; /home/talitav/Documents/nivelamento/sistemas digitais/processinho/ram.v              ;         ;
; program_counter.v                ; yes             ; User Verilog HDL File  ; /home/talitav/Documents/nivelamento/sistemas digitais/processinho/program_counter.v  ;         ;
; ula_latch.v                      ; yes             ; User Verilog HDL File  ; /home/talitav/Documents/nivelamento/sistemas digitais/processinho/ula_latch.v        ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
;                                             ;             ;
; Total combinational functions               ; 0           ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 0           ;
;     -- 3 input functions                    ; 0           ;
;     -- <=2 input functions                  ; 0           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 0           ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 0           ;
;     -- Dedicated logic registers            ; 0           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 55          ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; data_bus[1] ;
; Maximum fan-out                             ; 1           ;
; Total fan-out                               ; 7           ;
; Average fan-out                             ; 0.13        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |processinho               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 55   ; 0            ; |processinho        ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; datapath:dp|ula_latch:m_ula_latch|value[0] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1      ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|ula_latch:m_ula_latch"                                                                                                                                                      ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ula_result ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out        ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND.             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|ula:m_ula|Display:disp"                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; mil  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "mil[7..1]" have no fanouts  ;
; mil  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; cent ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "cent[7..1]" have no fanouts ;
; cent ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; dez  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dez[7..1]" have no fanouts  ;
; dez  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; und  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "und[7..1]" have no fanouts  ;
; und  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|ula:m_ula"                                                                                                                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; grab      ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; operando1 ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; opcode    ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|general_register:regA"                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; valueOut[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp"                                                                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; pc_inc   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; pc_count ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "pc_count[15..1]" have no fanouts ;
; pc_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram_memory"                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; addr     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "addr[2..1]" will be connected to GND.    ;
; data_in  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "data_in[2..1]" will be connected to GND. ;
; data_out ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_out[2..1]" have no fanouts                     ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition
    Info: Processing started: Mon Nov 21 16:28:25 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processinho -c processinho
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12019): Can't analyze file -- file constants.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ula
Info (12021): Found 0 design units, including 0 entities, in source file uc.v
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file processinho.v
    Info (12023): Found entity 1: processinho
Info (12021): Found 0 design units, including 0 entities, in source file output_files/gp_register.v
Info (12021): Found 1 design units, including 1 entities, in source file general_register.v
    Info (12023): Found entity 1: general_register
Warning (12019): Can't analyze file -- file BCDdecode.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file Display.v
    Info (12023): Found entity 1: Display
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter
Info (12021): Found 1 design units, including 1 entities, in source file ula_latch.v
    Info (12023): Found entity 1: ula_latch
Warning (10236): Verilog HDL Implicit Net warning at ula.v(23): created implicit net for "HEX3"
Warning (10236): Verilog HDL Implicit Net warning at ula.v(23): created implicit net for "HEX2"
Warning (10236): Verilog HDL Implicit Net warning at ula.v(23): created implicit net for "HEX1"
Warning (10236): Verilog HDL Implicit Net warning at ula.v(23): created implicit net for "HEX0"
Warning (10236): Verilog HDL Implicit Net warning at processinho.v(39): created implicit net for "ram_enable"
Warning (10236): Verilog HDL Implicit Net warning at processinho.v(39): created implicit net for "we"
Warning (10236): Verilog HDL Implicit Net warning at processinho.v(39): created implicit net for "addr"
Warning (10236): Verilog HDL Implicit Net warning at processinho.v(39): created implicit net for "data_in"
Warning (10236): Verilog HDL Implicit Net warning at processinho.v(39): created implicit net for "data_out"
Warning (10236): Verilog HDL Implicit Net warning at processinho.v(43): created implicit net for "gp_read"
Warning (10236): Verilog HDL Implicit Net warning at processinho.v(44): created implicit net for "gp_write"
Info (12127): Elaborating entity "processinho" for the top level hierarchy
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_memory"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp"
Warning (10230): Verilog HDL assignment warning at datapath.v(36): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "Display" for hierarchy "datapath:dp|Display:disp"
Warning (10230): Verilog HDL assignment warning at Display.v(37): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "general_register" for hierarchy "datapath:dp|general_register:regA"
Info (12128): Elaborating entity "ula" for hierarchy "datapath:dp|ula:m_ula"
Warning (10270): Verilog HDL Case Statement warning at ula.v(32): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ula.v(28): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at ula.v(69): truncated value with size 32 to match size of target (12)
Info (10041): Inferred latch for "result[0]" at ula.v(28)
Info (10041): Inferred latch for "result[1]" at ula.v(28)
Info (10041): Inferred latch for "result[2]" at ula.v(28)
Info (10041): Inferred latch for "result[3]" at ula.v(28)
Info (10041): Inferred latch for "result[4]" at ula.v(28)
Info (10041): Inferred latch for "result[5]" at ula.v(28)
Info (10041): Inferred latch for "result[6]" at ula.v(28)
Info (10041): Inferred latch for "result[7]" at ula.v(28)
Info (12128): Elaborating entity "ula_latch" for hierarchy "datapath:dp|ula_latch:m_ula_latch"
Warning (10230): Verilog HDL assignment warning at ula_latch.v(24): truncated value with size 8 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at ula_latch.v(23): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out" at ula_latch.v(23)
Info (12128): Elaborating entity "program_counter" for hierarchy "datapath:dp|program_counter:pc"
Warning (10230): Verilog HDL assignment warning at program_counter.v(19): truncated value with size 32 to match size of target (16)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[15]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[14]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[13]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[12]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[11]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[10]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[9]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[8]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[7]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[6]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[5]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[4]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[3]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[2]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[1]" is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ula_result[0]" is missing source, defaulting to GND
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "data_bus[1]" has no driver
    Warning (13040): Bidir "data_bus[2]" has no driver
    Warning (13040): Bidir "data_bus[3]" has no driver
    Warning (13040): Bidir "data_bus[4]" has no driver
    Warning (13040): Bidir "data_bus[5]" has no driver
    Warning (13040): Bidir "data_bus[6]" has no driver
    Warning (13040): Bidir "data_bus[7]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "data_bus[0]" is fed by GND
Info (13036): One or more bidirs are fed by always-enabled (GND-fed) open-drain buffers
    Info (13037): Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir "data_bus[0]" is set to GND
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "result[0]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX0[7]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[7]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[7]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[7]" is stuck at VCC
Warning (18029): Output pin "result[1]" driven by bidirectional pin "data_bus[1]" cannot be tri-stated
Warning (18029): Output pin "result[2]" driven by bidirectional pin "data_bus[2]" cannot be tri-stated
Warning (18029): Output pin "result[3]" driven by bidirectional pin "data_bus[3]" cannot be tri-stated
Warning (18029): Output pin "result[4]" driven by bidirectional pin "data_bus[4]" cannot be tri-stated
Warning (18029): Output pin "result[5]" driven by bidirectional pin "data_bus[5]" cannot be tri-stated
Warning (18029): Output pin "result[6]" driven by bidirectional pin "data_bus[6]" cannot be tri-stated
Warning (18029): Output pin "result[7]" driven by bidirectional pin "data_bus[7]" cannot be tri-stated
Info (144001): Generated suppressed messages file /home/talitav/Documents/nivelamento/sistemas digitais/processinho/output_files/processinho.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock"
    Warning (15610): No output dependent on input pin "latch_ula"
    Warning (15610): No output dependent on input pin "grab_ula"
    Warning (15610): No output dependent on input pin "ula_operation[0]"
    Warning (15610): No output dependent on input pin "ula_operation[1]"
    Warning (15610): No output dependent on input pin "ula_operation[2]"
    Warning (15610): No output dependent on input pin "ula_operation[3]"
Info (21057): Implemented 55 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 8 bidirectional pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 700 megabytes
    Info: Processing ended: Mon Nov 21 16:28:26 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/talitav/Documents/nivelamento/sistemas digitais/processinho/output_files/processinho.map.smsg.


