# Copyright (c) 2023 Antmicro <www.antmicro.com>
# SPDX-License-Identifier: Apache-2.0

{
    # General ------------------------------------------------------------------
    "speedgrade": -1,          # FPGA speedgrade

    # SDRAM --------------------------------------------------------------------
    "sdram_phy":        "K7LPDDR4PHY",   # PHY type
    "memtype":          "LPDDR4",        # DRAM type
    "sdram_module":     "MT53E256M16D1", # SDRAM modules of the board or SO-DIMM
    "sdram_data_nb":    16,              # Number of data bits
    "sdram_module_nb":  2,               # Number of byte groups
    "sdram_rank_nb":    1,               # Number of ranks
    "sdram_ratio":      8,
    #"sdram_rows":       32768,
    #"sdram_cols":       1024,

    #"refresh_zqcs_freq":    10.0,      # ZQCS command frequency [Hz]

    # DFI ----------------------------------------------------------------------
    # Override DFI address and bank widths
    #"dfi_nphases":      8,
    #"dfi_addressbits":  15,
    #"dfi_bankbits":     3,

    # Frequency ----------------------------------------------------------------
    "crg":              "XilinxK7CRG",
    "platform":         "Xilinx7SeriesPlatform",
    "input_clk_freq":   100e6,
    "sys_clk_freq":     75e6,  # System clock frequency
    "iodelay_clk_freq": 200e6,

    # Core ---------------------------------------------------------------------
    "cmd_buffer_depth": 16,    # Depth of the command buffer
}
