src/foo_function_wrapped.o src/foo_function_wrapped.d: \
 ../src/foo_function_wrapped.c ../src/foo_function_wrapped.h \
 ../src/FPGAserver.h ../../test_fpga_bsp/ps7_cortexa9_0/include/xfoo.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xil_types.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xil_assert.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xstatus.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xil_io.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xpseudo_asm.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xil_printf.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xparameters.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xparameters_ps.h \
 ../../test_fpga_bsp/ps7_cortexa9_0/include/xfoo_hw.h

../src/foo_function_wrapped.h:

../src/FPGAserver.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xfoo.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xil_types.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xil_assert.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xstatus.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xil_io.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xpseudo_asm.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xil_printf.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xparameters.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xparameters_ps.h:

../../test_fpga_bsp/ps7_cortexa9_0/include/xfoo_hw.h:
