/* This file is autogenerated, do not manually alter.    */
/* If you are in the v5 tree, you can refresh headers    */
/* with the genheader utility in .../v5/scripts          */
#ifndef	MCPUIND_PROGMODEL_DEFS_H
#define	MCPUIND_PROGMODEL_DEFS_H

/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SRIOV_CFG(8bit):
 * BIU SR_IOV config register
 */
#define	FMCR_CZ_SRIOV_CFG 0x01000000
/* sienaa0=mcpuind_map */

#define	FMCRF_CZ_CPL_EP_DIS_LBN 31
#define	FMCRF_CZ_CPL_EP_DIS_WIDTH 1
#define	FMCRF_CZ_CPL_CHK_DIS_LBN 30
#define	FMCRF_CZ_CPL_CHK_DIS_WIDTH 1
#define	FMCRF_CZ_TRGT_BSIZE_MSK_LBN 24
#define	FMCRF_CZ_TRGT_BSIZE_MSK_WIDTH 2
#define	FMCRF_CZ_SRIOV_EN_LBN 7
#define	FMCRF_CZ_SRIOV_EN_WIDTH 1
#define	FMCRF_CZ_VI_SCALE_LBN 0
#define	FMCRF_CZ_VI_SCALE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PORT0_SR_IOV_FLR_REG(32bit):
 * BIU SR_IOV FLR registers [0-3]
 */
#define	FMCR_CZ_PORT0_SR_IOV_FLR_REG 0x01000040
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PORT0_SR_IOV_FLR_REG_STEP 8
#define	FMCR_CZ_PORT0_SR_IOV_FLR_REG_ROWS 4
/*
 * FMCR_CZ_PORT1_SR_IOV_FLR_REG(32bit):
 * BIU SR_IOV FLR registers [0-3]
 */
#define	FMCR_CZ_PORT1_SR_IOV_FLR_REG 0x01000060
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PORT1_SR_IOV_FLR_REG_STEP 8
#define	FMCR_CZ_PORT1_SR_IOV_FLR_REG_ROWS 4

#define	FMCRF_CZ_FLR_VF_ACTIVE_LBN 0
#define	FMCRF_CZ_FLR_VF_ACTIVE_WIDTH 32
#define	FMCRF_CZ_FLR_VF_DONE_LBN 0
#define	FMCRF_CZ_FLR_VF_DONE_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PORT0_VF2VI(16bit):
 * Target VF to VI Translation
 */
#define	FMCR_CZ_PORT0_VF2VI 0x01000100
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PORT0_VF2VI_STEP 1
#define	FMCR_CZ_PORT0_VF2VI_ROWS 128
/*
 * FMCR_CZ_PORT1_VF2VI(16bit):
 * Target VF to VI Translation
 */
#define	FMCR_CZ_PORT1_VF2VI 0x01000200
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PORT1_VF2VI_STEP 1
#define	FMCR_CZ_PORT1_VF2VI_ROWS 128

#define	FMCRF_CZ_VF_VALID_LBN 10
#define	FMCRF_CZ_VF_VALID_WIDTH 1
#define	FMCRF_CZ_VI_BASE_LBN 0
#define	FMCRF_CZ_VI_BASE_WIDTH 10


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PORT0_INT_VI2VF_TBL(9bit):
 * Interrupt Translation Table VI->VF
 */
#define	FMCR_CZ_PORT0_INT_VI2VF_TBL 0x01001400
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PORT0_INT_VI2VF_TBL_STEP 1
#define	FMCR_CZ_PORT0_INT_VI2VF_TBL_ROWS 1024
/*
 * FMCR_CZ_PORT1_INT_VI2VF_TBL(9bit):
 * Interrupt Translation Table VI->VF
 */
#define	FMCR_CZ_PORT1_INT_VI2VF_TBL 0x01001800
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PORT1_INT_VI2VF_TBL_STEP 1
#define	FMCR_CZ_PORT1_INT_VI2VF_TBL_ROWS 1024

#define	FMCRF_CZ_VF_INT_CLASS_LBN 8
#define	FMCRF_CZ_VF_INT_CLASS_WIDTH 1
#define	FMCRF_CZ_VF_NUM_LBN 0
#define	FMCRF_CZ_VF_NUM_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PORT0_INI_VI2VF_TBL(12bit):
 * Initiator Translation Table VI->VF
 */
#define	FMCR_CZ_PORT0_INI_VI2VF_TBL 0x01002000
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PORT0_INI_VI2VF_TBL_STEP 1
#define	FMCR_CZ_PORT0_INI_VI2VF_TBL_ROWS 1024
/*
 * FMCR_CZ_PORT1_INI_VI2VF_TBL(12bit):
 * Initiator Translation Table VI->VF
 */
#define	FMCR_CZ_PORT1_INI_VI2VF_TBL 0x01003000
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PORT1_INI_VI2VF_TBL_STEP 1
#define	FMCR_CZ_PORT1_INI_VI2VF_TBL_ROWS 1024

#define	FMCRF_CZ_VF_CLASS_LBN 8
#define	FMCRF_CZ_VF_CLASS_WIDTH 4
#define	FMCFE_CZ_VF_CLASS_EVENT 8
#define	FMCFE_CZ_VF_CLASS_DESC 4
#define	FMCFE_CZ_VF_CLASS_TXDMA 2
#define	FMCFE_CZ_VF_CLASS_RXDMA 1
/* defined as FMCRF_CZ_VF_NUM_LBN 0; access=WO reset=0x0 */
/* defined as FMCRF_CZ_VF_NUM_WIDTH 8 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXPKTS_LO_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXPKTS_LO_REG 0x02000200
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXPKTS_31TO0_LBN 0
#define	FMCRF_CZ_XGTXPKTS_31TO0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXPKTS_HI_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXPKTS_HI_REG 0x02000204
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXPKTS_47TO32_LBN 0
#define	FMCRF_CZ_XGTXPKTS_47TO32_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXOCTETS_LO_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXOCTETS_LO_REG 0x02000208
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXOCTETS_31TO0_LBN 0
#define	FMCRF_CZ_XGTXOCTETS_31TO0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXOCTETS_HI_REG(48bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXOCTETS_HI_REG 0x0200020c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXOCTETS_47TO32_LBN 0
#define	FMCRF_CZ_XGTXOCTETS_47TO32_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXMULTICASTPKTS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXMULTICASTPKTS_REG 0x02000210
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXMULTICASTPKTS_LBN 0
#define	FMCRF_CZ_XGTXMULTICASTPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXBROADCASTPKTS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXBROADCASTPKTS_REG 0x02000218
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXBROADCASTPKTS_LBN 0
#define	FMCRF_CZ_XGTXBROADCASTPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXUNICASTPKTS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXUNICASTPKTS_REG 0x02000220
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXUNICASTPKTS_LBN 0
#define	FMCRF_CZ_XGTXUNICASTPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXCONTROLPKTS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXCONTROLPKTS_REG 0x02000228
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXCONTROLPKTS_LBN 0
#define	FMCRF_CZ_XGTXCONTROLPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXPAUSEPKTS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXPAUSEPKTS_REG 0x02000230
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXPAUSEPKTS_LBN 0
#define	FMCRF_CZ_XGTXPAUSEPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXPKTS64OCTETS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXPKTS64OCTETS_REG 0x02000238
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXPKTS64OCTETS_LBN 0
#define	FMCRF_CZ_XGTXPKTS64OCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXPKTS65TO127OCTETS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXPKTS65TO127OCTETS_REG 0x02000240
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXPKTS65TO127OCTETS_LBN 0
#define	FMCRF_CZ_XGTXPKTS65TO127OCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXPKTS128TO255OCTETS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXPKTS128TO255OCTETS_REG 0x02000248
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXPKTS128TO255OCTETS_LBN 0
#define	FMCRF_CZ_XGTXPKTS128TO255OCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXPKTS256TO511OCTETS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXPKTS256TO511OCTETS_REG 0x02000250
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXPKTS256TO511OCTETS_LBN 0
#define	FMCRF_CZ_XGTXPKTS256TO511OCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXPKTS512TO1023OCTETS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXPKTS512TO1023OCTETS_REG 0x02000258
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXPKTS512TO1023OCTETS_LBN 0
#define	FMCRF_CZ_XGTXPKTS512TO1023OCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXPKTS1024TO15XXOCTETS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXPKTS1024TO15XXOCTETS_REG 0x02000260
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXPKTS1024TO15XXOCTETS_LBN 0
#define	FMCRF_CZ_XGTXPKTS1024TO15XXOCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXPKTS1519TOMAXOCTETS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXPKTS1519TOMAXOCTETS_REG 0x02000268
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXPKTS1519TOMAXOCTETS_LBN 0
#define	FMCRF_CZ_XGTXPKTS1519TOMAXOCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXUNDERSIZEPKTS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXUNDERSIZEPKTS_REG 0x02000270
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXUNDERSIZEPKTS_LBN 0
#define	FMCRF_CZ_XGTXUNDERSIZEPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXOVERSIZEPKTS_REG(32bit):
 * 10G MAC TX RMON Counter
 */
#define	FMCR_CZ_XGTXOVERSIZEPKTS_REG 0x02000278
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXOVERSIZEPKTS_LBN 0
#define	FMCRF_CZ_XGTXOVERSIZEPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXNONTCPUDPPKT_REG(16bit):
 * 
 */
#define	FMCR_CZ_XGTXNONTCPUDPPKT_REG 0x02000280
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXNONTCPUDPPKT_LBN 0
#define	FMCRF_CZ_XGTXNONTCPUDPPKT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXMACSRCERRPKT_REG(16bit):
 * 
 */
#define	FMCR_CZ_XGTXMACSRCERRPKT_REG 0x02000288
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXMACSRCERRPKT_LBN 0
#define	FMCRF_CZ_XGTXMACSRCERRPKT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGTXIPSRCERRPKT_REG(16bit):
 * 
 */
#define	FMCR_CZ_XGTXIPSRCERRPKT_REG 0x02000290
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGTXIPSRCERRPKT_LBN 0
#define	FMCRF_CZ_XGTXIPSRCERRPKT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRMONCTRL_REG(7bit):
 * XG_RMON_CTRL_REG
 */
#define	FMCR_CZ_XGRMONCTRL_REG 0x020002c0
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRMONCTRL_LBN 0
#define	FMCRF_CZ_XGRMONCTRL_WIDTH 7


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXOCTETS_LO_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXOCTETS_LO_REG 0x02000300
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXOCTETS_31TO0_LBN 0
#define	FMCRF_CZ_XGRXOCTETS_31TO0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXOCTETS_HO_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXOCTETS_HO_REG 0x02000304
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXOCTETS_47TO32_LBN 0
#define	FMCRF_CZ_XGRXOCTETS_47TO32_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXOCTETSOK_LO_REG(48bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXOCTETSOK_LO_REG 0x02000308
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXOCTETSOK_31TO0_LBN 0
#define	FMCRF_CZ_XGRXOCTETSOK_31TO0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXOCTETSOK_HI_REG(48bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXOCTETSOK_HI_REG 0x0200030c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXOCTETSOK_47TO32_LBN 0
#define	FMCRF_CZ_XGRXOCTETSOK_47TO32_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXPKTS_REG 0x02000310
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXPKTS_LBN 0
#define	FMCRF_CZ_XGRXPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXPKTSOK_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXPKTSOK_REG 0x02000318
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXPKTSOK_LBN 0
#define	FMCRF_CZ_XGRXPKTSOK_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXBROADCASTPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXBROADCASTPKTS_REG 0x02000320
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXBROADCASTPKTS_LBN 0
#define	FMCRF_CZ_XGRXBROADCASTPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXMULTICASTPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXMULTICASTPKTS_REG 0x02000328
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXMULTICASTPKTS_LBN 0
#define	FMCRF_CZ_XGRXMULTICASTPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXUNICASTPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXUNICASTPKTS_REG 0x02000330
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXUNICASTPKTS_LBN 0
#define	FMCRF_CZ_XGRXUNICASTPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXUNDERSIZEPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXUNDERSIZEPKTS_REG 0x02000338
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXUNDERSIZEPKTS_LBN 0
#define	FMCRF_CZ_XGRXUNDERSIZEPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXOVERSIZEPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXOVERSIZEPKTS_REG 0x02000340
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXOVERSIZEPKTS_LBN 0
#define	FMCRF_CZ_XGRXOVERSIZEPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXJABBERPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXJABBERPKTS_REG 0x02000348
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXJABBERPKTS_LBN 0
#define	FMCRF_CZ_XGRXJABBERPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXUNDERSIZEFCSERRORPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXUNDERSIZEFCSERRORPKTS_REG 0x02000350
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXUNDERSIZEFCSERRORPKTS_LBN 0
#define	FMCRF_CZ_XGRXUNDERSIZEFCSERRORPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXDROPEVENTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXDROPEVENTS_REG 0x02000358
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXDROPEVENTS_LBN 0
#define	FMCRF_CZ_XGRXDROPEVENTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXFCSERRORPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXFCSERRORPKTS_REG 0x02000360
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXFCSERRORPKTS_LBN 0
#define	FMCRF_CZ_XGRXFCSERRORPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXALIGNERROR_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXALIGNERROR_REG 0x02000368
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXALIGNERROR_LBN 0
#define	FMCRF_CZ_XGRXALIGNERROR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXSYMBOLERROR_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXSYMBOLERROR_REG 0x02000370
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXSYMBOLERROR_LBN 0
#define	FMCRF_CZ_XGRXSYMBOLERROR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXINTERNALMACERROR_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXINTERNALMACERROR_REG 0x02000378
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXINTERNALMACERROR_LBN 0
#define	FMCRF_CZ_XGRXINTERNALMACERROR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXCONTROLPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXCONTROLPKTS_REG 0x02000380
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXCONTROLPKTS_LBN 0
#define	FMCRF_CZ_XGRXCONTROLPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXPAUSEPKTS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXPAUSEPKTS_REG 0x02000388
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXPAUSEPKTS_LBN 0
#define	FMCRF_CZ_XGRXPAUSEPKTS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXPKTS64OCTETS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXPKTS64OCTETS_REG 0x02000390
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXPKTS64OCTETS_LBN 0
#define	FMCRF_CZ_XGRXPKTS64OCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXPKTS65TO127OCTETS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXPKTS65TO127OCTETS_REG 0x02000398
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXPKTS65TO127OCTETS_LBN 0
#define	FMCRF_CZ_XGRXPKTS65TO127OCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXPKTS128TO255OCTETS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXPKTS128TO255OCTETS_REG 0x020003a0
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXPKTS128TO255OCTETS_LBN 0
#define	FMCRF_CZ_XGRXPKTS128TO255OCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXPKTS256TO511OCTETS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXPKTS256TO511OCTETS_REG 0x020003a8
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXPKTS256TO511OCTETS_LBN 0
#define	FMCRF_CZ_XGRXPKTS256TO511OCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXPKTS512TO1023OCTETS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXPKTS512TO1023OCTETS_REG 0x020003b0
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXPKTS512TO1023OCTETS_LBN 0
#define	FMCRF_CZ_XGRXPKTS512TO1023OCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXPKTS1024TO15XXOCTETS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXPKTS1024TO15XXOCTETS_REG 0x020003b8
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXPKTS1024TO15XXOCTETS_LBN 0
#define	FMCRF_CZ_XGRXPKTS1024TO15XXOCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXPKTS15XXTOMAXOCTETS_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXPKTS15XXTOMAXOCTETS_REG 0x020003c0
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXPKTS15XXTOMAXOCTETS_LBN 0
#define	FMCRF_CZ_XGRXPKTS15XXTOMAXOCTETS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGRXLENGTHERROR_REG(32bit):
 * 10G MAC RX RMON Counter
 */
#define	FMCR_CZ_XGRXLENGTHERROR_REG 0x020003c8
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGRXLENGTHERROR_LBN 0
#define	FMCRF_CZ_XGRXLENGTHERROR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_ADR_LO_REG(32bit):
 * XGMAC address register low
 */
#define	FMCR_CZ_XM_ADR_LO_REG 0x02001200
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XM_ADR_LO_LBN 0
#define	FMCRF_CZ_XM_ADR_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_ADR_HI_REG(32bit):
 * XGMAC address register high
 */
#define	FMCR_CZ_XM_ADR_HI_REG 0x02001210
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XM_ADR_HI_LBN 0
#define	FMCRF_CZ_XM_ADR_HI_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_GLB_CFG_REG(32bit):
 * XGMAC global configuration
 */
#define	FMCR_CZ_XM_GLB_CFG_REG 0x02001220
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XM_RMTFLT_GEN_LBN 17
#define	FMCRF_CZ_XM_RMTFLT_GEN_WIDTH 1
#define	FMCRF_CZ_XM_DEBUG_MODE_LBN 16
#define	FMCRF_CZ_XM_DEBUG_MODE_WIDTH 1
#define	FMCRF_CZ_XM_RX_STAT_EN_LBN 11
#define	FMCRF_CZ_XM_RX_STAT_EN_WIDTH 1
#define	FMCRF_CZ_XM_TX_STAT_EN_LBN 10
#define	FMCRF_CZ_XM_TX_STAT_EN_WIDTH 1
#define	FMCRF_CZ_XM_RX_JUMBO_MODE_LBN 6
#define	FMCRF_CZ_XM_RX_JUMBO_MODE_WIDTH 1
#define	FMCRF_CZ_XM_WAN_MODE_LBN 5
#define	FMCRF_CZ_XM_WAN_MODE_WIDTH 1
#define	FMCRF_CZ_XM_INTCLR_MODE_LBN 3
#define	FMCRF_CZ_XM_INTCLR_MODE_WIDTH 1
#define	FMCRF_CZ_XM_CORE_RST_LBN 0
#define	FMCRF_CZ_XM_CORE_RST_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_TX_CFG_REG(32bit):
 * XGMAC transmit configuration
 */
#define	FMCR_CZ_XM_TX_CFG_REG 0x02001230
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XM_TX_CFG_REG_RESET 0x30124


#define	FMCRF_CZ_XM_TX_PROG_LBN 24
#define	FMCRF_CZ_XM_TX_PROG_WIDTH 1
#define	FMCRF_CZ_XM_IPG_LBN 16
#define	FMCRF_CZ_XM_IPG_WIDTH 4
#define	FMCRF_CZ_XM_FCNTL_LBN 10
#define	FMCRF_CZ_XM_FCNTL_WIDTH 1
#define	FMCRF_CZ_XM_TXCRC_LBN 8
#define	FMCRF_CZ_XM_TXCRC_WIDTH 1
#define	FMCRF_CZ_XM_EDRC_LBN 6
#define	FMCRF_CZ_XM_EDRC_WIDTH 1
#define	FMCRF_CZ_XM_AUTO_PAD_LBN 5
#define	FMCRF_CZ_XM_AUTO_PAD_WIDTH 1
#define	FMCRF_CZ_XM_TX_PRMBL_LBN 2
#define	FMCRF_CZ_XM_TX_PRMBL_WIDTH 1
#define	FMCRF_CZ_XM_TXEN_LBN 1
#define	FMCRF_CZ_XM_TXEN_WIDTH 1
#define	FMCRF_CZ_XM_TX_RST_LBN 0
#define	FMCRF_CZ_XM_TX_RST_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_RX_CFG_REG(32bit):
 * XGMAC receive configuration
 */
#define	FMCR_CZ_XM_RX_CFG_REG 0x02001240
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XM_RX_CFG_REG_RESET 0x900


#define	FMCRF_CZ_XM_PASS_LENERR_LBN 26
#define	FMCRF_CZ_XM_PASS_LENERR_WIDTH 1
#define	FMCRF_CZ_XM_PASS_CRC_ERR_LBN 25
#define	FMCRF_CZ_XM_PASS_CRC_ERR_WIDTH 1
#define	FMCRF_CZ_XM_PASS_PRMBLE_ERR_LBN 24
#define	FMCRF_CZ_XM_PASS_PRMBLE_ERR_WIDTH 1
#define	FMCRF_CZ_XM_REJ_BCAST_LBN 20
#define	FMCRF_CZ_XM_REJ_BCAST_WIDTH 1
#define	FMCRF_CZ_XM_ACPT_ALL_MCAST_LBN 11
#define	FMCRF_CZ_XM_ACPT_ALL_MCAST_WIDTH 1
#define	FMCRF_CZ_XM_ACPT_ALL_UCAST_LBN 9
#define	FMCRF_CZ_XM_ACPT_ALL_UCAST_WIDTH 1
#define	FMCRF_CZ_XM_AUTO_DEPAD_LBN 8
#define	FMCRF_CZ_XM_AUTO_DEPAD_WIDTH 1
#define	FMCRF_CZ_XM_RXCRC_LBN 3
#define	FMCRF_CZ_XM_RXCRC_WIDTH 1
#define	FMCRF_CZ_XM_RX_PRMBL_LBN 2
#define	FMCRF_CZ_XM_RX_PRMBL_WIDTH 1
#define	FMCRF_CZ_XM_RXEN_LBN 1
#define	FMCRF_CZ_XM_RXEN_WIDTH 1
#define	FMCRF_CZ_XM_RX_RST_LBN 0
#define	FMCRF_CZ_XM_RX_RST_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_MGT_INT_MASK(32bit):
 * documentation to be written for sum_XM_MGT_INT_MASK
 */
#define	FMCR_CZ_XM_MGT_INT_MASK 0x02001250
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XM_MSK_STA_INTR_LBN 16
#define	FMCRF_CZ_XM_MSK_STA_INTR_WIDTH 1
#define	FMCRF_CZ_XM_MSK_STAT_CNTR_HF_LBN 9
#define	FMCRF_CZ_XM_MSK_STAT_CNTR_HF_WIDTH 1
#define	FMCRF_CZ_XM_MSK_STAT_CNTR_OF_LBN 8
#define	FMCRF_CZ_XM_MSK_STAT_CNTR_OF_WIDTH 1
#define	FMCRF_CZ_XM_MSK_PRMBLE_ERR_LBN 2
#define	FMCRF_CZ_XM_MSK_PRMBLE_ERR_WIDTH 1
#define	FMCRF_CZ_XM_MSK_RMTFLT_LBN 1
#define	FMCRF_CZ_XM_MSK_RMTFLT_WIDTH 1
#define	FMCRF_CZ_XM_MSK_LCLFLT_LBN 0
#define	FMCRF_CZ_XM_MSK_LCLFLT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_FC_REG(32bit):
 * XGMAC flow control register
 */
#define	FMCR_CZ_XM_FC_REG 0x02001270
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XM_FC_REG_RESET 0xffff0000


#define	FMCRF_CZ_XM_PAUSE_TIME_LBN 16
#define	FMCRF_CZ_XM_PAUSE_TIME_WIDTH 16
#define	FMCRF_CZ_XM_RX_MAC_STAT_LBN 11
#define	FMCRF_CZ_XM_RX_MAC_STAT_WIDTH 1
#define	FMCRF_CZ_XM_TX_MAC_STAT_LBN 10
#define	FMCRF_CZ_XM_TX_MAC_STAT_WIDTH 1
#define	FMCRF_CZ_XM_MCNTL_PASS_LBN 8
#define	FMCRF_CZ_XM_MCNTL_PASS_WIDTH 2
#define	FMCRF_CZ_XM_REJ_CNTL_UCAST_LBN 6
#define	FMCRF_CZ_XM_REJ_CNTL_UCAST_WIDTH 1
#define	FMCRF_CZ_XM_REJ_CNTL_MCAST_LBN 5
#define	FMCRF_CZ_XM_REJ_CNTL_MCAST_WIDTH 1
#define	FMCRF_CZ_XM_ZPAUSE_LBN 2
#define	FMCRF_CZ_XM_ZPAUSE_WIDTH 1
#define	FMCRF_CZ_XM_XMIT_PAUSE_LBN 1
#define	FMCRF_CZ_XM_XMIT_PAUSE_WIDTH 1
#define	FMCRF_CZ_XM_DIS_FCNTL_LBN 0
#define	FMCRF_CZ_XM_DIS_FCNTL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_PAUSE_TIME_REG(32bit):
 * XGMAC pause time register
 */
#define	FMCR_CZ_XM_PAUSE_TIME_REG 0x02001290
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XM_TX_PAUSE_CNT_LBN 16
#define	FMCRF_CZ_XM_TX_PAUSE_CNT_WIDTH 16
#define	FMCRF_CZ_XM_RX_PAUSE_CNT_LBN 0
#define	FMCRF_CZ_XM_RX_PAUSE_CNT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_TX_PARAM_REG(32bit):
 * XGMAC transmit parameter register
 */
#define	FMCR_CZ_XM_TX_PARAM_REG 0x020012d0
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XM_TX_PARAM_REG_RESET 0x25800000


#define	FMCRF_CZ_XM_TX_JUMBO_MODE_LBN 31
#define	FMCRF_CZ_XM_TX_JUMBO_MODE_WIDTH 1
#define	FMCRF_CZ_XM_MAX_TX_FRM_SIZE_HI_LBN 19
#define	FMCRF_CZ_XM_MAX_TX_FRM_SIZE_HI_WIDTH 11
#define	FMCRF_CZ_XM_MAX_TX_FRM_SIZE_LO_LBN 16
#define	FMCRF_CZ_XM_MAX_TX_FRM_SIZE_LO_WIDTH 3
#define	FMCRF_CZ_XM_PAD_CHAR_LBN 0
#define	FMCRF_CZ_XM_PAD_CHAR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_RX_PARAM_REG(32bit):
 * XGMAC receive parameter register
 */
#define	FMCR_CZ_XM_RX_PARAM_REG 0x020012e0
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XM_RX_PARAM_REG_RESET 0x2580


#define	FMCRF_CZ_XM_MAX_RX_FRM_SIZE_HI_LBN 3
#define	FMCRF_CZ_XM_MAX_RX_FRM_SIZE_HI_WIDTH 11
#define	FMCRF_CZ_XM_MAX_RX_FRM_SIZE_LO_LBN 0
#define	FMCRF_CZ_XM_MAX_RX_FRM_SIZE_LO_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XM_MGT_INT_MSK_REG(32bit):
 * XGMAC management interrupt mask register
 */
#define	FMCR_CZ_XM_MGT_INT_MSK_REG 0x020012f0
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XM_STAT_CNTR_OF_LBN 9
#define	FMCRF_CZ_XM_STAT_CNTR_OF_WIDTH 1
#define	FMCRF_CZ_XM_STAT_CNTR_HF_LBN 8
#define	FMCRF_CZ_XM_STAT_CNTR_HF_WIDTH 1
#define	FMCRF_CZ_XM_PRMBLE_ERR_LBN 2
#define	FMCRF_CZ_XM_PRMBLE_ERR_WIDTH 1
#define	FMCRF_CZ_XM_RMTFLT_LBN 1
#define	FMCRF_CZ_XM_RMTFLT_WIDTH 1
#define	FMCRF_CZ_XM_LCLFLT_LBN 0
#define	FMCRF_CZ_XM_LCLFLT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXGOODBADOCT_LO_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXGOODBADOCT_LO_REG 0x02400200
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXGOODOCT_31TO0_LBN 0
#define	FMCRF_CZ_GTXGOODOCT_31TO0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXGOODBADOCT_HI_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXGOODBADOCT_HI_REG 0x02400201
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXGOODOCT_47TO32_LBN 0
#define	FMCRF_CZ_GTXGOODOCT_47TO32_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXGOODOCT_LO_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXGOODOCT_LO_REG 0x02400202
/* sienaa0=mcpuind_map+port0/1 offset */

/* defined as FMCRF_CZ_GTXGOODOCT_31TO0_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_CZ_GTXGOODOCT_31TO0_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXGOODOCT_HI_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXGOODOCT_HI_REG 0x02400203
/* sienaa0=mcpuind_map+port0/1 offset */

/* defined as FMCRF_CZ_GTXGOODOCT_47TO32_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_CZ_GTXGOODOCT_47TO32_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXSGLCOLPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXSGLCOLPKT_REG 0x02400204
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXSGLCOLPKT_LBN 0
#define	FMCRF_CZ_GTXSGLCOLPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXMULTCOLPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXMULTCOLPKT_REG 0x02400206
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXMULTCOLPKT_LBN 0
#define	FMCRF_CZ_GTXMULTCOLPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXEXCOLPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXEXCOLPKT_REG 0x02400208
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXEXCOLPKT_LBN 0
#define	FMCRF_CZ_GTXEXCOLPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXDEFPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXDEFPKT_REG 0x0240020a
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXDEFPKT_LBN 0
#define	FMCRF_CZ_GTXDEFPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXLATECOL_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXLATECOL_REG 0x0240020c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXLATECOL_LBN 0
#define	FMCRF_CZ_GTXLATECOL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXEXDEFPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXEXDEFPKT_REG 0x0240020e
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXEXDEFPKT_LBN 0
#define	FMCRF_CZ_GTXEXDEFPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXPAUSEPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXPAUSEPKT_REG 0x02400210
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXPAUSEPKT_LBN 0
#define	FMCRF_CZ_GTXPAUSEPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXBADPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXBADPKT_REG 0x02400212
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXBADPKT_LBN 0
#define	FMCRF_CZ_GTXBADPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXUCASTPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXUCASTPKT_REG 0x02400214
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXUCASTPKT_LBN 0
#define	FMCRF_CZ_GTXUCASTPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXMCASTPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXMCASTPKT_REG 0x02400216
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXMCASTPKT_LBN 0
#define	FMCRF_CZ_GTXMCASTPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXBCASTPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXBCASTPKT_REG 0x02400218
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXBCASTPKT_LBN 0
#define	FMCRF_CZ_GTXBCASTPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXLT64PKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXLT64PKT_REG 0x0240021a
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXLT64PKT_LBN 0
#define	FMCRF_CZ_GTXLT64PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTX64PKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTX64PKT_REG 0x0240021c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTX64PKT_LBN 0
#define	FMCRF_CZ_GTX64PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTX65TO127PKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTX65TO127PKT_REG 0x0240021e
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTX65TO127PKT_LBN 0
#define	FMCRF_CZ_GTX65TO127PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTX128TO255PKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTX128TO255PKT_REG 0x02400220
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTX128TO255PKT_LBN 0
#define	FMCRF_CZ_GTX128TO255PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTX256TO511PKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTX256TO511PKT_REG 0x02400222
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTX256TO511PKT_LBN 0
#define	FMCRF_CZ_GTX256TO511PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTX512TO1023PKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTX512TO1023PKT_REG 0x02400224
/* sienaa0=mcpuind_map+port0/1 offset */

/* defined as FMCRF_CZ_GTX256TO511PKT_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_CZ_GTX256TO511PKT_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTX1024TO15XXPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTX1024TO15XXPKT_REG 0x02400226
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTX1024TO15XXPKT_LBN 0
#define	FMCRF_CZ_GTX1024TO15XXPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTX15XXTOJUMBOPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTX15XXTOJUMBOPKT_REG 0x02400228
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTX15XXTOJUMBOPKT_LBN 0
#define	FMCRF_CZ_GTX15XXTOJUMBOPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXGTJUMBOPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXGTJUMBOPKT_REG 0x0240022a
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXGTJUMBOPKT_LBN 0
#define	FMCRF_CZ_GTXGTJUMBOPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXNONTCPUDPPKT_REG(32bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXNONTCPUDPPKT_REG 0x0240022c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXNONTCPUDPPKT_LBN 0
#define	FMCRF_CZ_GTXNONTCPUDPPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXMACSRCERRPKT_REG(16bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXMACSRCERRPKT_REG 0x0240022e
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXMACSRCERRPKT_LBN 0
#define	FMCRF_CZ_GTXMACSRCERRPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GTXIPSRCERRPKT_REG(16bit):
 * 1G MAC TX RMON Counter
 */
#define	FMCR_CZ_GTXIPSRCERRPKT_REG 0x02400230
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GTXIPSRCERRPKT_LBN 0
#define	FMCRF_CZ_GTXIPSRCERRPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXGOODOCT_LO_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXGOODOCT_LO_REG 0x02400280
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXGOODOCT_31TO0_LBN 0
#define	FMCRF_CZ_GRXGOODOCT_31TO0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXGOODOCT_HI_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXGOODOCT_HI_REG 0x02400281
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXGOODOCT_47TO32_LBN 0
#define	FMCRF_CZ_GRXGOODOCT_47TO32_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXBADOCT_LO_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXBADOCT_LO_REG 0x02400282
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXBADOCT_31TO0_LBN 0
#define	FMCRF_CZ_GRXBADOCT_31TO0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXBADOCT_HI_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXBADOCT_HI_REG 0x02400283
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXBADOCT_47TO32_LBN 0
#define	FMCRF_CZ_GRXBADOCT_47TO32_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXMISSPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXMISSPKT_REG 0x02400284
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXMISSPKT_LBN 0
#define	FMCRF_CZ_GRXMISSPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXFALSECRS_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXFALSECRS_REG 0x02400286
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXFALSECRS_LBN 0
#define	FMCRF_CZ_GRXFALSECRS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXPAUSEPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXPAUSEPKT_REG 0x02400288
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXBADPKT_LBN 0
#define	FMCRF_CZ_GRXBADPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXBADPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXBADPKT_REG 0x0240028a
/* sienaa0=mcpuind_map+port0/1 offset */

/* defined as FMCRF_CZ_GRXBADPKT_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_CZ_GRXBADPKT_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXUCASTPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXUCASTPKT_REG 0x0240028c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXUCASTPKT_LBN 0
#define	FMCRF_CZ_GRXUCASTPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXMCASTPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXMCASTPKT_REG 0x0240028e
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXMCASTPKT_LBN 0
#define	FMCRF_CZ_GRXMCASTPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXBCASTPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXBCASTPKT_REG 0x02400290
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXBCASTPKT_LBN 0
#define	FMCRF_CZ_GRXBCASTPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXGOODLT64PKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXGOODLT64PKT_REG 0x02400292
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXGOODLT64PKT_LBN 0
#define	FMCRF_CZ_GRXGOODLT64PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXBADLT64PKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXBADLT64PKT_REG 0x02400294
/* sienaa0=mcpuind_map+port0/1 offset */

/* defined as FMCRF_CZ_GRXGOODLT64PKT_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_CZ_GRXGOODLT64PKT_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRX64PKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRX64PKT_REG 0x02400296
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRX64PKT_LBN 0
#define	FMCRF_CZ_GRX64PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRX65TO127PKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRX65TO127PKT_REG 0x02400298
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRX65TO127PKT_LBN 0
#define	FMCRF_CZ_GRX65TO127PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRX128TO255PKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRX128TO255PKT_REG 0x0240029a
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRX128TO255PKT_LBN 0
#define	FMCRF_CZ_GRX128TO255PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRX256TO511PKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRX256TO511PKT_REG 0x0240029c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRX256TO511PKT_LBN 0
#define	FMCRF_CZ_GRX256TO511PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRX512TO1023PKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRX512TO1023PKT_REG 0x0240029e
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRX512TO1023PKT_LBN 0
#define	FMCRF_CZ_GRX512TO1023PKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRX1024TO15XXPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRX1024TO15XXPKT_REG 0x024002a0
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRX1024TO15XXPKT_LBN 0
#define	FMCRF_CZ_GRX1024TO15XXPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRX15XXTOJUMBOPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRX15XXTOJUMBOPKT_REG 0x024002a2
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRX15XXTOJUMBOPKT_LBN 0
#define	FMCRF_CZ_GRX15XXTOJUMBOPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXGTJUMBOPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXGTJUMBOPKT_REG 0x024002a4
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXGTJUMBOPKT_LBN 0
#define	FMCRF_CZ_GRXGTJUMBOPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXFCSERR64TO15XXPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXFCSERR64TO15XXPKT_REG 0x024002a6
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXFCSERR64TO15XXPKT_LBN 0
#define	FMCRF_CZ_GRXFCSERR64TO15XXPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXFCSERR15XXTOJUMBOPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXFCSERR15XXTOJUMBOPKT_REG 0x024002a8
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXFCSERR15XXTOJUMBOPKT_LBN 0
#define	FMCRF_CZ_GRXFCSERR15XXTOJUMBOPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GRXFCSERRGTJUMBOPKT_REG(32bit):
 * 1G MAC RX RMON Counter
 */
#define	FMCR_CZ_GRXFCSERRGTJUMBOPKT_REG 0x024002aa
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GRXFCSERRGTJUMBOPKT_LBN 0
#define	FMCRF_CZ_GRXFCSERRGTJUMBOPKT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_MAC_STAT_DMA_LO_REG(32bit):
 * Port MAC statistical counter DMA register 0
 */
#define	FMCR_CZ_MAC_STAT_DMA_LO_REG 0x02400c60
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_MAC_STAT_DMA_ADR_31_0_LBN 0
#define	FMCRF_CZ_MAC_STAT_DMA_ADR_31_0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_MAC_STAT_DMA_HI_REG(32bit):
 * Port MAC statistical counter DMA register 1
 */
#define	FMCR_CZ_MAC_STAT_DMA_HI_REG 0x02400c64
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_MAC_STAT_DMA_CMD_LBN 16
#define	FMCRF_CZ_MAC_STAT_DMA_CMD_WIDTH 1
#define	FMCRF_CZ_MAC_STAT_DMA_ADR_47_32_LBN 0
#define	FMCRF_CZ_MAC_STAT_DMA_ADR_47_32_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_MAC_CTRL_REG(32bit):
 * Port MAC control register
 */
#define	FMCR_CZ_MAC_CTRL_REG 0x02400c80
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_MAC_CTRL_REG_RESET 0xffff009b


#define	FMCRF_CZ_MAC_XOFF_VAL_LBN 16
#define	FMCRF_CZ_MAC_XOFF_VAL_WIDTH 16
#define	FMCRF_CZ_TXFIFO_DRAIN_EN_LBN 7
#define	FMCRF_CZ_TXFIFO_DRAIN_EN_WIDTH 1
#define	FMCRF_CZ_MAC_XG_DISTXCRC_LBN 5
#define	FMCRF_CZ_MAC_XG_DISTXCRC_WIDTH 1
#define	FMCRF_CZ_MAC_BCAD_ACPT_LBN 4
#define	FMCRF_CZ_MAC_BCAD_ACPT_WIDTH 1
#define	FMCRF_CZ_MAC_UC_PROM_LBN 3
#define	FMCRF_CZ_MAC_UC_PROM_WIDTH 1
#define	FMCRF_CZ_MAC_LINK_STATUS_LBN 2
#define	FMCRF_CZ_MAC_LINK_STATUS_WIDTH 1
#define	FMCRF_CZ_MAC_SPEED_LBN 0
#define	FMCRF_CZ_MAC_SPEED_WIDTH 2
#define	FMCFE_CZ_MAC_SPEED_10G 3
#define	FMCFE_CZ_MAC_SPEED_1G 2
#define	FMCFE_CZ_MAC_SPEED_100M 1
#define	FMCFE_CZ_MAC_SPEED_10M 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GE_MODE_REG(32bit):
 * General Purpose mode register (external interrupt mask)
 */
#define	FMCR_CZ_GE_MODE_REG 0x02400c90
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GE_MODE_REG_RESET 0x4


#define	FMCRF_CZ_DATAPATH_TX_DISABLE_LBN 5
#define	FMCRF_CZ_DATAPATH_TX_DISABLE_WIDTH 1
#define	FMCRF_CZ_DATAPATH_LOOPBACK_EN_LBN 4
#define	FMCRF_CZ_DATAPATH_LOOPBACK_EN_WIDTH 1
#define	FMCRF_CZ_XFP_PHY_INT_POL_SEL_LBN 3
#define	FMCRF_CZ_XFP_PHY_INT_POL_SEL_WIDTH 1
#define	FMCRF_CZ_XG_PHY_INT_POL_SEL_LBN 2
#define	FMCRF_CZ_XG_PHY_INT_POL_SEL_WIDTH 1
#define	FMCRF_CZ_XFP_PHY_INT_MASK_LBN 1
#define	FMCRF_CZ_XFP_PHY_INT_MASK_WIDTH 1
#define	FMCRF_CZ_XG_PHY_INT_MASK_LBN 0
#define	FMCRF_CZ_XG_PHY_INT_MASK_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_MAC_MC_HASH_REG0(32bit):
 * Multicast address hash table
 */
#define	FMCR_CZ_MAC_MC_HASH_REG0 0x02400ca0
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_MAC_MC_HASH_REG0_STEP 4
#define	FMCR_CZ_MAC_MC_HASH_REG0_ROWS 4

#define	FMCRF_CZ_MAC_MCAST_HASH0_LBN 0
#define	FMCRF_CZ_MAC_MCAST_HASH0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_MAC_MC_HASH_REG1(32bit):
 * Multicast address hash table
 */
#define	FMCR_CZ_MAC_MC_HASH_REG1 0x02400cb0
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_MAC_MC_HASH_REG1_STEP 4
#define	FMCR_CZ_MAC_MC_HASH_REG1_ROWS 4

#define	FMCRF_CZ_MAC_MCAST_HASH1_LBN 0
#define	FMCRF_CZ_MAC_MCAST_HASH1_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_MAC_TEST_REG0(32bit):
 * MAC Test Register
 */
#define	FMCR_CZ_MAC_TEST_REG0 0x02400cc0
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_PTLOOP_EN_LBN 0
#define	FMCRF_CZ_PTLOOP_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GM_CFG1_REG(32bit):
 * GMAC configuration register 1
 */
#define	FMCR_CZ_GM_CFG1_REG 0x02400e00
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GM_CFG1_REG_RESET 0x80000000


#define	FMCRF_CZ_GM_SW_RST_LBN 31
#define	FMCRF_CZ_GM_SW_RST_WIDTH 1
#define	FMCRF_CZ_GM_SIM_RST_LBN 30
#define	FMCRF_CZ_GM_SIM_RST_WIDTH 1
#define	FMCRF_CZ_GM_RST_RX_MAC_CTL_LBN 19
#define	FMCRF_CZ_GM_RST_RX_MAC_CTL_WIDTH 1
#define	FMCRF_CZ_GM_RST_TX_MAC_CTL_LBN 18
#define	FMCRF_CZ_GM_RST_TX_MAC_CTL_WIDTH 1
#define	FMCRF_CZ_GM_RST_RX_FUNC_LBN 17
#define	FMCRF_CZ_GM_RST_RX_FUNC_WIDTH 1
#define	FMCRF_CZ_GM_RST_TX_FUNC_LBN 16
#define	FMCRF_CZ_GM_RST_TX_FUNC_WIDTH 1
#define	FMCRF_CZ_GM_LOOP_LBN 8
#define	FMCRF_CZ_GM_LOOP_WIDTH 1
#define	FMCRF_CZ_GM_RX_FC_EN_LBN 5
#define	FMCRF_CZ_GM_RX_FC_EN_WIDTH 1
#define	FMCRF_CZ_GM_TX_FC_EN_LBN 4
#define	FMCRF_CZ_GM_TX_FC_EN_WIDTH 1
#define	FMCRF_CZ_GM_SYNC_RXEN_LBN 3
#define	FMCRF_CZ_GM_SYNC_RXEN_WIDTH 1
#define	FMCRF_CZ_GM_RX_EN_LBN 2
#define	FMCRF_CZ_GM_RX_EN_WIDTH 1
#define	FMCRF_CZ_GM_SYNC_TXEN_LBN 1
#define	FMCRF_CZ_GM_SYNC_TXEN_WIDTH 1
#define	FMCRF_CZ_GM_TX_EN_LBN 0
#define	FMCRF_CZ_GM_TX_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GM_CFG2_REG(32bit):
 * GMAC configuration register 2
 */
#define	FMCR_CZ_GM_CFG2_REG 0x02400e01
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GM_CFG2_REG_RESET 0x7000


#define	FMCRF_CZ_GM_PAMBL_LEN_LBN 12
#define	FMCRF_CZ_GM_PAMBL_LEN_WIDTH 4
#define	FMCRF_CZ_GM_IF_MODE_LBN 8
#define	FMCRF_CZ_GM_IF_MODE_WIDTH 2
#define	FMCFE_CZ_IF_MODE_BYTE_MODE 2
#define	FMCFE_CZ_IF_MODE_NIBBLE_MODE 1
#define	FMCRF_CZ_GM_HUGE_FRM_EN_LBN 5
#define	FMCRF_CZ_GM_HUGE_FRM_EN_WIDTH 1
#define	FMCRF_CZ_GM_LEN_CHK_LBN 4
#define	FMCRF_CZ_GM_LEN_CHK_WIDTH 1
#define	FMCRF_CZ_GM_PAD_CRC_EN_LBN 2
#define	FMCRF_CZ_GM_PAD_CRC_EN_WIDTH 1
#define	FMCRF_CZ_GM_CRC_EN_LBN 1
#define	FMCRF_CZ_GM_CRC_EN_WIDTH 1
#define	FMCRF_CZ_GM_FD_LBN 0
#define	FMCRF_CZ_GM_FD_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GM_IPG_REG(32bit):
 * GMAC IPG register
 */
#define	FMCR_CZ_GM_IPG_REG 0x02400e02
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GM_IPG_REG_RESET 0x40605060


#define	FMCRF_CZ_GM_NONB2B_IPG1_LBN 24
#define	FMCRF_CZ_GM_NONB2B_IPG1_WIDTH 7
#define	FMCRF_CZ_GM_NONB2B_IPG2_LBN 16
#define	FMCRF_CZ_GM_NONB2B_IPG2_WIDTH 7
#define	FMCRF_CZ_GM_MIN_IPG_ENF_LBN 8
#define	FMCRF_CZ_GM_MIN_IPG_ENF_WIDTH 8
#define	FMCRF_CZ_GM_B2B_IPG_LBN 0
#define	FMCRF_CZ_GM_B2B_IPG_WIDTH 7


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GM_HD_REG(32bit):
 * GMAC half duplex register
 */
#define	FMCR_CZ_GM_HD_REG 0x02400e03
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GM_HD_REG_RESET 0xa1f037


#define	FMCRF_CZ_GM_ALT_BOFF_VAL_LBN 20
#define	FMCRF_CZ_GM_ALT_BOFF_VAL_WIDTH 4
#define	FMCRF_CZ_GM_ALT_BOFF_EN_LBN 19
#define	FMCRF_CZ_GM_ALT_BOFF_EN_WIDTH 1
#define	FMCRF_CZ_GM_BP_NO_BOFF_LBN 18
#define	FMCRF_CZ_GM_BP_NO_BOFF_WIDTH 1
#define	FMCRF_CZ_GM_DIS_BOFF_LBN 17
#define	FMCRF_CZ_GM_DIS_BOFF_WIDTH 1
#define	FMCRF_CZ_GM_EXDEF_TX_EN_LBN 16
#define	FMCRF_CZ_GM_EXDEF_TX_EN_WIDTH 1
#define	FMCRF_CZ_GM_RTRY_LIMIT_LBN 12
#define	FMCRF_CZ_GM_RTRY_LIMIT_WIDTH 4
#define	FMCRF_CZ_GM_COL_WIN_LBN 0
#define	FMCRF_CZ_GM_COL_WIN_WIDTH 10


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GM_MAX_FLEN_REG(32bit):
 * GMAC maximum frame length register
 */
#define	FMCR_CZ_GM_MAX_FLEN_REG 0x02400e04
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GM_MAX_FLEN_REG_RESET 0x600


#define	FMCRF_CZ_GM_MAX_FLEN_LBN 0
#define	FMCRF_CZ_GM_MAX_FLEN_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GM_TEST_REG(32bit):
 * GMAC test register
 */
#define	FMCR_CZ_GM_TEST_REG 0x02400e07
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GM_MAX_BOFF_LBN 3
#define	FMCRF_CZ_GM_MAX_BOFF_WIDTH 1
#define	FMCRF_CZ_GM_REG_TX_FLOW_EN_LBN 2
#define	FMCRF_CZ_GM_REG_TX_FLOW_EN_WIDTH 1
#define	FMCRF_CZ_GM_TEST_PAUSE_LBN 1
#define	FMCRF_CZ_GM_TEST_PAUSE_WIDTH 1
#define	FMCRF_CZ_GM_SHORT_SLOT_LBN 0
#define	FMCRF_CZ_GM_SHORT_SLOT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GM_ADR1_REG(32bit):
 * GMAC station address register 1
 */
#define	FMCR_CZ_GM_ADR1_REG 0x02400e10
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GM_ADR_B0_LBN 24
#define	FMCRF_CZ_GM_ADR_B0_WIDTH 8
#define	FMCRF_CZ_GM_ADR_B1_LBN 16
#define	FMCRF_CZ_GM_ADR_B1_WIDTH 8
#define	FMCRF_CZ_GM_ADR_B2_LBN 8
#define	FMCRF_CZ_GM_ADR_B2_WIDTH 8
#define	FMCRF_CZ_GM_ADR_B3_LBN 0
#define	FMCRF_CZ_GM_ADR_B3_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GM_ADR2_REG(32bit):
 * GMAC station address register 2
 */
#define	FMCR_CZ_GM_ADR2_REG 0x02400e11
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GM_ADR_B4_LBN 24
#define	FMCRF_CZ_GM_ADR_B4_WIDTH 8
#define	FMCRF_CZ_GM_ADR_B5_LBN 16
#define	FMCRF_CZ_GM_ADR_B5_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GMF_CFG0_REG(32bit):
 * GMAC FIFO configuration register 0
 */
#define	FMCR_CZ_GMF_CFG0_REG 0x02400e12
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GMF_CFG0_REG_RESET 0x1f


#define	FMCRF_CZ_GMF_FTFENRPLY_LBN 20
#define	FMCRF_CZ_GMF_FTFENRPLY_WIDTH 1
#define	FMCRF_CZ_GMF_STFENRPLY_LBN 19
#define	FMCRF_CZ_GMF_STFENRPLY_WIDTH 1
#define	FMCRF_CZ_GMF_FRFENRPLY_LBN 18
#define	FMCRF_CZ_GMF_FRFENRPLY_WIDTH 1
#define	FMCRF_CZ_GMF_SRFENRPLY_LBN 17
#define	FMCRF_CZ_GMF_SRFENRPLY_WIDTH 1
#define	FMCRF_CZ_GMF_WTMENRPLY_LBN 16
#define	FMCRF_CZ_GMF_WTMENRPLY_WIDTH 1
#define	FMCRF_CZ_GMF_FTFENREQ_LBN 12
#define	FMCRF_CZ_GMF_FTFENREQ_WIDTH 1
#define	FMCRF_CZ_GMF_STFENREQ_LBN 11
#define	FMCRF_CZ_GMF_STFENREQ_WIDTH 1
#define	FMCRF_CZ_GMF_FRFENREQ_LBN 10
#define	FMCRF_CZ_GMF_FRFENREQ_WIDTH 1
#define	FMCRF_CZ_GMF_SRFENREQ_LBN 9
#define	FMCRF_CZ_GMF_SRFENREQ_WIDTH 1
#define	FMCRF_CZ_GMF_WTMENREQ_LBN 8
#define	FMCRF_CZ_GMF_WTMENREQ_WIDTH 1
#define	FMCRF_CZ_GMF_HSTRSTFT_LBN 4
#define	FMCRF_CZ_GMF_HSTRSTFT_WIDTH 1
#define	FMCRF_CZ_GMF_HSTRSTST_LBN 3
#define	FMCRF_CZ_GMF_HSTRSTST_WIDTH 1
#define	FMCRF_CZ_GMF_HSTRSTFR_LBN 2
#define	FMCRF_CZ_GMF_HSTRSTFR_WIDTH 1
#define	FMCRF_CZ_GMF_HSTRSTSR_LBN 1
#define	FMCRF_CZ_GMF_HSTRSTSR_WIDTH 1
#define	FMCRF_CZ_GMF_HSTRSTWT_LBN 0
#define	FMCRF_CZ_GMF_HSTRSTWT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GMF_CFG1_REG(32bit):
 * GMAC FIFO configuration register 1
 */
#define	FMCR_CZ_GMF_CFG1_REG 0x02400e13
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GMF_CFG1_REG_RESET 0x1fffff


#define	FMCRF_CZ_GMF_CFGFRTH_LBN 16
#define	FMCRF_CZ_GMF_CFGFRTH_WIDTH 5
#define	FMCRF_CZ_GMF_CFGXOFFRTX_LBN 0
#define	FMCRF_CZ_GMF_CFGXOFFRTX_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GMF_CFG2_REG(32bit):
 * GMAC FIFO configuration register 2
 */
#define	FMCR_CZ_GMF_CFG2_REG 0x02400e14
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GMF_CFG2_REG_RESET 0x15000a


#define	FMCRF_CZ_GMF_CFGHWM_LBN 16
#define	FMCRF_CZ_GMF_CFGHWM_WIDTH 6
#define	FMCRF_CZ_GMF_CFGLWM_LBN 0
#define	FMCRF_CZ_GMF_CFGLWM_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GMF_CFG3_REG(32bit):
 * GMAC FIFO configuration register 3
 */
#define	FMCR_CZ_GMF_CFG3_REG 0x02400e15
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GMF_CFG3_REG_RESET 0x15003f


#define	FMCRF_CZ_GMF_CFGHWMFT_LBN 16
#define	FMCRF_CZ_GMF_CFGHWMFT_WIDTH 6
#define	FMCRF_CZ_GMF_CFGFTTH_LBN 0
#define	FMCRF_CZ_GMF_CFGFTTH_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GMF_CFG4_REG(32bit):
 * GMAC FIFO configuration register 4
 */
#define	FMCR_CZ_GMF_CFG4_REG 0x02400e16
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_GMF_HSTFLTRFRM_LBN 0
#define	FMCRF_CZ_GMF_HSTFLTRFRM_WIDTH 18


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GMF_CFG5_REG(32bit):
 * GMAC FIFO configuration register 5
 */
#define	FMCR_CZ_GMF_CFG5_REG 0x02400e17
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_GMF_CFG5_REG_RESET 0xbffff


#define	FMCRF_CZ_GMF_CFGHDPLX_LBN 22
#define	FMCRF_CZ_GMF_CFGHDPLX_WIDTH 1
#define	FMCRF_CZ_GMF_SRFULL_LBN 21
#define	FMCRF_CZ_GMF_SRFULL_WIDTH 1
#define	FMCRF_CZ_GMF_HSTSRFULLCLR_LBN 20
#define	FMCRF_CZ_GMF_HSTSRFULLCLR_WIDTH 1
#define	FMCRF_CZ_GMF_CFGBYTMODE_LBN 19
#define	FMCRF_CZ_GMF_CFGBYTMODE_WIDTH 1
#define	FMCRF_CZ_GMF_HSTDRPLT64_LBN 18
#define	FMCRF_CZ_GMF_HSTDRPLT64_WIDTH 1
#define	FMCRF_CZ_GMF_HSTFLTRFRMDC_LBN 0
#define	FMCRF_CZ_GMF_HSTFLTRFRMDC_WIDTH 18


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_BPX_CONFIG_REG(10bit):
 * 10G PHY Configuration Register
 */
#define	FMCR_CZ_BPX_CONFIG_REG 0x04000000
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_BPX_CONFIG_REG_RESET 0x200


#define	FMCRF_CZ_BPX_SGMII_FIX_LBN 9
#define	FMCRF_CZ_BPX_SGMII_FIX_WIDTH 1
#define	FMCRF_CZ_BPX_XGXS_HOST_LB_LBN 8
#define	FMCRF_CZ_BPX_XGXS_HOST_LB_WIDTH 1
#define	FMCRF_CZ_BPX_SGMII_HOST_LB_LBN 7
#define	FMCRF_CZ_BPX_SGMII_HOST_LB_WIDTH 1
#define	FMCRF_CZ_BPX_GMII_WIRE_LB_LBN 6
#define	FMCRF_CZ_BPX_GMII_WIRE_LB_WIDTH 1
#define	FMCRF_CZ_BPX_XGMII_WIRE_LB_LBN 5
#define	FMCRF_CZ_BPX_XGMII_WIRE_LB_WIDTH 1
#define	FMCRF_CZ_BPX_GMII_HOST_LB_LBN 4
#define	FMCRF_CZ_BPX_GMII_HOST_LB_WIDTH 1
#define	FMCRF_CZ_BPX_XGMII_HOST_LB_LBN 3
#define	FMCRF_CZ_BPX_XGMII_HOST_LB_WIDTH 1
#define	FMCRF_CZ_BPX_XAUI_HOST_LB_LBN 2
#define	FMCRF_CZ_BPX_XAUI_HOST_LB_WIDTH 1
#define	FMCRF_CZ_PHY_SEL_LBN 0
#define	FMCRF_CZ_PHY_SEL_WIDTH 2
#define	FMCFE_CZ_XAUI_SD_MODE 2
#define	FMCFE_CZ_XFI_SD_MODE 1
#define	FMCFE_CZ_CALLISTO_MODE 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_BPX_MC_ALERT_MASK_REG(22bit):
 * MC Alert Mask Register to disable certain error status from BPX
 */
#define	FMCR_CZ_BPX_MC_ALERT_MASK_REG 0x04000004
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFI_SD_CMU_LOL_ALERT_EN_LBN 21
#define	FMCRF_CZ_XFI_SD_CMU_LOL_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XFI_SD_LOS_ALERT_EN_LBN 20
#define	FMCRF_CZ_XFI_SD_LOS_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGBR_SYNC_LOST_ALERT_EN_LBN 19
#define	FMCRF_CZ_XGBR_SYNC_LOST_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGBR_HI_BER_ALERT_EN_LBN 18
#define	FMCRF_CZ_XGBR_HI_BER_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XAUI_SD_RX_SIGDET_ALERT_EN_LBN 17
#define	FMCRF_CZ_XAUI_SD_RX_SIGDET_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGXS_ALIGN_DONE_ALERT_EN_LBN 16
#define	FMCRF_CZ_XGXS_ALIGN_DONE_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_SGMII_LED_LINK_ALERT_EN_LBN 15
#define	FMCRF_CZ_SGMII_LED_LINK_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_KXAN_PARDET_FAULT_ALERT_EN_LBN 14
#define	FMCRF_CZ_KXAN_PARDET_FAULT_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGBR_RX_FAULT_ALERT_EN_LBN 13
#define	FMCRF_CZ_XGBR_RX_FAULT_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGBR_TX_FAULT_ALERT_EN_LBN 12
#define	FMCRF_CZ_XGBR_TX_FAULT_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGBR_BLOCK_LOCK_ALERT_EN_LBN 11
#define	FMCRF_CZ_XGBR_BLOCK_LOCK_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGXS_COMMA_DET_ALERT_EN_LBN 10
#define	FMCRF_CZ_XGXS_COMMA_DET_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGXS_MATCH_FAULT_ALERT_EN_LBN 9
#define	FMCRF_CZ_XGXS_MATCH_FAULT_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGXS_SYNC_ALERT_EN_LBN 8
#define	FMCRF_CZ_XGXS_SYNC_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGXS_DISP_ERR_ALERT_EN_LBN 7
#define	FMCRF_CZ_XGXS_DISP_ERR_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_XGXS_CHAR_ERR_ALERT_EN_LBN 6
#define	FMCRF_CZ_XGXS_CHAR_ERR_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_SGMII_LED_DISP_ERR_ALERT_EN_LBN 5
#define	FMCRF_CZ_SGMII_LED_DISP_ERR_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_SGMII_LED_CHAR_ERR_ALERT_EN_LBN 4
#define	FMCRF_CZ_SGMII_LED_CHAR_ERR_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_SGMII_LED_COL_ALERT_EN_LBN 3
#define	FMCRF_CZ_SGMII_LED_COL_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_SGMII_LED_CRS_ALERT_EN_LBN 2
#define	FMCRF_CZ_SGMII_LED_CRS_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_SGMII_LED_AN_ALERT_EN_LBN 1
#define	FMCRF_CZ_SGMII_LED_AN_ALERT_EN_WIDTH 1
#define	FMCRF_CZ_KXAN_COMPLETE_ALERT_EN_LBN 0
#define	FMCRF_CZ_KXAN_COMPLETE_ALERT_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGXS_CTRL_STAT_REG(27bit):
 * XGXS Control and Status Register
 */
#define	FMCR_CZ_XGXS_CTRL_STAT_REG 0x04000008
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGXS_JUMBO_EN_LBN 26
#define	FMCRF_CZ_XGXS_JUMBO_EN_WIDTH 1
#define	FMCRF_CZ_XGXS_ALIGN_DONE_LBN 25
#define	FMCRF_CZ_XGXS_ALIGN_DONE_WIDTH 1
#define	FMCRF_CZ_XGXS_MATCH_FAULT_LBN 24
#define	FMCRF_CZ_XGXS_MATCH_FAULT_WIDTH 1
#define	FMCRF_CZ_XGXS_DISP_ERR_LBN 20
#define	FMCRF_CZ_XGXS_DISP_ERR_WIDTH 4
#define	FMCRF_CZ_XGXS_CHAR_ERR_LBN 16
#define	FMCRF_CZ_XGXS_CHAR_ERR_WIDTH 4
#define	FMCRF_CZ_XGXS_PAT_LBN 12
#define	FMCRF_CZ_XGXS_PAT_WIDTH 4
#define	FMCRF_CZ_XGXS_CG_ALIGN_LBN 8
#define	FMCRF_CZ_XGXS_CG_ALIGN_WIDTH 4
#define	FMCRF_CZ_XGXS_SYNC_LBN 4
#define	FMCRF_CZ_XGXS_SYNC_WIDTH 4
#define	FMCRF_CZ_XAUI_SD_RX_SIGDET_LBN 0
#define	FMCRF_CZ_XAUI_SD_RX_SIGDET_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGBR_CTRL_STAT_REG(7bit):
 * 10G Base-R PCS Control and Status Register
 */
#define	FMCR_CZ_XGBR_CTRL_STAT_REG 0x04000010
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGBR_FIFO_LB_LBN 6
#define	FMCRF_CZ_XGBR_FIFO_LB_WIDTH 1
#define	FMCRF_CZ_XGBR_TX_FAULT_LBN 5
#define	FMCRF_CZ_XGBR_TX_FAULT_WIDTH 1
#define	FMCRF_CZ_XGBR_RX_FAULT_LBN 4
#define	FMCRF_CZ_XGBR_RX_FAULT_WIDTH 1
#define	FMCRF_CZ_XGBR_BLOCK_LOCK_LBN 3
#define	FMCRF_CZ_XGBR_BLOCK_LOCK_WIDTH 1
#define	FMCRF_CZ_XGBR_SYNC_LOST_LBN 2
#define	FMCRF_CZ_XGBR_SYNC_LOST_WIDTH 1
#define	FMCRF_CZ_XGBR_HI_BER_LBN 1
#define	FMCRF_CZ_XGBR_HI_BER_WIDTH 1
#define	FMCRF_CZ_XGBR_PATCHK_ERR_LBN 0
#define	FMCRF_CZ_XGBR_PATCHK_ERR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGBR_BER_CNT_REG(6bit):
 * 10G Base-R PCS Synchronization BER Counter
 */
#define	FMCR_CZ_XGBR_BER_CNT_REG 0x04000014
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGBR_BER_CNT_LBN 0
#define	FMCRF_CZ_XGBR_BER_CNT_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGBR_ERRBLK_CNT_REG(8bit):
 * 10G Base-R PCS Error Block Counter
 */
#define	FMCR_CZ_XGBR_ERRBLK_CNT_REG 0x04000018
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGBR_ERRBLK_CNT_LBN 0
#define	FMCRF_CZ_XGBR_ERRBLK_CNT_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGBR_PATERR_CNT_REG(16bit):
 * 10G Base-R PCS Pattern Error Counter
 */
#define	FMCR_CZ_XGBR_PATERR_CNT_REG 0x0400001c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGBR_PATERR_CNT_LBN 0
#define	FMCRF_CZ_XGBR_PATERR_CNT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGBR_TEST_PAT_CTL_REG(8bit):
 * 10G Base-R PCS Test Patter Control Register
 */
#define	FMCR_CZ_XGBR_TEST_PAT_CTL_REG 0x04000020
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XGBR_TEST_PAT_CTL_REG_RESET 0x8


#define	FMCRF_CZ_XGBR_SQWAV_PER_LBN 5
#define	FMCRF_CZ_XGBR_SQWAV_PER_WIDTH 3
#define	FMCRF_CZ_XGBR_SQWAV_EN_LBN 4
#define	FMCRF_CZ_XGBR_SQWAV_EN_WIDTH 1
#define	FMCRF_CZ_XGBR_TXPAT_SEL_LBN 3
#define	FMCRF_CZ_XGBR_TXPAT_SEL_WIDTH 1
#define	FMCFE_CZ_XGBR_PATGEN_ALL_ZERO 1
#define	FMCFE_CZ_XGBR_PATGEN_2X_LCL_FLT 0
#define	FMCRF_CZ_XGBR_TXPAT_EN_LBN 2
#define	FMCRF_CZ_XGBR_TXPAT_EN_WIDTH 1
#define	FMCRF_CZ_XGBR_RXPAT_SEL_LBN 1
#define	FMCRF_CZ_XGBR_RXPAT_SEL_WIDTH 1
#define	FMCFE_CZ_XGBR_PATCHK_ALL_ZERO 1
#define	FMCFE_CZ_XGBR_PATCHK_2X_LCL_FLT 0
#define	FMCRF_CZ_XGBR_RXPAT_EN_LBN 0
#define	FMCRF_CZ_XGBR_RXPAT_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGBR_SEED_1_LO_REG(32bit):
 * Lower 32 bits of 58-bit Scrambler Seed Value A
 */
#define	FMCR_CZ_XGBR_SEED_1_LO_REG 0x04000024
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGBR_SEED_1_LO_LBN 0
#define	FMCRF_CZ_XGBR_SEED_1_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGBR_SEED_1_HI_REG(26bit):
 * Upper 26 bits of 58-bit Scrambler Seed Value A
 */
#define	FMCR_CZ_XGBR_SEED_1_HI_REG 0x04000028
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGBR_SEED_1_HI_LBN 0
#define	FMCRF_CZ_XGBR_SEED_1_HI_WIDTH 26


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGBR_SEED_2_LO_REG(32bit):
 * Lower 32 bits of 58-bit Scrambler Seed Value B
 */
#define	FMCR_CZ_XGBR_SEED_2_LO_REG 0x0400002c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGBR_SEED_2_LO_LBN 0
#define	FMCRF_CZ_XGBR_SEED_2_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XGBR_SEED_2_HI_REG(26bit):
 * Upper 26 bits of 58-bit Scrambler Seed Value B
 */
#define	FMCR_CZ_XGBR_SEED_2_HI_REG 0x04000030
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XGBR_SEED_2_HI_LBN 0
#define	FMCRF_CZ_XGBR_SEED_2_HI_WIDTH 26


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SGMII_CTRL_REG(16bit):
 * SGMII Control Register
 */
#define	FMCR_CZ_SGMII_CTRL_REG 0x04000040
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_SGMII_CTRL_REG_RESET 0x1140


#define	FMCRF_CZ_SGMII_RESET_LBN 15
#define	FMCRF_CZ_SGMII_RESET_WIDTH 1
#define	FMCRF_CZ_SGMII_PHY_LOOPBACK_LBN 14
#define	FMCRF_CZ_SGMII_PHY_LOOPBACK_WIDTH 1
#define	FMCRF_CZ_SGMII_SPEED_0_LBN 13
#define	FMCRF_CZ_SGMII_SPEED_0_WIDTH 1
#define	FMCRF_CZ_SGMII_AN_EN_LBN 12
#define	FMCRF_CZ_SGMII_AN_EN_WIDTH 1
#define	FMCRF_CZ_SGMII_PWRDN_LBN 11
#define	FMCRF_CZ_SGMII_PWRDN_WIDTH 1
#define	FMCRF_CZ_SGMII_ISOLATE_LBN 10
#define	FMCRF_CZ_SGMII_ISOLATE_WIDTH 1
#define	FMCRF_CZ_SGMII_AN_RESTART_LBN 9
#define	FMCRF_CZ_SGMII_AN_RESTART_WIDTH 1
#define	FMCRF_CZ_SGMII_FULL_DUPLEX_LBN 8
#define	FMCRF_CZ_SGMII_FULL_DUPLEX_WIDTH 1
#define	FMCRF_CZ_SGMII_HALF_DUPLEX_LBN 7
#define	FMCRF_CZ_SGMII_HALF_DUPLEX_WIDTH 1
#define	FMCRF_CZ_SGMII_SPEED_1_LBN 6
#define	FMCRF_CZ_SGMII_SPEED_1_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SGMII_STAT_REG(16bit):
 * SGMII Status Register
 */
#define	FMCR_CZ_SGMII_STAT_REG 0x04000042
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_SGMII_STAT_REG_RESET 0x9


#define	FMCRF_CZ_SGMII_100BT4_LBN 15
#define	FMCRF_CZ_SGMII_100BT4_WIDTH 1
#define	FMCRF_CZ_SGMII_100BTX_FD_LBN 14
#define	FMCRF_CZ_SGMII_100BTX_FD_WIDTH 1
#define	FMCRF_CZ_SGMII_100BTX_HD_LBN 13
#define	FMCRF_CZ_SGMII_100BTX_HD_WIDTH 1
#define	FMCRF_CZ_SGMII_10M_FD_LBN 12
#define	FMCRF_CZ_SGMII_10M_FD_WIDTH 1
#define	FMCRF_CZ_SGMII_10M_HD_LBN 11
#define	FMCRF_CZ_SGMII_10M_HD_WIDTH 1
#define	FMCRF_CZ_SGMII_100BT2_FD_LBN 10
#define	FMCRF_CZ_SGMII_100BT2_FD_WIDTH 1
#define	FMCRF_CZ_SGMII_100BT2_HD_LBN 9
#define	FMCRF_CZ_SGMII_100BT2_HD_WIDTH 1
#define	FMCRF_CZ_SGMII_EXT_STAT_LBN 8
#define	FMCRF_CZ_SGMII_EXT_STAT_WIDTH 1
#define	FMCRF_CZ_SGMII_AN_DONE_LBN 5
#define	FMCRF_CZ_SGMII_AN_DONE_WIDTH 1
#define	FMCRF_CZ_SGMII_REMOTE_FAULT_LBN 4
#define	FMCRF_CZ_SGMII_REMOTE_FAULT_WIDTH 1
#define	FMCRF_CZ_SGMII_AN_ABILITY_LBN 3
#define	FMCRF_CZ_SGMII_AN_ABILITY_WIDTH 1
#define	FMCRF_CZ_SGMII_LINK_STAT_LBN 2
#define	FMCRF_CZ_SGMII_LINK_STAT_WIDTH 1
#define	FMCRF_CZ_SGMII_JABBER_DET_LBN 1
#define	FMCRF_CZ_SGMII_JABBER_DET_WIDTH 1
#define	FMCRF_CZ_SGMII_EXT_REGISTER_LBN 0
#define	FMCRF_CZ_SGMII_EXT_REGISTER_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SGMII_PHY_ID_LO_REG(16bit):
 * PHY Identification low register
 */
#define	FMCR_CZ_SGMII_PHY_ID_LO_REG 0x04000044
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_SGMII_PHY_ID_LO_LBN 0
#define	FMCRF_CZ_SGMII_PHY_ID_LO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SGMII_PHY_ID_HI_REG(16bit):
 * PHY Identification high register
 */
#define	FMCR_CZ_SGMII_PHY_ID_HI_REG 0x04000046
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_SGMII_PHY_ID_HI_LBN 0
#define	FMCRF_CZ_SGMII_PHY_ID_HI_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SGMII_DEV_ABILITY_REG(16bit):
 * Device Ability Register
 */
#define	FMCR_CZ_SGMII_DEV_ABILITY_REG 0x04000048
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_SGMII_DEV_STAT_LBN 15
#define	FMCRF_CZ_SGMII_DEV_STAT_WIDTH 1
#define	FMCRF_CZ_SGMII_ACK_RCVD_LBN 14
#define	FMCRF_CZ_SGMII_ACK_RCVD_WIDTH 1
#define	FMCRF_CZ_SGMII_DEV_DUPLEX_LBN 12
#define	FMCRF_CZ_SGMII_DEV_DUPLEX_WIDTH 1
#define	FMCFE_CZ_SGMII_DEV_DPLX_FULL 1
#define	FMCFE_CZ_SGMII_DEV_DPLX_HALF 0
#define	FMCRF_CZ_SGMII_DEV_SPEED_LBN 10
#define	FMCRF_CZ_SGMII_DEV_SPEED_WIDTH 2
#define	FMCFE_CZ_SGMII_DEV_SPEED_1GBS 2
#define	FMCFE_CZ_SGMII_DEV_SPEED_100MBS 1
#define	FMCFE_CZ_SGMII_DEV_SPEED_10MBS 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SGMII_PARTNER_ABILITY_REG(16bit):
 * Device Partner Ability register
 */
#define	FMCR_CZ_SGMII_PARTNER_ABILITY_REG 0x0400004a
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_SGMII_LP_AB_CPR_LINK_STATE_LBN 15
#define	FMCRF_CZ_SGMII_LP_AB_CPR_LINK_STATE_WIDTH 1
#define	FMCRF_CZ_SGMII_LP_AB_ACK_LBN 14
#define	FMCRF_CZ_SGMII_LP_AB_ACK_WIDTH 1
#define	FMCRF_CZ_SGMII_LP_AB_RMT_FAULT_ADV_LBN 12
#define	FMCRF_CZ_SGMII_LP_AB_RMT_FAULT_ADV_WIDTH 2
#define	FMCFE_CZ_SGMII_LP_AB_RMT_AUTONEG_ERR 3
#define	FMCFE_CZ_SGMII_LP_AB_RMT_OFFLINE 2
#define	FMCFE_CZ_SGMII_LP_AB_RMT_FAILED 1
#define	FMCFE_CZ_SGMII_LP_AB_CPR_DPLX_FULL 1
#define	FMCFE_CZ_SGMII_LP_AB_RMT_OK 0
#define	FMCFE_CZ_SGMII_LP_AB_CPR_DPLX_HALF 0
#define	FMCRF_CZ_SGMII_LP_AB_CPR_SPEED_LBN 10
#define	FMCRF_CZ_SGMII_LP_AB_CPR_SPEED_WIDTH 2
#define	FMCFE_CZ_SGMII_LP_AB_CPR_1GBS 2
#define	FMCFE_CZ_SGMII_LP_AB_CPR_100MBS 1
#define	FMCFE_CZ_SGMII_LP_AB_CPR_10MBS 0
#define	FMCRF_CZ_SGMII_LP_AB_RMT_FC_CAP_LBN 7
#define	FMCRF_CZ_SGMII_LP_AB_RMT_FC_CAP_WIDTH 2
#define	FMCRF_CZ_SGMII_LP_AB_RMT_HALFDPLX_CAP_LBN 6
#define	FMCRF_CZ_SGMII_LP_AB_RMT_HALFDPLX_CAP_WIDTH 1
#define	FMCRF_CZ_SGMII_LP_AB_RMT_FULLDPLX_CAP_LBN 5
#define	FMCRF_CZ_SGMII_LP_AB_RMT_FULLDPLX_CAP_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SGMII_AN_EXP_REG(3bit):
 * Auto-negotiation Expansion Register
 */
#define	FMCR_CZ_SGMII_AN_EXP_REG 0x0400004c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_NXT_PAGE_ABLE_LBN 2
#define	FMCRF_CZ_NXT_PAGE_ABLE_WIDTH 1
#define	FMCRF_CZ_PAGE_RCV_LBN 1
#define	FMCRF_CZ_PAGE_RCV_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SGMII_AN_LINK_TIMER_LO_REG(16bit):
 * Auto-negotiation Link Timer low register
 */
#define	FMCR_CZ_SGMII_AN_LINK_TIMER_LO_REG 0x04000064
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_SGMII_AN_LINK_TIMER_LO_REG_RESET 0x12d0


#define	FMCRF_CZ_LINK_TIMER_LO_LBN 0
#define	FMCRF_CZ_LINK_TIMER_LO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SGMII_AN_LINK_TIMER_HI_REG(5bit):
 * Auto-negotiation Link Timer high register
 */
#define	FMCR_CZ_SGMII_AN_LINK_TIMER_HI_REG 0x04000066
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_SGMII_AN_LINK_TIMER_HI_REG_RESET 0x13


#define	FMCRF_CZ_LINK_TIMER_HI_LBN 0
#define	FMCRF_CZ_LINK_TIMER_HI_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SGMII_IF_CONFIG_REG(5bit):
 * Interface Mode Register
 */
#define	FMCR_CZ_SGMII_IF_CONFIG_REG 0x04000068
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_SGMII_DUPLEX_LBN 4
#define	FMCRF_CZ_SGMII_DUPLEX_WIDTH 1
#define	FMCFE_CZ_SGMII_HALF_DUPLEX 1
#define	FMCFE_CZ_SGMII_FULL_DUPLEX 0
#define	FMCRF_CZ_SGMII_SPEED_LBN 2
#define	FMCRF_CZ_SGMII_SPEED_WIDTH 2
#define	FMCFE_CZ_SGMII_SPEED_1G 2
#define	FMCFE_CZ_SGMII_SPEED_100M 1
#define	FMCFE_CZ_SGMII_SPEED_10M 0
#define	FMCRF_CZ_USE_SGMII_AN_LBN 1
#define	FMCRF_CZ_USE_SGMII_AN_WIDTH 1
#define	FMCRF_CZ_SGMII_ENA_LBN 0
#define	FMCRF_CZ_SGMII_ENA_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_KXAN_CTRL_REG(16bit):
 * KX/KX4 Auto-Negotiation Control Register
 */
#define	FMCR_CZ_KXAN_CTRL_REG 0x04000100
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_KXAN_CTRL_REG_RESET 0x3e


#define	FMCRF_CZ_KXAN_NONCE_SEED_LBN 1
#define	FMCRF_CZ_KXAN_NONCE_SEED_WIDTH 5
#define	FMCRF_CZ_KXAN_ENABLE_LBN 0
#define	FMCRF_CZ_KXAN_ENABLE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_KXAN_STATUS_REG(16bit):
 * KX/KX4 Auto-Negotiation Status Register
 */
#define	FMCR_CZ_KXAN_STATUS_REG 0x04000102
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_LINK_CONTROL_KR_LBN 6
#define	FMCRF_CZ_LINK_CONTROL_KR_WIDTH 1
#define	FMCRF_CZ_LINK_CONTROL_KX4_LBN 5
#define	FMCRF_CZ_LINK_CONTROL_KX4_WIDTH 1
#define	FMCRF_CZ_LINK_CONTROL_KX_LBN 4
#define	FMCRF_CZ_LINK_CONTROL_KX_WIDTH 1
#define	FMCRF_CZ_KXAN_LP_AUTONEG_ABLE_LBN 3
#define	FMCRF_CZ_KXAN_LP_AUTONEG_ABLE_WIDTH 1
#define	FMCRF_CZ_KXAN_PARDET_FAULT_LBN 2
#define	FMCRF_CZ_KXAN_PARDET_FAULT_WIDTH 1
#define	FMCRF_CZ_KXAN_PAGE_RECEIVED_LBN 1
#define	FMCRF_CZ_KXAN_PAGE_RECEIVED_WIDTH 1
#define	FMCRF_CZ_KXAN_DONE_LBN 0
#define	FMCRF_CZ_KXAN_DONE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_KXAN_ABILITY_0_REG(16bit):
 * Advertised Ability Word 0
 */
#define	FMCR_CZ_KXAN_ABILITY_0_REG 0x04000104
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_KXAN_ABILITY_0_REG_RESET 0x1


#define	FMCRF_CZ_KXAN_AB_NXT_PG_LBN 15
#define	FMCRF_CZ_KXAN_AB_NXT_PG_WIDTH 1
#define	FMCRF_CZ_KXAN_AB_ACK_LBN 14
#define	FMCRF_CZ_KXAN_AB_ACK_WIDTH 1
#define	FMCRF_CZ_KXAN_AB_REMOTE_FLT_LBN 13
#define	FMCRF_CZ_KXAN_AB_REMOTE_FLT_WIDTH 1
#define	FMCRF_CZ_KXAN_AB_PAUSE_LBN 10
#define	FMCRF_CZ_KXAN_AB_PAUSE_WIDTH 3
#define	FMCFE_CZ_KXAN_AB_PAUSE_RX 3
#define	FMCFE_CZ_KXAN_AB_PAUSE_TX 2
#define	FMCFE_CZ_KXAN_AB_PAUSE_TXRX 1
#define	FMCRF_CZ_KXAN_AB_ENONCE_LBN 5
#define	FMCRF_CZ_KXAN_AB_ENONCE_WIDTH 5
#define	FMCRF_CZ_KXAN_AB_SELECTOR_LBN 0
#define	FMCRF_CZ_KXAN_AB_SELECTOR_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_KXAN_ABILITY_1_REG(16bit):
 * Advertised Ability Word 1
 */
#define	FMCR_CZ_KXAN_ABILITY_1_REG 0x04000106
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_KXAN_AB_TECH_ABILITY_LBN 5
#define	FMCRF_CZ_KXAN_AB_TECH_ABILITY_WIDTH 11
#define	FMCFE_CZ_KXAN_AB_TECHAB_10GBASE_KR 4
#define	FMCFE_CZ_KXAN_AB_TECHAB_10GBASE_KX4 2
#define	FMCFE_CZ_KXAN_AB_TECHAB_1GBASE_KX 1
#define	FMCRF_CZ_KXAN_AB_TX_NONCE_LBN 0
#define	FMCRF_CZ_KXAN_AB_TX_NONCE_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_KXAN_ABILITY_2_REG(16bit):
 * Advertised Ability Word 2
 */
#define	FMCR_CZ_KXAN_ABILITY_2_REG 0x04000108
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_KXAN_AB_FEC_LBN 14
#define	FMCRF_CZ_KXAN_AB_FEC_WIDTH 2
#define	FMCFE_CZ_KXAN_AB_FEC_REQUEST 2
#define	FMCFE_CZ_KXAN_AB_FEC_ABILITY 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_KXAN_REM_ABILITY_0_REG(16bit):
 * Advertised Ability Word 0 from remote side
 */
#define	FMCR_CZ_KXAN_REM_ABILITY_0_REG 0x0400010a
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_KXAN_REM_ABILITY_0_REG_RESET 0x1


/* defined as FMCRF_CZ_KXAN_AB_NXT_PG_LBN 15; access=RW reset=0 */
/* defined as FMCRF_CZ_KXAN_AB_NXT_PG_WIDTH 1 */
/* defined as FMCRF_CZ_KXAN_AB_ACK_LBN 14; access=RW reset=0 */
/* defined as FMCRF_CZ_KXAN_AB_ACK_WIDTH 1 */
/* defined as FMCRF_CZ_KXAN_AB_REMOTE_FLT_LBN 13; access=RW reset=0 */
/* defined as FMCRF_CZ_KXAN_AB_REMOTE_FLT_WIDTH 1 */
/* defined as FMCRF_CZ_KXAN_AB_PAUSE_LBN 10; access=RW reset=0x0 */
/* defined as FMCRF_CZ_KXAN_AB_PAUSE_WIDTH 3 */
/* defined as FMCRF_CZ_KXAN_AB_ENONCE_LBN 5; access=RW reset=0x0 */
/* defined as FMCRF_CZ_KXAN_AB_ENONCE_WIDTH 5 */
/* defined as FMCRF_CZ_KXAN_AB_SELECTOR_LBN 0; access=RW reset=0x1 */
/* defined as FMCRF_CZ_KXAN_AB_SELECTOR_WIDTH 5 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_KXAN_REM_ABILITY_1_REG(16bit):
 * Advertised Ability Word 1 from remote side
 */
#define	FMCR_CZ_KXAN_REM_ABILITY_1_REG 0x0400010c
/* sienaa0=mcpuind_map+port0/1 offset */

/* defined as FMCRF_CZ_KXAN_AB_TECH_ABILITY_LBN 5; access=RW reset=0x0 */
/* defined as FMCRF_CZ_KXAN_AB_TECH_ABILITY_WIDTH 11 */
/* defined as FMCRF_CZ_KXAN_AB_TX_NONCE_LBN 0; access=RW reset=0x0 */
/* defined as FMCRF_CZ_KXAN_AB_TX_NONCE_WIDTH 5 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_KXAN_REM_ABILITY_2_REG(16bit):
 * Advertised Ability Word 2 from remote side
 */
#define	FMCR_CZ_KXAN_REM_ABILITY_2_REG 0x0400010e
/* sienaa0=mcpuind_map+port0/1 offset */

/* defined as FMCRF_CZ_KXAN_AB_FEC_LBN 14; access=RW reset=0x0 */
/* defined as FMCRF_CZ_KXAN_AB_FEC_WIDTH 2 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_KXAN_MS_COUNT_REG(16bit):
 * Milli-second counter register
 */
#define	FMCR_CZ_KXAN_MS_COUNT_REG 0x04000110
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_KXAN_MS_COUNT_REG_RESET 0x9896


#define	FMCRF_CZ_KXAU_MS_COUNT_LBN 0
#define	FMCRF_CZ_KXAU_MS_COUNT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_CLK_CTRL_REG(20bit):
 * Xaui SerDes Clock Control Register
 */
#define	FMCR_CZ_XAUI_SD_CLK_CTRL_REG 0x04000180
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XAUI_SD_CLK_CTRL_REG_RESET 0x9fd60


#define	FMCRF_CZ_XAUISD_L_PAR_RATE_LBN 19
#define	FMCRF_CZ_XAUISD_L_PAR_RATE_WIDTH 1
#define	FMCFE_CZ_XAUISD_PARRATE_20BIT 1
#define	FMCFE_CZ_XAUISD_PARRATE_10BIT 0
#define	FMCRF_CZ_XAUISD_L_TX_BAND_LBN 18
#define	FMCRF_CZ_XAUISD_L_TX_BAND_WIDTH 1
#define	FMCFE_CZ_XAUISD_TXBAND_HALF 1
#define	FMCFE_CZ_XAUISD_TXBAND_FULL 0
#define	FMCRF_CZ_XAUISD_L_RX_BAND_LBN 17
#define	FMCRF_CZ_XAUISD_L_RX_BAND_WIDTH 1
#define	FMCFE_CZ_XAUISD_RXBAND_HALF 1
#define	FMCFE_CZ_XAUISD_RXBAND_FULL 0
#define	FMCRF_CZ_XAUISD_C_CLKBUF_L_EN_LBN 16
#define	FMCRF_CZ_XAUISD_C_CLKBUF_L_EN_WIDTH 1
#define	FMCRF_CZ_XAUISD_C_CLKBUF_R_EN_LBN 15
#define	FMCRF_CZ_XAUISD_C_CLKBUF_R_EN_WIDTH 1
#define	FMCRF_CZ_XAUISD_L_CLKBUF_EN_LBN 11
#define	FMCRF_CZ_XAUISD_L_CLKBUF_EN_WIDTH 4
#define	FMCRF_CZ_XAUISD_C_SYSCLK_RATE_LBN 8
#define	FMCRF_CZ_XAUISD_C_SYSCLK_RATE_WIDTH 3
#define	FMCFE_CZ_XAUISD_SYSCLK_RATE_F30X_H15X 7
#define	FMCFE_CZ_XAUISD_SYSCLK_RATE_F25X_H12P5X 6
#define	FMCFE_CZ_XAUISD_SYSCLK_RATE_F20X_H10X 5
#define	FMCFE_CZ_XAUISD_SYSCLK_RATE_F16X_H8X 4
#define	FMCFE_CZ_XAUISD_SYSCLK_RATE_F15X_H7P5X 3
#define	FMCFE_CZ_XAUISD_SYSCLK_RATE_F12P5X_H6P25X 2
#define	FMCFE_CZ_XAUISD_SYSCLK_RATE_F10X_H5X 1
#define	FMCFE_CZ_XAUISD_SYSCLK_RATE_F8X_H4X 0
#define	FMCRF_CZ_XAUISD_C_SYSCLK_DIV2_SEL_LBN 7
#define	FMCRF_CZ_XAUISD_C_SYSCLK_DIV2_SEL_WIDTH 1
#define	FMCRF_CZ_XAUISD_C_SYSCLK_SEL_LBN 6
#define	FMCRF_CZ_XAUISD_C_SYSCLK_SEL_WIDTH 1
#define	FMCRF_CZ_XAUISD_C_SYSCLK_TERM_SEL_LBN 5
#define	FMCRF_CZ_XAUISD_C_SYSCLK_TERM_SEL_WIDTH 1
#define	FMCRF_CZ_XAUISD_C_SYSCLK_OUT_CML_EN_LBN 4
#define	FMCRF_CZ_XAUISD_C_SYSCLK_OUT_CML_EN_WIDTH 1
#define	FMCRF_CZ_XAUISD_L_SCAN_ASYNCRST_CTRL_LBN 0
#define	FMCRF_CZ_XAUISD_L_SCAN_ASYNCRST_CTRL_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_ENABLE_REG(11bit):
 * Xaui SerDes Setup Register
 */
#define	FMCR_CZ_XAUI_SD_ENABLE_REG 0x04000184
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XAUI_SD_ENABLE_REG_RESET 0x19f


#define	FMCRF_CZ_XAUISD_C_CMU_EN_LBN 9
#define	FMCRF_CZ_XAUISD_C_CMU_EN_WIDTH 1
#define	FMCRF_CZ_XAUISD_C_BIAS_EN_LBN 8
#define	FMCRF_CZ_XAUISD_C_BIAS_EN_WIDTH 1
#define	FMCRF_CZ_XAUISD_C_SYSCLK_EN_LBN 7
#define	FMCRF_CZ_XAUISD_C_SYSCLK_EN_WIDTH 1
#define	FMCRF_CZ_XAUISD_C_TSYNC_CLK_MODE_LBN 4
#define	FMCRF_CZ_XAUISD_C_TSYNC_CLK_MODE_WIDTH 1
#define	FMCFE_CZ_XAUISD_C_RESET_TSYNC_SYNCHRONOUS 1
#define	FMCFE_CZ_XAUISD_C_RESET_TSYNC_ASYNCHRONOUS 0
#define	FMCRF_CZ_XAUISD_L_RESET_TSYNC_EN_LBN 0
#define	FMCRF_CZ_XAUISD_L_RESET_TSYNC_EN_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_TX_CFG_REG(14bit):
 * Xaui SerDes Transmit Configuration Register
 */
#define	FMCR_CZ_XAUI_SD_TX_CFG_REG 0x04000188
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XAUI_SD_TX_CFG_REG_RESET 0xff0


#define	FMCRF_CZ_XAUISD_LANE_MODE_SEL_LBN 12
#define	FMCRF_CZ_XAUISD_LANE_MODE_SEL_WIDTH 2
#define	FMCFE_CZ_XAUI_LANE_MODE_B00000101 3
#define	FMCFE_CZ_XAUI_LANE_MODE_B00000100 2
#define	FMCFE_CZ_XAUI_LANE_MODE_B00000000 0
#define	FMCRF_CZ_XAUISD_L_DRV_EN_LBN 8
#define	FMCRF_CZ_XAUISD_L_DRV_EN_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_TX_EN_LBN 4
#define	FMCRF_CZ_XAUISD_L_TX_EN_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_TX_HIGHZ_LBN 0
#define	FMCRF_CZ_XAUISD_L_TX_HIGHZ_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_RX_CFG_REG(25bit):
 * Xaui SerDes Receive Configuration Register
 */
#define	FMCR_CZ_XAUI_SD_RX_CFG_REG 0x0400018c
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XAUI_SD_RX_CFG_REG_RESET 0xff0155


#define	FMCRF_CZ_XAUISD_RX_SIGDET_FORCE_LBN 24
#define	FMCRF_CZ_XAUISD_RX_SIGDET_FORCE_WIDTH 1
#define	FMCRF_CZ_XAUISD_RX_SIGDET_USRCTL_LBN 20
#define	FMCRF_CZ_XAUISD_RX_SIGDET_USRCTL_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_RX_EN_LBN 16
#define	FMCRF_CZ_XAUISD_L_RX_EN_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_RX_HIGHZ_LBN 12
#define	FMCRF_CZ_XAUISD_L_RX_HIGHZ_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_RX_SIGDET_EN_LBN 8
#define	FMCRF_CZ_XAUISD_L_RX_SIGDET_EN_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_RX_SIGDET_LVL_LBN 0
#define	FMCRF_CZ_XAUISD_L_RX_SIGDET_LVL_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_INIT_REG(15bit):
 * Xaui SerDes Initialization Register
 */
#define	FMCR_CZ_XAUI_SD_INIT_REG 0x04000190
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XAUISD_C_RES_CAL_LBN 14
#define	FMCRF_CZ_XAUISD_C_RES_CAL_WIDTH 1
#define	FMCRF_CZ_XAUISD_C_VCO_CAL_LBN 13
#define	FMCRF_CZ_XAUISD_C_VCO_CAL_WIDTH 1
#define	FMCRF_CZ_XAUISD_C_RESET_TSYNC_LBN 12
#define	FMCRF_CZ_XAUISD_C_RESET_TSYNC_WIDTH 1
#define	FMCRF_CZ_XAUISD_L_RESET_RSYNC_LBN 8
#define	FMCRF_CZ_XAUISD_L_RESET_RSYNC_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_CDR_RESET_LBN 4
#define	FMCRF_CZ_XAUISD_L_CDR_RESET_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_TCLK_SYNC_LBN 0
#define	FMCRF_CZ_XAUISD_L_TCLK_SYNC_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_STAT_REG(8bit):
 * Xaui SerDes Status Register
 */
#define	FMCR_CZ_XAUI_SD_STAT_REG 0x04000194
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XAUI_SD_READY_LBN 7
#define	FMCRF_CZ_XAUI_SD_READY_WIDTH 1
#define	FMCRF_CZ_XAUI_SD_CMULOCK_LBN 6
#define	FMCRF_CZ_XAUI_SD_CMULOCK_WIDTH 1
#define	FMCRF_CZ_XAUI_SD_RES_CAL_DONE_LBN 5
#define	FMCRF_CZ_XAUI_SD_RES_CAL_DONE_WIDTH 1
#define	FMCRF_CZ_XAUI_SD_VCO_CAL_DONE_LBN 4
#define	FMCRF_CZ_XAUI_SD_VCO_CAL_DONE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_TX_EMP_POST_REG(20bit):
 * Xaui SerDes TX Driver De-Emphasis Register
 */
#define	FMCR_CZ_XAUI_SD_TX_EMP_POST_REG 0x04000198
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XAUI_SD_TX_EMP_POST_REG_RESET 0x42108


#define	FMCRF_CZ_XAUISD_L3_EMP_POST_LBN 15
#define	FMCRF_CZ_XAUISD_L3_EMP_POST_WIDTH 5
#define	FMCRF_CZ_XAUISD_L2_EMP_POST_LBN 10
#define	FMCRF_CZ_XAUISD_L2_EMP_POST_WIDTH 5
#define	FMCRF_CZ_XAUISD_L1_EMP_POST_LBN 5
#define	FMCRF_CZ_XAUISD_L1_EMP_POST_WIDTH 5
#define	FMCRF_CZ_XAUISD_L0_EMP_POST_LBN 0
#define	FMCRF_CZ_XAUISD_L0_EMP_POST_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_TX_DRV_LVL_REG(20bit):
 * Xaui SerDes TX Driver Level Register
 */
#define	FMCR_CZ_XAUI_SD_TX_DRV_LVL_REG 0x0400019c
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XAUI_SD_TX_DRV_LVL_REG_RESET 0x5ad6b


#define	FMCRF_CZ_XAUISD_L3_DRV_LVL_LBN 15
#define	FMCRF_CZ_XAUISD_L3_DRV_LVL_WIDTH 5
#define	FMCRF_CZ_XAUISD_L2_DRV_LVL_LBN 10
#define	FMCRF_CZ_XAUISD_L2_DRV_LVL_WIDTH 5
#define	FMCRF_CZ_XAUISD_L1_DRV_LVL_LBN 5
#define	FMCRF_CZ_XAUISD_L1_DRV_LVL_WIDTH 5
#define	FMCRF_CZ_XAUISD_L0_DRV_LVL_LBN 0
#define	FMCRF_CZ_XAUISD_L0_DRV_LVL_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_RX_CTRL_REG(28bit):
 * Xaui SerDes Receiver Control Register
 */
#define	FMCR_CZ_XAUI_SD_RX_CTRL_REG 0x040001a0
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XAUI_SD_RX_CTRL_REG_RESET 0xff0000


#define	FMCRF_CZ_XAUISD_L_RX_AC_COUPLE_LBN 24
#define	FMCRF_CZ_XAUISD_L_RX_AC_COUPLE_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_RX_CM_LBN 20
#define	FMCRF_CZ_XAUISD_L_RX_CM_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_RX_TERM_LBN 16
#define	FMCRF_CZ_XAUISD_L_RX_TERM_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_RX_EQ_LBN 0
#define	FMCRF_CZ_XAUISD_L_RX_EQ_WIDTH 16
#define	FMCFE_CZ_XAUISD_RX_EQ_HIGH 14
#define	FMCFE_CZ_XAUISD_RX_EQ_MED 6
#define	FMCFE_CZ_XAUISD_RX_EQ_LOW 2
#define	FMCFE_CZ_XAUISD_RX_EQ_OFF 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_CDR_CTRL_REG(20bit):
 * Xaui SerDes Clock/Data Recovery Control Register
 */
#define	FMCR_CZ_XAUI_SD_CDR_CTRL_REG 0x040001a4
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XAUI_SD_CDR_CTRL_REG_RESET 0xfffaa


#define	FMCRF_CZ_XAUISD_L_CDR_FREQLOOP_EN_LBN 16
#define	FMCRF_CZ_XAUISD_L_CDR_FREQLOOP_EN_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_CDR_FREQLOOP_GAIN_LBN 8
#define	FMCRF_CZ_XAUISD_L_CDR_FREQLOOP_GAIN_WIDTH 8
#define	FMCRF_CZ_XAUISD_L_CDR_THRESHOLD_LBN 0
#define	FMCRF_CZ_XAUISD_L_CDR_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_LOOPBACK_REG(17bit):
 * Xaui SerDes Loopback Control Register
 */
#define	FMCR_CZ_XAUI_SD_LOOPBACK_REG 0x040001a8
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XAUISD_BYP_EN_LBN 16
#define	FMCRF_CZ_XAUISD_BYP_EN_WIDTH 1
#define	FMCRF_CZ_XAUISD_L_LINE_LPB_EN_LBN 12
#define	FMCRF_CZ_XAUISD_L_LINE_LPB_EN_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_PAR_LPB_EN_LBN 8
#define	FMCRF_CZ_XAUISD_L_PAR_LPB_EN_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_RCLK_LPB_EN_LBN 4
#define	FMCRF_CZ_XAUISD_L_RCLK_LPB_EN_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_SER_LPB_EN_LBN 0
#define	FMCRF_CZ_XAUISD_L_SER_LPB_EN_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_CDR_TEST_REG(12bit):
 * CSR Testability Registers
 */
#define	FMCR_CZ_XAUI_SD_CDR_TEST_REG 0x040001ac
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XAUISD_L_CDR_FREEZE_LBN 8
#define	FMCRF_CZ_XAUISD_L_CDR_FREEZE_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_CDR_UP_LBN 4
#define	FMCRF_CZ_XAUISD_L_CDR_UP_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_CDR_DN_LBN 0
#define	FMCRF_CZ_XAUISD_L_CDR_DN_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_PPM_TEST_REG(20bit):
 * Xaui SerDes PPM Test Register
 */
#define	FMCR_CZ_XAUI_SD_PPM_TEST_REG 0x040001b0
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XAUISD_L_TX_RCLK_EN_LBN 16
#define	FMCRF_CZ_XAUISD_L_TX_RCLK_EN_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_PPM_LBN 0
#define	FMCRF_CZ_XAUISD_L_PPM_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_SJ_TEST_REG(24bit):
 * Xaui SerDes Jitter Test Register
 */
#define	FMCR_CZ_XAUI_SD_SJ_TEST_REG 0x040001b4
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XAUISD_L_SJ_MAG_LBN 12
#define	FMCRF_CZ_XAUISD_L_SJ_MAG_WIDTH 12
#define	FMCRF_CZ_XAUISD_L_SJ_FREQ_LBN 0
#define	FMCRF_CZ_XAUISD_L_SJ_FREQ_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_BIST_CTRL_REG(32bit):
 * Xaui SerDes BIST Control Register
 */
#define	FMCR_CZ_XAUI_SD_BIST_CTRL_REG 0x040001b8
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XAUISD_L_BIST_BER_CLEAR_LBN 28
#define	FMCRF_CZ_XAUISD_L_BIST_BER_CLEAR_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_BIST_FORCE_ERR_LBN 24
#define	FMCRF_CZ_XAUISD_L_BIST_FORCE_ERR_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_BIST_RX_RESET_LBN 20
#define	FMCRF_CZ_XAUISD_L_BIST_RX_RESET_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_BIST_TX_RESET_LBN 16
#define	FMCRF_CZ_XAUISD_L_BIST_TX_RESET_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_BIST_MODE_LBN 0
#define	FMCRF_CZ_XAUISD_L_BIST_MODE_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XAUI_SD_BIST_STAT_REG(20bit):
 * Xaui SerDes BIST Status Register
 */
#define	FMCR_CZ_XAUI_SD_BIST_STAT_REG 0x040001bc
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XAUISD_L_BIST_ERR_LBN 16
#define	FMCRF_CZ_XAUISD_L_BIST_ERR_WIDTH 4
#define	FMCRF_CZ_XAUISD_L_BIST_ERR_CNT_LBN 0
#define	FMCRF_CZ_XAUISD_L_BIST_ERR_CNT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL0_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL0_REG 0x04000200
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_LTM_LBN 15
#define	FMCRF_CZ_XFISD_LTM_WIDTH 1
#define	FMCRF_CZ_XFISD_ALB_LBN 14
#define	FMCRF_CZ_XFISD_ALB_WIDTH 1
#define	FMCRF_CZ_XFISD_PLB_LBN 13
#define	FMCRF_CZ_XFISD_PLB_WIDTH 1
#define	FMCRF_CZ_XFISD_SLB_LBN 12
#define	FMCRF_CZ_XFISD_SLB_WIDTH 1
#define	FMCRF_CZ_XFISD_LLB_LBN 11
#define	FMCRF_CZ_XFISD_LLB_WIDTH 1
#define	FMCRF_CZ_XFISD_PDCMU_LBN 10
#define	FMCRF_CZ_XFISD_PDCMU_WIDTH 1
#define	FMCRF_CZ_XFISD_PDTX_LBN 9
#define	FMCRF_CZ_XFISD_PDTX_WIDTH 1
#define	FMCRF_CZ_XFISD_PDRX_LBN 8
#define	FMCRF_CZ_XFISD_PDRX_WIDTH 1
#define	FMCRF_CZ_XFISD_PD_LBN 7
#define	FMCRF_CZ_XFISD_PD_WIDTH 1
#define	FMCRF_CZ_XFISD_DWSEL_LBN 4
#define	FMCRF_CZ_XFISD_DWSEL_WIDTH 3
#define	FMCRF_CZ_XFISD_CKSEL_LBN 1
#define	FMCRF_CZ_XFISD_CKSEL_WIDTH 3
#define	FMCRF_CZ_XFISD_MODE_LBN 0
#define	FMCRF_CZ_XFISD_MODE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL1_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL1_REG 0x04000202
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_TXAMP_LBN 2
#define	FMCRF_CZ_XFISD_TXAMP_WIDTH 3
#define	FMCRF_CZ_XFISD_XEQ_LBN 0
#define	FMCRF_CZ_XFISD_XEQ_WIDTH 2
#define	FMCFE_CZ_XFISD_XEQ_OFF 3
#define	FMCFE_CZ_XFISD_XEQ_5G_7G 2
#define	FMCFE_CZ_XFISD_XEQ_4G_5G 1
#define	FMCFE_CZ_XFISD_XEQ_FULL 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL2_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL2_REG 0x04000204
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_CMU_PPMOFF_P_LO_LBN 0
#define	FMCRF_CZ_XFISD_CMU_PPMOFF_P_LO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL3_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL3_REG 0x04000206
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_CMU_PPMOFF_P_HI_LBN 0
#define	FMCRF_CZ_XFISD_CMU_PPMOFF_P_HI_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL4_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL4_REG 0x04000208
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_CMU_PPMOFF_N_LO_LBN 0
#define	FMCRF_CZ_XFISD_CMU_PPMOFF_N_LO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL5_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL5_REG 0x0400020a
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_CMU_PPMOFF_N_HI_LBN 0
#define	FMCRF_CZ_XFISD_CMU_PPMOFF_N_HI_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL6_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL6_REG 0x0400020c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_CDR_PPMOFF_P_LO_LBN 0
#define	FMCRF_CZ_XFISD_CDR_PPMOFF_P_LO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL7_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL7_REG 0x0400020e
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_CDR_PPMOFF_P_HI_LBN 0
#define	FMCRF_CZ_XFISD_CDR_PPMOFF_P_HI_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL8_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL8_REG 0x04000210
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_CDR_PPMOFF_N_LO_LBN 0
#define	FMCRF_CZ_XFISD_CDR_PPMOFF_N_LO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL9_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL9_REG 0x04000212
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_CDR_PPMOFF_N_HI_LBN 0
#define	FMCRF_CZ_XFISD_CDR_PPMOFF_N_HI_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL10_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL10_REG 0x04000214
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XFI_SD_CTRL10_REG_RESET 0x21


#define	FMCRF_CZ_XFISD_CALEN_LBN 13
#define	FMCRF_CZ_XFISD_CALEN_WIDTH 1
#define	FMCRF_CZ_XFISD_ITER_LBN 10
#define	FMCRF_CZ_XFISD_ITER_WIDTH 3
#define	FMCRF_CZ_XFISD_CDR_WIN_LBN 5
#define	FMCRF_CZ_XFISD_CDR_WIN_WIDTH 5
#define	FMCRF_CZ_XFISD_CMU_WIN_LBN 0
#define	FMCRF_CZ_XFISD_CMU_WIN_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL11_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL11_REG 0x04000216
/* sienaa0=mcpuind_map+port0/1 offset */
#define	FMCR_CZ_XFI_SD_CTRL11_REG_RESET 0x9008


#define	FMCRF_CZ_XFISD_CAL_INTPL_LBN 15
#define	FMCRF_CZ_XFISD_CAL_INTPL_WIDTH 1
#define	FMCRF_CZ_XFISD_CAL_BYP_LBN 14
#define	FMCRF_CZ_XFISD_CAL_BYP_WIDTH 1
#define	FMCRF_CZ_XFISD_CAL_EVALUE_LBN 4
#define	FMCRF_CZ_XFISD_CAL_EVALUE_WIDTH 10
#define	FMCRF_CZ_XFISD_CAL_CTRL_LBN 0
#define	FMCRF_CZ_XFISD_CAL_CTRL_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL12_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL12_REG 0x04000218
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_PHNPR_LBN 11
#define	FMCRF_CZ_XFISD_PHNPR_WIDTH 5
#define	FMCRF_CZ_XFISD_PHNPJ_LBN 2
#define	FMCRF_CZ_XFISD_PHNPJ_WIDTH 9
#define	FMCRF_CZ_XFISD_PHSTART_LBN 1
#define	FMCRF_CZ_XFISD_PHSTART_WIDTH 1
#define	FMCRF_CZ_XFISD_PHSEL_LBN 0
#define	FMCRF_CZ_XFISD_PHSEL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL13_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL13_REG 0x0400021a
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_PHFILTER_LBN 7
#define	FMCRF_CZ_XFISD_PHFILTER_WIDTH 6
#define	FMCRF_CZ_XFISD_PHADJ_CL_LBN 6
#define	FMCRF_CZ_XFISD_PHADJ_CL_WIDTH 1
#define	FMCRF_CZ_XFISD_PHADJ_LBN 0
#define	FMCRF_CZ_XFISD_PHADJ_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL14_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL14_REG 0x0400021c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_CMU_HBW_LBN 0
#define	FMCRF_CZ_XFISD_CMU_HBW_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL15_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL15_REG 0x0400021e
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_DT_LBN 0
#define	FMCRF_CZ_XFISD_DT_WIDTH 11


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL16_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL16_REG 0x04000220
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_NQ_LBN 0
#define	FMCRF_CZ_XFISD_NQ_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL17_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL17_REG 0x04000222
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_SEED_LO_LBN 0
#define	FMCRF_CZ_XFISD_SEED_LO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL18_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL18_REG 0x04000224
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_SEED_HI_LBN 0
#define	FMCRF_CZ_XFISD_SEED_HI_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL19_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL19_REG 0x04000226
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_ERR_INJ_PER_LO_LBN 0
#define	FMCRF_CZ_XFISD_ERR_INJ_PER_LO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL20_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL20_REG 0x04000228
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_ERR_INJ_PER_HI_LBN 0
#define	FMCRF_CZ_XFISD_ERR_INJ_PER_HI_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_CTRL21_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_CTRL21_REG 0x0400022a
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_SRST_LBN 7
#define	FMCRF_CZ_XFISD_SRST_WIDTH 1
#define	FMCRF_CZ_XFISD_LTCCL_LBN 6
#define	FMCRF_CZ_XFISD_LTCCL_WIDTH 1
#define	FMCRF_CZ_XFISD_LTCEN_LBN 5
#define	FMCRF_CZ_XFISD_LTCEN_WIDTH 1
#define	FMCRF_CZ_XFISD_LDBP_LBN 4
#define	FMCRF_CZ_XFISD_LDBP_WIDTH 1
#define	FMCRF_CZ_XFISD_SERR_LBN 3
#define	FMCRF_CZ_XFISD_SERR_WIDTH 1
#define	FMCRF_CZ_XFISD_CONS_LBN 2
#define	FMCRF_CZ_XFISD_CONS_WIDTH 1
#define	FMCRF_CZ_XFISD_SEQ_LBN 1
#define	FMCRF_CZ_XFISD_SEQ_WIDTH 1
#define	FMCRF_CZ_XFISD_BERTEN_LBN 0
#define	FMCRF_CZ_XFISD_BERTEN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_STAT1_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_STAT1_REG 0x0400023c
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_BERCNT_LBN 0
#define	FMCRF_CZ_XFISD_BERCNT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_XFI_SD_STAT0_REG(16bit):
 * 
 */
#define	FMCR_CZ_XFI_SD_STAT0_REG 0x0400023e
/* sienaa0=mcpuind_map+port0/1 offset */

#define	FMCRF_CZ_XFISD_BERTERR_LBN 9
#define	FMCRF_CZ_XFISD_BERTERR_WIDTH 1
#define	FMCRF_CZ_XFISD_VCALDONE_LBN 8
#define	FMCRF_CZ_XFISD_VCALDONE_WIDTH 1
#define	FMCRF_CZ_XFISD_VCAL_LBN 4
#define	FMCRF_CZ_XFISD_VCAL_WIDTH 4
#define	FMCRF_CZ_XFISD_VCALST_LBN 3
#define	FMCRF_CZ_XFISD_VCALST_WIDTH 1
#define	FMCRF_CZ_XFISD_CMULOL_LBN 2
#define	FMCRF_CZ_XFISD_CMULOL_WIDTH 1
#define	FMCRF_CZ_XFISD_CDRLOL_LBN 1
#define	FMCRF_CZ_XFISD_CDRLOL_WIDTH 1
#define	FMCRF_CZ_XFISD_LOS_LBN 0
#define	FMCRF_CZ_XFISD_LOS_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_PCS_CFG_REG(9bit):
 * 
 */
#define	FMCR_CZ_PCIE_PCS_CFG_REG 0x08000000
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_PCS_CFG_REG_RESET 0x29


#define	FMCRF_CZ_PCLK_OFF_IN_P1_LBN 8
#define	FMCRF_CZ_PCLK_OFF_IN_P1_WIDTH 1
#define	FMCRF_CZ_PCLK_REQ_IN_P1_LBN 7
#define	FMCRF_CZ_PCLK_REQ_IN_P1_WIDTH 1
#define	FMCRF_CZ_REC_DETECT_USEC_LBN 4
#define	FMCRF_CZ_REC_DETECT_USEC_WIDTH 3
#define	FMCRF_CZ_PHY_TX_LATENCY_LBN 0
#define	FMCRF_CZ_PHY_TX_LATENCY_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_CLK_CTRL_REG(3bit):
 * 
 */
#define	FMCR_CZ_PCIE_SD_CLK_CTRL_REG 0x08000004
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_CLK_CTRL_REG_RESET 0x6


#define	FMCRF_CZ_C_SYSCLK_RATE_LBN 0
#define	FMCRF_CZ_C_SYSCLK_RATE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TX_DRV_ELEC_SET_REG(30bit):
 * PCIE SERDES Driver Mode (Electrial Settings)
 */
#define	FMCR_CZ_PCIE_SD_TX_DRV_ELEC_SET_REG 0x08000008
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_TX_DRV_ELEC_SET_REG_RESET 0x28a25549


#define	FMCRF_CZ_C_LANE_MODE_ELEC_NOM_LBN 24
#define	FMCRF_CZ_C_LANE_MODE_ELEC_NOM_WIDTH 6
#define	FMCRF_CZ_C_LANE_MODE_ELEC_MGN1_LBN 18
#define	FMCRF_CZ_C_LANE_MODE_ELEC_MGN1_WIDTH 6
#define	FMCRF_CZ_C_LANE_MODE_ELEC_MGN2_LBN 12
#define	FMCRF_CZ_C_LANE_MODE_ELEC_MGN2_WIDTH 6
#define	FMCRF_CZ_C_LANE_MODE_ELEC_MGN3_LBN 6
#define	FMCRF_CZ_C_LANE_MODE_ELEC_MGN3_WIDTH 6
#define	FMCRF_CZ_C_LANE_MODE_ELEC_MGN4_LBN 0
#define	FMCRF_CZ_C_LANE_MODE_ELEC_MGN4_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TX_DRV_SWING_SET_REG(14bit):
 * PCIE SERDES Driver Mode (Swing Settings)
 */
#define	FMCR_CZ_PCIE_SD_TX_DRV_SWING_SET_REG 0x0800000c
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_TX_DRV_SWING_SET_REG_RESET 0xea3


#define	FMCRF_CZ_C_LANE_MODE_LOW_GEN1_LBN 12
#define	FMCRF_CZ_C_LANE_MODE_LOW_GEN1_WIDTH 2
#define	FMCRF_CZ_C_LANE_MODE_LOW_GEN2_LBN 10
#define	FMCRF_CZ_C_LANE_MODE_LOW_GEN2_WIDTH 2
#define	FMCRF_CZ_C_LANE_MODE_LOW_HALF_LBN 8
#define	FMCRF_CZ_C_LANE_MODE_LOW_HALF_WIDTH 2
#define	FMCRF_CZ_C_LANE_MODE_LOW_MGN_LBN 6
#define	FMCRF_CZ_C_LANE_MODE_LOW_MGN_WIDTH 2
#define	FMCRF_CZ_C_LANE_MODE_RCVR_DET_FULL_LBN 3
#define	FMCRF_CZ_C_LANE_MODE_RCVR_DET_FULL_WIDTH 3
#define	FMCRF_CZ_C_LANE_MODE_RCVR_DET_HALF_LBN 0
#define	FMCRF_CZ_C_LANE_MODE_RCVR_DET_HALF_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TX_DRV_CTRL_REG(32bit):
 * PCIE SERDES Driver Mode (Swing Settings)
 */
#define	FMCR_CZ_PCIE_SD_TX_DRV_CTRL_REG 0x08000010
/* sienaa0=mcpuind_map */

#define	FMCRF_CZ_L_DRV_LVL_NOM_DELTA_ENA_LBN 24
#define	FMCRF_CZ_L_DRV_LVL_NOM_DELTA_ENA_WIDTH 8
#define	FMCRF_CZ_L_DRV_LVL_MGN_DELTA_ENA_LBN 16
#define	FMCRF_CZ_L_DRV_LVL_MGN_DELTA_ENA_WIDTH 8
#define	FMCRF_CZ_L_EMP_POST_NOM_DELTA_ENA_LBN 8
#define	FMCRF_CZ_L_EMP_POST_NOM_DELTA_ENA_WIDTH 8
#define	FMCRF_CZ_L_EMP_POST_MGN_DELTA_ENA_LBN 0
#define	FMCRF_CZ_L_EMP_POST_MGN_DELTA_ENA_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TX_DRV_LVL_3P5_REG(27bit):
 * Drive Amplitude Base and Offset Level Configuration
 */
#define	FMCR_CZ_PCIE_SD_TX_DRV_LVL_3P5_REG 0x08000014
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_TX_DRV_LVL_3P5_REG_RESET 0xf7a4c3


#define	FMCRF_CZ_C_DRV_LVL_3P5_DELTA_LBN 25
#define	FMCRF_CZ_C_DRV_LVL_3P5_DELTA_WIDTH 2
#define	FMCRF_CZ_C_DRV_LVL_3P5_NOM_LBN 20
#define	FMCRF_CZ_C_DRV_LVL_3P5_NOM_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_3P5_MGN1_LBN 15
#define	FMCRF_CZ_C_DRV_LVL_3P5_MGN1_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_3P5_MGN2_LBN 10
#define	FMCRF_CZ_C_DRV_LVL_3P5_MGN2_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_3P5_MGN3_LBN 5
#define	FMCRF_CZ_C_DRV_LVL_3P5_MGN3_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_3P5_MGN4_LBN 0
#define	FMCRF_CZ_C_DRV_LVL_3P5_MGN4_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TX_DRV_LVL_6P0_REG(27bit):
 * Drive Amplitude Base and Offset Level Configuration
 */
#define	FMCR_CZ_PCIE_SD_TX_DRV_LVL_6P0_REG 0x08000018
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_TX_DRV_LVL_6P0_REG_RESET 0xd6a4a3


#define	FMCRF_CZ_C_DRV_LVL_6P0_DELTA_LBN 25
#define	FMCRF_CZ_C_DRV_LVL_6P0_DELTA_WIDTH 2
#define	FMCRF_CZ_C_DRV_LVL_6P0_NOM_LBN 20
#define	FMCRF_CZ_C_DRV_LVL_6P0_NOM_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_6P0_MGN1_LBN 15
#define	FMCRF_CZ_C_DRV_LVL_6P0_MGN1_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_6P0_MGN2_LBN 10
#define	FMCRF_CZ_C_DRV_LVL_6P0_MGN2_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_6P0_MGN3_LBN 5
#define	FMCRF_CZ_C_DRV_LVL_6P0_MGN3_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_6P0_MGN4_LBN 0
#define	FMCRF_CZ_C_DRV_LVL_6P0_MGN4_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TX_DRV_LVL_HALF_REG(27bit):
 * Drive Amplitude Base and Offset Level Configuration
 */
#define	FMCR_CZ_PCIE_SD_TX_DRV_LVL_HALF_REG 0x0800001c
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_TX_DRV_LVL_HALF_REG_RESET 0x841482


#define	FMCRF_CZ_C_DRV_LVL_HALF_DELTA_LBN 25
#define	FMCRF_CZ_C_DRV_LVL_HALF_DELTA_WIDTH 2
#define	FMCRF_CZ_C_DRV_LVL_HALF_NOM_LBN 20
#define	FMCRF_CZ_C_DRV_LVL_HALF_NOM_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_HALF_MGN1_LBN 15
#define	FMCRF_CZ_C_DRV_LVL_HALF_MGN1_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_HALF_MGN2_LBN 10
#define	FMCRF_CZ_C_DRV_LVL_HALF_MGN2_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_HALF_MGN3_LBN 5
#define	FMCRF_CZ_C_DRV_LVL_HALF_MGN3_WIDTH 5
#define	FMCRF_CZ_C_DRV_LVL_HALF_MGN4_LBN 0
#define	FMCRF_CZ_C_DRV_LVL_HALF_MGN4_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TX_EMP_POST_GEN1_3P5_REG(27bit):
 * Driver De-emphasis Base and Offset Level
 */
#define	FMCR_CZ_PCIE_SD_TX_EMP_POST_GEN1_3P5_REG 0x08000020
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_TX_EMP_POST_GEN1_3P5_REG_RESET 0xd69861


#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_DELTA_LBN 25
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_DELTA_WIDTH 2
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_NOM_LBN 20
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_NOM_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_MGN1_LBN 15
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_MGN1_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_MGN2_LBN 10
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_MGN2_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_MGN3_LBN 5
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_MGN3_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_MGN4_LBN 0
#define	FMCRF_CZ_C_EMP_POST_GEN1_3P5_MGN4_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TX_EMP_POST_GEN2_3P5_REG(27bit):
 * Driver De-emphasis Base and Offset Level
 */
#define	FMCR_CZ_PCIE_SD_TX_EMP_POST_GEN2_3P5_REG 0x08000024
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_TX_EMP_POST_GEN2_3P5_REG_RESET 0xd69861


#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_DELTA_LBN 25
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_DELTA_WIDTH 2
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_NOM_LBN 20
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_NOM_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_MGN1_LBN 15
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_MGN1_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_MGN2_LBN 10
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_MGN2_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_MGN3_LBN 5
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_MGN3_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_MGN4_LBN 0
#define	FMCRF_CZ_C_EMP_POST_GEN2_3P5_MGN4_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TX_EMP_POST_GEN2_6P0_REG(27bit):
 * Driver De-emphasis Base and Offset Level
 */
#define	FMCR_CZ_PCIE_SD_TX_EMP_POST_GEN2_6P0_REG 0x08000028
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_TX_EMP_POST_GEN2_6P0_REG_RESET 0x15acca3


#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_DELTA_LBN 25
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_DELTA_WIDTH 2
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_NOM_LBN 20
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_NOM_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_MGN1_LBN 15
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_MGN1_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_MGN2_LBN 10
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_MGN2_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_MGN3_LBN 5
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_MGN3_WIDTH 5
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_MGN4_LBN 0
#define	FMCRF_CZ_C_EMP_POST_GEN2_6P0_MGN4_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TX_EMP_POST_HALF_REG(5bit):
 * Driver De-emphasis Base and Offset Level
 */
#define	FMCR_CZ_PCIE_SD_TX_EMP_POST_HALF_REG 0x0800002c
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_TX_EMP_POST_HALF_REG_RESET 0x1


#define	FMCRF_CZ_C_EMP_POST_HALF_DELTA_LBN 0
#define	FMCRF_CZ_C_EMP_POST_HALF_DELTA_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_L0_TEST_REG(28bit):
 * 
 */
#define	FMCR_CZ_PCIE_SD_L0_TEST_REG 0x08000030
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_L0_TEST_REG_RESET 0x664003b


#define	FMCRF_CZ_L0_RX_EQ_1_LBN 24
#define	FMCRF_CZ_L0_RX_EQ_1_WIDTH 4
#define	FMCRF_CZ_L0_RX_EQ_2_LBN 20
#define	FMCRF_CZ_L0_RX_EQ_2_WIDTH 4
#define	FMCRF_CZ_L0_RX_SIGDET_LVL_LBN 18
#define	FMCRF_CZ_L0_RX_SIGDET_LVL_WIDTH 2
#define	FMCRF_CZ_L0_PPM_LBN 14
#define	FMCRF_CZ_L0_PPM_WIDTH 4
#define	FMCRF_CZ_L0_SJ_FREQ_LBN 11
#define	FMCRF_CZ_L0_SJ_FREQ_WIDTH 3
#define	FMCRF_CZ_L0_SJ_MAG_LBN 8
#define	FMCRF_CZ_L0_SJ_MAG_WIDTH 3
#define	FMCRF_CZ_L0_TX_RCLK_EN_LBN 7
#define	FMCRF_CZ_L0_TX_RCLK_EN_WIDTH 1
#define	FMCRF_CZ_L0_CDR_FREQLOOP_EN_LBN 6
#define	FMCRF_CZ_L0_CDR_FREQLOOP_EN_WIDTH 1
#define	FMCRF_CZ_L0_CDR_FREQLOOP_GAIN_LBN 4
#define	FMCRF_CZ_L0_CDR_FREQLOOP_GAIN_WIDTH 2
#define	FMCRF_CZ_L0_CDR_THRESHOLD_LBN 2
#define	FMCRF_CZ_L0_CDR_THRESHOLD_WIDTH 2
#define	FMCRF_CZ_L0_CDR_MODE_LBN 0
#define	FMCRF_CZ_L0_CDR_MODE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_L1_TEST_REG(28bit):
 * 
 */
#define	FMCR_CZ_PCIE_SD_L1_TEST_REG 0x08000034
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_L1_TEST_REG_RESET 0x664003b


#define	FMCRF_CZ_L1_RX_EQ_1_LBN 24
#define	FMCRF_CZ_L1_RX_EQ_1_WIDTH 4
#define	FMCRF_CZ_L1_RX_EQ_2_LBN 20
#define	FMCRF_CZ_L1_RX_EQ_2_WIDTH 4
#define	FMCRF_CZ_L1_RX_SIGDET_LVL_LBN 18
#define	FMCRF_CZ_L1_RX_SIGDET_LVL_WIDTH 2
#define	FMCRF_CZ_L1_PPM_LBN 14
#define	FMCRF_CZ_L1_PPM_WIDTH 4
#define	FMCRF_CZ_L1_SJ_FREQ_LBN 11
#define	FMCRF_CZ_L1_SJ_FREQ_WIDTH 3
#define	FMCRF_CZ_L1_SJ_MAG_LBN 8
#define	FMCRF_CZ_L1_SJ_MAG_WIDTH 3
#define	FMCRF_CZ_L1_TX_RCLK_EN_LBN 7
#define	FMCRF_CZ_L1_TX_RCLK_EN_WIDTH 1
#define	FMCRF_CZ_L1_CDR_FREQLOOP_EN_LBN 6
#define	FMCRF_CZ_L1_CDR_FREQLOOP_EN_WIDTH 1
#define	FMCRF_CZ_L1_CDR_FREQLOOP_GAIN_LBN 4
#define	FMCRF_CZ_L1_CDR_FREQLOOP_GAIN_WIDTH 2
#define	FMCRF_CZ_L1_CDR_THRESHOLD_LBN 2
#define	FMCRF_CZ_L1_CDR_THRESHOLD_WIDTH 2
#define	FMCRF_CZ_L1_CDR_MODE_LBN 0
#define	FMCRF_CZ_L1_CDR_MODE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_L2_TEST_REG(28bit):
 * 
 */
#define	FMCR_CZ_PCIE_SD_L2_TEST_REG 0x08000038
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_L2_TEST_REG_RESET 0x664003b


#define	FMCRF_CZ_L2_RX_EQ_1_LBN 24
#define	FMCRF_CZ_L2_RX_EQ_1_WIDTH 4
#define	FMCRF_CZ_L2_RX_EQ_2_LBN 20
#define	FMCRF_CZ_L2_RX_EQ_2_WIDTH 4
#define	FMCRF_CZ_L2_RX_SIGDET_LVL_LBN 18
#define	FMCRF_CZ_L2_RX_SIGDET_LVL_WIDTH 2
#define	FMCRF_CZ_L2_PPM_LBN 14
#define	FMCRF_CZ_L2_PPM_WIDTH 4
#define	FMCRF_CZ_L2_SJ_FREQ_LBN 11
#define	FMCRF_CZ_L2_SJ_FREQ_WIDTH 3
#define	FMCRF_CZ_L2_SJ_MAG_LBN 8
#define	FMCRF_CZ_L2_SJ_MAG_WIDTH 3
#define	FMCRF_CZ_L2_TX_RCLK_EN_LBN 7
#define	FMCRF_CZ_L2_TX_RCLK_EN_WIDTH 1
#define	FMCRF_CZ_L2_CDR_FREQLOOP_EN_LBN 6
#define	FMCRF_CZ_L2_CDR_FREQLOOP_EN_WIDTH 1
#define	FMCRF_CZ_L2_CDR_FREQLOOP_GAIN_LBN 4
#define	FMCRF_CZ_L2_CDR_FREQLOOP_GAIN_WIDTH 2
#define	FMCRF_CZ_L2_CDR_THRESHOLD_LBN 2
#define	FMCRF_CZ_L2_CDR_THRESHOLD_WIDTH 2
#define	FMCRF_CZ_L2_CDR_MODE_LBN 0
#define	FMCRF_CZ_L2_CDR_MODE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_L3_TEST_REG(28bit):
 * 
 */
#define	FMCR_CZ_PCIE_SD_L3_TEST_REG 0x0800003c
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_L3_TEST_REG_RESET 0x664003b


#define	FMCRF_CZ_L3_RX_EQ_1_LBN 24
#define	FMCRF_CZ_L3_RX_EQ_1_WIDTH 4
#define	FMCRF_CZ_L3_RX_EQ_2_LBN 20
#define	FMCRF_CZ_L3_RX_EQ_2_WIDTH 4
#define	FMCRF_CZ_L3_RX_SIGDET_LVL_LBN 18
#define	FMCRF_CZ_L3_RX_SIGDET_LVL_WIDTH 2
#define	FMCRF_CZ_L3_PPM_LBN 14
#define	FMCRF_CZ_L3_PPM_WIDTH 4
#define	FMCRF_CZ_L3_SJ_FREQ_LBN 11
#define	FMCRF_CZ_L3_SJ_FREQ_WIDTH 3
#define	FMCRF_CZ_L3_SJ_MAG_LBN 8
#define	FMCRF_CZ_L3_SJ_MAG_WIDTH 3
#define	FMCRF_CZ_L3_TX_RCLK_EN_LBN 7
#define	FMCRF_CZ_L3_TX_RCLK_EN_WIDTH 1
#define	FMCRF_CZ_L3_CDR_FREQLOOP_EN_LBN 6
#define	FMCRF_CZ_L3_CDR_FREQLOOP_EN_WIDTH 1
#define	FMCRF_CZ_L3_CDR_FREQLOOP_GAIN_LBN 4
#define	FMCRF_CZ_L3_CDR_FREQLOOP_GAIN_WIDTH 2
#define	FMCRF_CZ_L3_CDR_THRESHOLD_LBN 2
#define	FMCRF_CZ_L3_CDR_THRESHOLD_WIDTH 2
#define	FMCRF_CZ_L3_CDR_MODE_LBN 0
#define	FMCRF_CZ_L3_CDR_MODE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_L4_TEST_REG(28bit):
 * 
 */
#define	FMCR_CZ_PCIE_SD_L4_TEST_REG 0x08000040
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_L4_TEST_REG_RESET 0x664003b


#define	FMCRF_CZ_L4_RX_EQ_1_LBN 24
#define	FMCRF_CZ_L4_RX_EQ_1_WIDTH 4
#define	FMCRF_CZ_L4_RX_EQ_2_LBN 20
#define	FMCRF_CZ_L4_RX_EQ_2_WIDTH 4
#define	FMCRF_CZ_L4_RX_SIGDET_LVL_LBN 18
#define	FMCRF_CZ_L4_RX_SIGDET_LVL_WIDTH 2
#define	FMCRF_CZ_L4_PPM_LBN 14
#define	FMCRF_CZ_L4_PPM_WIDTH 4
#define	FMCRF_CZ_L4_SJ_FREQ_LBN 11
#define	FMCRF_CZ_L4_SJ_FREQ_WIDTH 3
#define	FMCRF_CZ_L4_SJ_MAG_LBN 8
#define	FMCRF_CZ_L4_SJ_MAG_WIDTH 3
#define	FMCRF_CZ_L4_TX_RCLK_EN_LBN 7
#define	FMCRF_CZ_L4_TX_RCLK_EN_WIDTH 1
#define	FMCRF_CZ_L4_CDR_FREQLOOP_EN_LBN 6
#define	FMCRF_CZ_L4_CDR_FREQLOOP_EN_WIDTH 1
#define	FMCRF_CZ_L4_CDR_FREQLOOP_GAIN_LBN 4
#define	FMCRF_CZ_L4_CDR_FREQLOOP_GAIN_WIDTH 2
#define	FMCRF_CZ_L4_CDR_THRESHOLD_LBN 2
#define	FMCRF_CZ_L4_CDR_THRESHOLD_WIDTH 2
#define	FMCRF_CZ_L4_CDR_MODE_LBN 0
#define	FMCRF_CZ_L4_CDR_MODE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_L5_TEST_REG(28bit):
 * 
 */
#define	FMCR_CZ_PCIE_SD_L5_TEST_REG 0x08000044
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_L5_TEST_REG_RESET 0x664003b


#define	FMCRF_CZ_L5_RX_EQ_1_LBN 24
#define	FMCRF_CZ_L5_RX_EQ_1_WIDTH 4
#define	FMCRF_CZ_L5_RX_EQ_2_LBN 20
#define	FMCRF_CZ_L5_RX_EQ_2_WIDTH 4
#define	FMCRF_CZ_L5_RX_SIGDET_LVL_LBN 18
#define	FMCRF_CZ_L5_RX_SIGDET_LVL_WIDTH 2
#define	FMCRF_CZ_L5_PPM_LBN 14
#define	FMCRF_CZ_L5_PPM_WIDTH 4
#define	FMCRF_CZ_L5_SJ_FREQ_LBN 11
#define	FMCRF_CZ_L5_SJ_FREQ_WIDTH 3
#define	FMCRF_CZ_L5_SJ_MAG_LBN 8
#define	FMCRF_CZ_L5_SJ_MAG_WIDTH 3
#define	FMCRF_CZ_L5_TX_RCLK_EN_LBN 7
#define	FMCRF_CZ_L5_TX_RCLK_EN_WIDTH 1
#define	FMCRF_CZ_L5_CDR_FREQLOOP_EN_LBN 6
#define	FMCRF_CZ_L5_CDR_FREQLOOP_EN_WIDTH 1
#define	FMCRF_CZ_L5_CDR_FREQLOOP_GAIN_LBN 4
#define	FMCRF_CZ_L5_CDR_FREQLOOP_GAIN_WIDTH 2
#define	FMCRF_CZ_L5_CDR_THRESHOLD_LBN 2
#define	FMCRF_CZ_L5_CDR_THRESHOLD_WIDTH 2
#define	FMCRF_CZ_L5_CDR_MODE_LBN 0
#define	FMCRF_CZ_L5_CDR_MODE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_L6_TEST_REG(28bit):
 * 
 */
#define	FMCR_CZ_PCIE_SD_L6_TEST_REG 0x08000048
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_L6_TEST_REG_RESET 0x664003b


#define	FMCRF_CZ_L6_RX_EQ_1_LBN 24
#define	FMCRF_CZ_L6_RX_EQ_1_WIDTH 4
#define	FMCRF_CZ_L6_RX_EQ_2_LBN 20
#define	FMCRF_CZ_L6_RX_EQ_2_WIDTH 4
#define	FMCRF_CZ_L6_RX_SIGDET_LVL_LBN 18
#define	FMCRF_CZ_L6_RX_SIGDET_LVL_WIDTH 2
#define	FMCRF_CZ_L6_PPM_LBN 14
#define	FMCRF_CZ_L6_PPM_WIDTH 4
#define	FMCRF_CZ_L6_SJ_FREQ_LBN 11
#define	FMCRF_CZ_L6_SJ_FREQ_WIDTH 3
#define	FMCRF_CZ_L6_SJ_MAG_LBN 8
#define	FMCRF_CZ_L6_SJ_MAG_WIDTH 3
#define	FMCRF_CZ_L6_TX_RCLK_EN_LBN 7
#define	FMCRF_CZ_L6_TX_RCLK_EN_WIDTH 1
#define	FMCRF_CZ_L6_CDR_FREQLOOP_EN_LBN 6
#define	FMCRF_CZ_L6_CDR_FREQLOOP_EN_WIDTH 1
#define	FMCRF_CZ_L6_CDR_FREQLOOP_GAIN_LBN 4
#define	FMCRF_CZ_L6_CDR_FREQLOOP_GAIN_WIDTH 2
#define	FMCRF_CZ_L6_CDR_THRESHOLD_LBN 2
#define	FMCRF_CZ_L6_CDR_THRESHOLD_WIDTH 2
#define	FMCRF_CZ_L6_CDR_MODE_LBN 0
#define	FMCRF_CZ_L6_CDR_MODE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_L7_TEST_REG(28bit):
 * 
 */
#define	FMCR_CZ_PCIE_SD_L7_TEST_REG 0x0800004c
/* sienaa0=mcpuind_map */
#define	FMCR_CZ_PCIE_SD_L7_TEST_REG_RESET 0x664003b


#define	FMCRF_CZ_L7_RX_EQ_1_LBN 24
#define	FMCRF_CZ_L7_RX_EQ_1_WIDTH 4
#define	FMCRF_CZ_L7_RX_EQ_2_LBN 20
#define	FMCRF_CZ_L7_RX_EQ_2_WIDTH 4
#define	FMCRF_CZ_L7_RX_SIGDET_LVL_LBN 18
#define	FMCRF_CZ_L7_RX_SIGDET_LVL_WIDTH 2
#define	FMCRF_CZ_L7_PPM_LBN 14
#define	FMCRF_CZ_L7_PPM_WIDTH 4
#define	FMCRF_CZ_L7_SJ_FREQ_LBN 11
#define	FMCRF_CZ_L7_SJ_FREQ_WIDTH 3
#define	FMCRF_CZ_L7_SJ_MAG_LBN 8
#define	FMCRF_CZ_L7_SJ_MAG_WIDTH 3
#define	FMCRF_CZ_L7_TX_RCLK_EN_LBN 7
#define	FMCRF_CZ_L7_TX_RCLK_EN_WIDTH 1
#define	FMCRF_CZ_L7_CDR_FREQLOOP_EN_LBN 6
#define	FMCRF_CZ_L7_CDR_FREQLOOP_EN_WIDTH 1
#define	FMCRF_CZ_L7_CDR_FREQLOOP_GAIN_LBN 4
#define	FMCRF_CZ_L7_CDR_FREQLOOP_GAIN_WIDTH 2
#define	FMCRF_CZ_L7_CDR_THRESHOLD_LBN 2
#define	FMCRF_CZ_L7_CDR_THRESHOLD_WIDTH 2
#define	FMCRF_CZ_L7_CDR_MODE_LBN 0
#define	FMCRF_CZ_L7_CDR_MODE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_TEST_MODE_REG(32bit):
 * Loopback
 */
#define	FMCR_CZ_PCIE_SD_TEST_MODE_REG 0x08000050
/* sienaa0=mcpuind_map */

#define	FMCRF_CZ_LINE_LPB_ENABLE_LBN 24
#define	FMCRF_CZ_LINE_LPB_ENABLE_WIDTH 8
#define	FMCRF_CZ_SER_LPB_ENABLE_LBN 16
#define	FMCRF_CZ_SER_LPB_ENABLE_WIDTH 8
#define	FMCRF_CZ_TEST_MODE_ENABLE_LBN 8
#define	FMCRF_CZ_TEST_MODE_ENABLE_WIDTH 8
#define	FMCRF_CZ_TEST_MODE_RATE_LBN 0
#define	FMCRF_CZ_TEST_MODE_RATE_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_BIST_MODE_REG(32bit):
 * PCIE SERDES BIST Control
 */
#define	FMCR_CZ_PCIE_SD_BIST_MODE_REG 0x08000054
/* sienaa0=mcpuind_map */

#define	FMCRF_CZ_BIST_MODE_LBN 0
#define	FMCRF_CZ_BIST_MODE_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_BIST_CTRL_STAT_REG(16bit):
 * PCIE SERDES BIST Control
 */
#define	FMCR_CZ_PCIE_SD_BIST_CTRL_STAT_REG 0x08000058
/* sienaa0=mcpuind_map */

#define	FMCRF_CZ_L_BIST_ERR_LBN 8
#define	FMCRF_CZ_L_BIST_ERR_WIDTH 8
#define	FMCRF_CZ_BIST_BER_CLEAR_LBN 4
#define	FMCRF_CZ_BIST_BER_CLEAR_WIDTH 1
#define	FMCRF_CZ_BIST_FORCE_ERR_LBN 3
#define	FMCRF_CZ_BIST_FORCE_ERR_WIDTH 1
#define	FMCRF_CZ_BIST_RX_RESET_LBN 2
#define	FMCRF_CZ_BIST_RX_RESET_WIDTH 1
#define	FMCRF_CZ_BIST_TX_RESET_LBN 1
#define	FMCRF_CZ_BIST_TX_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_SD_BIST_ERR_CNT_REG(32bit):
 * BIST Status
 */
#define	FMCR_CZ_PCIE_SD_BIST_ERR_CNT_REG 0x0800005c
/* sienaa0=mcpuind_map */

#define	FMCRF_CZ_L_BIST_ERR_CNT_LBN 0
#define	FMCRF_CZ_L_BIST_ERR_CNT_WIDTH 32


#endif /* MCPUIND_PROGMODEL_DEFS_H */
