set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {memoria.vo memoria_v.sdo}}
	{{"Fast Model"} {memoria_fast.vo memoria_v_fast.sdo}}
}
