Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/Programming Projects/VHDL/Adder/AdderTest_isim_beh.exe -prj F:/Programming Projects/VHDL/Adder/AdderTest_beh.prj work.AdderTest work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Programming Projects/VHDL/Adder/Adder.v" into library work
Analyzing Verilog file "F:/Programming Projects/VHDL/Adder/AdderTest.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105252 KB
Fuse CPU Usage: 498 ms
Compiling module adder
Compiling module AdderTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable F:/Programming Projects/VHDL/Adder/AdderTest_isim_beh.exe
Fuse Memory Usage: 108820 KB
Fuse CPU Usage: 546 ms
