INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/decoder_10b8b_rom/sim/decoder_10b8b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_10b8b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/fei4_pixel_fifo/sim/fei4_pixel_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fei4_pixel_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/fei4_spy_fifo/sim/fei4_spy_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fei4_spy_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_6/sim/bd_fc5c_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fc5c_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_phy_1_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_phy_1_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_phy_1_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_phy_1_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_gtwizard_0_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_phy_1_gtwizard_0_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_phy_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
