Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:41:13 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.172        0.000                      0                25547        0.019        0.000                      0                25547        2.927        0.000                       0                  9928  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.172        0.000                      0                25547        0.019        0.000                      0                25547        2.927        0.000                       0                  9928  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            down_24_write/out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.645ns (13.608%)  route 4.095ns (86.392%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.036     0.036    fsm0/clk
    SLICE_X26Y126        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=127, routed)         0.652     0.784    fsm0/out_reg_n_0_[0]
    SLICE_X25Y122        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     0.884 r  fsm0/out[0]_i_2__13/O
                         net (fo=16, routed)          0.450     1.334    fsm0/out_reg[0]_18
    SLICE_X25Y135        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.414 r  fsm0/out[0]_i_3__5/O
                         net (fo=16, routed)          0.500     1.914    fsm0/go_14
    SLICE_X27Y116        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     1.952 r  fsm0/done_buf[0]_i_4__3/O
                         net (fo=1, routed)           0.056     2.008    fsm0/done_buf[0]_i_4__3_n_0
    SLICE_X27Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.157 r  fsm0/done_buf[0]_i_2__14/O
                         net (fo=135, routed)         1.265     3.422    pe_24/fsm0/pe_24_top1
    SLICE_X40Y145        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.604 r  pe_24/fsm0/out[31]_i_1__84/O
                         net (fo=65, routed)          1.172     4.776    down_24_write/down_24_write_write_en
    SLICE_X31Y131        FDRE                                         r  down_24_write/out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=10503, unset)        0.026     7.026    down_24_write/clk
    SLICE_X31Y131        FDRE                                         r  down_24_write/out_reg[8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y131        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     6.948    down_24_write/out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            down_24_write/out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.645ns (13.636%)  route 4.085ns (86.364%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.036     0.036    fsm0/clk
    SLICE_X26Y126        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=127, routed)         0.652     0.784    fsm0/out_reg_n_0_[0]
    SLICE_X25Y122        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     0.884 r  fsm0/out[0]_i_2__13/O
                         net (fo=16, routed)          0.450     1.334    fsm0/out_reg[0]_18
    SLICE_X25Y135        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.414 r  fsm0/out[0]_i_3__5/O
                         net (fo=16, routed)          0.500     1.914    fsm0/go_14
    SLICE_X27Y116        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     1.952 r  fsm0/done_buf[0]_i_4__3/O
                         net (fo=1, routed)           0.056     2.008    fsm0/done_buf[0]_i_4__3_n_0
    SLICE_X27Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.157 r  fsm0/done_buf[0]_i_2__14/O
                         net (fo=135, routed)         1.265     3.422    pe_24/fsm0/pe_24_top1
    SLICE_X40Y145        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.604 r  pe_24/fsm0/out[31]_i_1__84/O
                         net (fo=65, routed)          1.162     4.766    down_24_write/down_24_write_write_en
    SLICE_X37Y119        FDRE                                         r  down_24_write/out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=10503, unset)        0.026     7.026    down_24_write/clk
    SLICE_X37Y119        FDRE                                         r  down_24_write/out_reg[3]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X37Y119        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     6.947    down_24_write/out_reg[3]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 fsm0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_05_read/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.920ns (19.175%)  route 3.878ns (80.825%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.036     0.036    fsm0/clk
    SLICE_X26Y125        FDRE                                         r  fsm0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm0/out_reg[5]/Q
                         net (fo=52, routed)          0.405     0.537    fsm0/out_reg_n_0_[5]
    SLICE_X27Y127        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     0.658 f  fsm0/out[0]_i_3__4/O
                         net (fo=22, routed)          0.642     1.300    fsm0/out[0]_i_3__4_n_0
    SLICE_X24Y158        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     1.447 r  fsm0/out[0]_i_4__1/O
                         net (fo=85, routed)          0.754     2.201    par_done_reg164/out_reg[0]_2
    SLICE_X27Y170        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     2.315 r  par_done_reg164/out[31]_i_6__2/O
                         net (fo=1, routed)           0.183     2.498    par_done_reg404/out_reg[0]_5
    SLICE_X29Y170        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     2.645 r  par_done_reg404/out[31]_i_1__115/O
                         net (fo=36, routed)          0.577     3.222    par_done_reg404/top_05_read_write_en
    SLICE_X29Y130        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.338 r  par_done_reg404/mem_reg_0_7_0_0_i_1__2/O
                         net (fo=32, routed)          1.248     4.586    t5/mem_reg_0_7_11_11/A0
    SLICE_X43Y130        RAMS32 (Prop_G6LUT_SLICEM_ADR0_O)
                                                      0.179     4.765 r  t5/mem_reg_0_7_11_11/SP/O
                         net (fo=1, routed)           0.069     4.834    top_05_read/read_data__3[11]
    SLICE_X43Y130        FDRE                                         r  top_05_read/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=10503, unset)        0.026     7.026    top_05_read/clk
    SLICE_X43Y130        FDRE                                         r  top_05_read/out_reg[11]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y130        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    top_05_read/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 fsm0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_05_read/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.942ns (19.699%)  route 3.840ns (80.301%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.036     0.036    fsm0/clk
    SLICE_X26Y125        FDRE                                         r  fsm0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm0/out_reg[5]/Q
                         net (fo=52, routed)          0.405     0.537    fsm0/out_reg_n_0_[5]
    SLICE_X27Y127        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     0.658 f  fsm0/out[0]_i_3__4/O
                         net (fo=22, routed)          0.642     1.300    fsm0/out[0]_i_3__4_n_0
    SLICE_X24Y158        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     1.447 r  fsm0/out[0]_i_4__1/O
                         net (fo=85, routed)          0.754     2.201    par_done_reg164/out_reg[0]_2
    SLICE_X27Y170        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     2.315 r  par_done_reg164/out[31]_i_6__2/O
                         net (fo=1, routed)           0.183     2.498    par_done_reg404/out_reg[0]_5
    SLICE_X29Y170        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     2.645 r  par_done_reg404/out[31]_i_1__115/O
                         net (fo=36, routed)          0.577     3.222    par_done_reg404/top_05_read_write_en
    SLICE_X29Y130        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.338 r  par_done_reg404/mem_reg_0_7_0_0_i_1__2/O
                         net (fo=32, routed)          1.248     4.586    t5/mem_reg_0_7_12_12/A0
    SLICE_X43Y130        RAMS32 (Prop_G5LUT_SLICEM_ADR0_O)
                                                      0.201     4.787 r  t5/mem_reg_0_7_12_12/SP/O
                         net (fo=1, routed)           0.031     4.818    top_05_read/read_data__3[12]
    SLICE_X43Y130        FDRE                                         r  top_05_read/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=10503, unset)        0.026     7.026    top_05_read/clk
    SLICE_X43Y130        FDRE                                         r  top_05_read/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y130        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    top_05_read/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 fsm0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_05/mul/out_tmp0/DSP_A_B_DATA_INST/A[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.819ns (18.343%)  route 3.646ns (81.657%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.036     0.036    fsm0/clk
    SLICE_X26Y125        FDRE                                         r  fsm0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm0/out_reg[5]/Q
                         net (fo=52, routed)          0.405     0.537    fsm0/out_reg_n_0_[5]
    SLICE_X27Y127        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     0.658 f  fsm0/out[0]_i_3__4/O
                         net (fo=22, routed)          0.408     1.066    fsm0/out[0]_i_3__4_n_0
    SLICE_X24Y123        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     1.183 r  fsm0/out[0]_i_2__11/O
                         net (fo=41, routed)          0.444     1.627    fsm0/out_reg[2]_2
    SLICE_X24Y115        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.176     1.803 r  fsm0/out[0]_i_3__3/O
                         net (fo=24, routed)          0.367     2.170    fsm0/go_3
    SLICE_X24Y119        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     2.232 r  fsm0/done_buf[0]_i_4__0/O
                         net (fo=1, routed)           0.214     2.446    fsm0/done_buf[0]_i_4__0_n_0
    SLICE_X25Y118        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.546 r  fsm0/done_buf[0]_i_2__4/O
                         net (fo=135, routed)         1.385     3.931    pe_05/mul/pe_05_top1
    SLICE_X43Y129        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     4.078 r  pe_05/mul/out_tmp0_i_31/O
                         net (fo=2, routed)           0.423     4.501    pe_05/mul/out_tmp0/A[1]
    DSP48E2_X4Y49        DSP_A_B_DATA                                 r  pe_05/mul/out_tmp0/DSP_A_B_DATA_INST/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=10503, unset)        0.044     7.044    pe_05/mul/out_tmp0/CLK
    DSP48E2_X4Y49        DSP_A_B_DATA                                 r  pe_05/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y49        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[1])
                                                     -0.307     6.702    pe_05/mul/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 fsm0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_05_read/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.918ns (19.213%)  route 3.860ns (80.787%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.036     0.036    fsm0/clk
    SLICE_X26Y125        FDRE                                         r  fsm0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm0/out_reg[5]/Q
                         net (fo=52, routed)          0.405     0.537    fsm0/out_reg_n_0_[5]
    SLICE_X27Y127        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     0.658 f  fsm0/out[0]_i_3__4/O
                         net (fo=22, routed)          0.642     1.300    fsm0/out[0]_i_3__4_n_0
    SLICE_X24Y158        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     1.447 r  fsm0/out[0]_i_4__1/O
                         net (fo=85, routed)          0.754     2.201    par_done_reg164/out_reg[0]_2
    SLICE_X27Y170        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     2.315 r  par_done_reg164/out[31]_i_6__2/O
                         net (fo=1, routed)           0.183     2.498    par_done_reg404/out_reg[0]_5
    SLICE_X29Y170        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     2.645 r  par_done_reg404/out[31]_i_1__115/O
                         net (fo=36, routed)          0.577     3.222    par_done_reg404/top_05_read_write_en
    SLICE_X29Y130        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.338 r  par_done_reg404/mem_reg_0_7_0_0_i_1__2/O
                         net (fo=32, routed)          1.221     4.559    t5/mem_reg_0_7_13_13/A0
    SLICE_X43Y130        RAMS32 (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.177     4.736 r  t5/mem_reg_0_7_13_13/SP/O
                         net (fo=1, routed)           0.078     4.814    top_05_read/read_data__3[13]
    SLICE_X43Y130        FDRE                                         r  top_05_read/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=10503, unset)        0.026     7.026    top_05_read/clk
    SLICE_X43Y130        FDRE                                         r  top_05_read/out_reg[13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y130        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    top_05_read/out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 fsm0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_05/mul/out_tmp0/DSP_A_B_DATA_INST/A[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.789ns (17.718%)  route 3.664ns (82.282%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.036     0.036    fsm0/clk
    SLICE_X26Y125        FDRE                                         r  fsm0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm0/out_reg[5]/Q
                         net (fo=52, routed)          0.405     0.537    fsm0/out_reg_n_0_[5]
    SLICE_X27Y127        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     0.658 f  fsm0/out[0]_i_3__4/O
                         net (fo=22, routed)          0.408     1.066    fsm0/out[0]_i_3__4_n_0
    SLICE_X24Y123        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     1.183 r  fsm0/out[0]_i_2__11/O
                         net (fo=41, routed)          0.444     1.627    fsm0/out_reg[2]_2
    SLICE_X24Y115        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.176     1.803 r  fsm0/out[0]_i_3__3/O
                         net (fo=24, routed)          0.367     2.170    fsm0/go_3
    SLICE_X24Y119        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     2.232 r  fsm0/done_buf[0]_i_4__0/O
                         net (fo=1, routed)           0.214     2.446    fsm0/done_buf[0]_i_4__0_n_0
    SLICE_X25Y118        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.546 r  fsm0/done_buf[0]_i_2__4/O
                         net (fo=135, routed)         1.455     4.001    pe_05/mul/pe_05_top1
    SLICE_X42Y129        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     4.118 r  pe_05/mul/out_tmp0_i_30/O
                         net (fo=2, routed)           0.371     4.489    pe_05/mul/out_tmp0/A[2]
    DSP48E2_X4Y49        DSP_A_B_DATA                                 r  pe_05/mul/out_tmp0/DSP_A_B_DATA_INST/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=10503, unset)        0.044     7.044    pe_05/mul/out_tmp0/CLK
    DSP48E2_X4Y49        DSP_A_B_DATA                                 r  pe_05/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y49        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[2])
                                                     -0.310     6.699    pe_05/mul/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 fsm0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_05_read/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.946ns (19.828%)  route 3.825ns (80.172%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.036     0.036    fsm0/clk
    SLICE_X26Y125        FDRE                                         r  fsm0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm0/out_reg[5]/Q
                         net (fo=52, routed)          0.405     0.537    fsm0/out_reg_n_0_[5]
    SLICE_X27Y127        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     0.658 f  fsm0/out[0]_i_3__4/O
                         net (fo=22, routed)          0.642     1.300    fsm0/out[0]_i_3__4_n_0
    SLICE_X24Y158        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     1.447 r  fsm0/out[0]_i_4__1/O
                         net (fo=85, routed)          0.754     2.201    par_done_reg164/out_reg[0]_2
    SLICE_X27Y170        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     2.315 r  par_done_reg164/out[31]_i_6__2/O
                         net (fo=1, routed)           0.183     2.498    par_done_reg404/out_reg[0]_5
    SLICE_X29Y170        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     2.645 r  par_done_reg404/out[31]_i_1__115/O
                         net (fo=36, routed)          0.577     3.222    par_done_reg404/top_05_read_write_en
    SLICE_X29Y130        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.338 r  par_done_reg404/mem_reg_0_7_0_0_i_1__2/O
                         net (fo=32, routed)          1.221     4.559    t5/mem_reg_0_7_14_14/A0
    SLICE_X43Y130        RAMS32 (Prop_F5LUT_SLICEM_ADR0_O)
                                                      0.205     4.764 r  t5/mem_reg_0_7_14_14/SP/O
                         net (fo=1, routed)           0.043     4.807    top_05_read/read_data__3[14]
    SLICE_X43Y130        FDRE                                         r  top_05_read/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=10503, unset)        0.026     7.026    top_05_read/clk
    SLICE_X43Y130        FDRE                                         r  top_05_read/out_reg[14]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y130        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    top_05_read/out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 fsm0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_23/mul/out_tmp_reg/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.786ns (17.267%)  route 3.766ns (82.733%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.036     0.036    fsm0/clk
    SLICE_X26Y125        FDRE                                         r  fsm0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[5]/Q
                         net (fo=52, routed)          0.405     0.537    fsm0/out_reg_n_0_[5]
    SLICE_X27Y127        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     0.658 r  fsm0/out[0]_i_3__4/O
                         net (fo=22, routed)          0.408     1.066    fsm0/out[0]_i_3__4_n_0
    SLICE_X24Y123        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     1.183 f  fsm0/out[0]_i_2__11/O
                         net (fo=41, routed)          0.444     1.627    fsm0/out_reg[2]_2
    SLICE_X24Y115        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.176     1.803 f  fsm0/out[0]_i_3__3/O
                         net (fo=24, routed)          0.298     2.101    fsm0/go_3
    SLICE_X24Y119        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     2.139 f  fsm0/done_buf[0]_i_3__12/O
                         net (fo=1, routed)           0.245     2.384    fsm0/done_buf[0]_i_3__12_n_0
    SLICE_X27Y119        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     2.448 f  fsm0/done_buf[0]_i_2__13/O
                         net (fo=135, routed)         1.033     3.481    pe_23/fsm0/pe_23_top1
    SLICE_X37Y140        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.655 r  pe_23/fsm0/done_buf[1]_i_1__19/O
                         net (fo=53, routed)          0.933     4.588    pe_23/mul/out_tmp_reg/RSTP
    DSP48E2_X3Y56        DSP_OUTPUT                                   r  pe_23/mul/out_tmp_reg/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=10503, unset)        0.044     7.044    pe_23/mul/out_tmp_reg/CLK
    DSP48E2_X3Y56        DSP_OUTPUT                                   r  pe_23/mul/out_tmp_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    pe_23/mul/out_tmp_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_53_read/out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.568ns (12.103%)  route 4.125ns (87.897%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.036     0.036    fsm0/clk
    SLICE_X26Y126        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm0/out_reg[0]/Q
                         net (fo=127, routed)         1.257     1.389    fsm0/out_reg_n_0_[0]
    SLICE_X24Y162        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.537 r  fsm0/out[0]_i_2__26/O
                         net (fo=109, routed)         0.615     2.152    fsm0/out_reg[0]_27
    SLICE_X26Y175        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.328 r  fsm0/out[31]_i_3__83/O
                         net (fo=1, routed)           0.157     2.485    fsm0/out[31]_i_3__83_n_0
    SLICE_X27Y176        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     2.633 r  fsm0/out[31]_i_1__173/O
                         net (fo=33, routed)          2.096     4.729    left_53_read/left_53_read_write_en
    SLICE_X30Y86         FDRE                                         r  left_53_read/out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=10503, unset)        0.024     7.024    left_53_read/clk
    SLICE_X30Y86         FDRE                                         r  left_53_read/out_reg[20]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y86         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     6.947    left_53_read/out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                  2.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 left_53_read/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_53_write/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.012     0.012    left_53_read/clk
    SLICE_X30Y86         FDRE                                         r  left_53_read/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  left_53_read/out_reg[29]/Q
                         net (fo=2, routed)           0.033     0.084    right_53_write/out_reg[29]_1
    SLICE_X30Y86         FDRE                                         r  right_53_write/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.018     0.018    right_53_write/clk
    SLICE_X30Y86         FDRE                                         r  right_53_write/out_reg[29]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y86         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    right_53_write/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 left_53_read/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_53_write/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.013     0.013    left_53_read/clk
    SLICE_X30Y96         FDRE                                         r  left_53_read/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  left_53_read/out_reg[13]/Q
                         net (fo=2, routed)           0.035     0.087    right_53_write/out_reg[13]_1
    SLICE_X30Y96         FDRE                                         r  right_53_write/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.019     0.019    right_53_write/clk
    SLICE_X30Y96         FDRE                                         r  right_53_write/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y96         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    right_53_write/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 right_11_write/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_12_read/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.013     0.013    right_11_write/clk
    SLICE_X34Y127        FDRE                                         r  right_11_write/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  right_11_write/out_reg[10]/Q
                         net (fo=1, routed)           0.054     0.106    left_12_read/out_reg[10]_1
    SLICE_X35Y127        FDRE                                         r  left_12_read/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.018     0.018    left_12_read/clk
    SLICE_X35Y127        FDRE                                         r  left_12_read/out_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y127        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    left_12_read/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 right_12_write/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_13_read/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.013     0.013    right_12_write/clk
    SLICE_X40Y128        FDRE                                         r  right_12_write/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  right_12_write/out_reg[16]/Q
                         net (fo=1, routed)           0.054     0.106    left_13_read/out_reg[16]_1
    SLICE_X41Y128        FDRE                                         r  left_13_read/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.018     0.018    left_13_read/clk
    SLICE_X41Y128        FDRE                                         r  left_13_read/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y128        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    left_13_read/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pe_11/mul/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/mul_reg/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.013     0.013    pe_11/mul/clk
    SLICE_X29Y121        FDRE                                         r  pe_11/mul/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe_11/mul/out_reg[24]/Q
                         net (fo=1, routed)           0.055     0.106    pe_11/mul_reg/out_reg[31]_1[24]
    SLICE_X30Y121        FDRE                                         r  pe_11/mul_reg/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.018     0.018    pe_11/mul_reg/clk
    SLICE_X30Y121        FDRE                                         r  pe_11/mul_reg/out_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y121        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_11/mul_reg/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pe_11/mul/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/mul_reg/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.013     0.013    pe_11/mul/clk
    SLICE_X29Y121        FDRE                                         r  pe_11/mul/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe_11/mul/out_reg[25]/Q
                         net (fo=1, routed)           0.055     0.106    pe_11/mul_reg/out_reg[31]_1[25]
    SLICE_X30Y121        FDRE                                         r  pe_11/mul_reg/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.018     0.018    pe_11/mul_reg/clk
    SLICE_X30Y121        FDRE                                         r  pe_11/mul_reg/out_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y121        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_11/mul_reg/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 down_10_write/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_20_read/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.012     0.012    down_10_write/clk
    SLICE_X23Y126        FDRE                                         r  down_10_write/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  down_10_write/out_reg[4]/Q
                         net (fo=1, routed)           0.055     0.106    top_20_read/out_reg[4]_1
    SLICE_X22Y126        FDRE                                         r  top_20_read/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.018     0.018    top_20_read/clk
    SLICE_X22Y126        FDRE                                         r  top_20_read/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y126        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    top_20_read/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pe_55/mul/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_55/mul_reg/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.013     0.013    pe_55/mul/clk
    SLICE_X27Y66         FDRE                                         r  pe_55/mul/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe_55/mul/out_reg[9]/Q
                         net (fo=1, routed)           0.055     0.107    pe_55/mul_reg/out_reg[31]_1[9]
    SLICE_X27Y67         FDRE                                         r  pe_55/mul_reg/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.019     0.019    pe_55/mul_reg/clk
    SLICE_X27Y67         FDRE                                         r  pe_55/mul_reg/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y67         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_55/mul_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 top_20_read/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            down_20_write/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.012     0.012    top_20_read/clk
    SLICE_X22Y132        FDRE                                         r  top_20_read/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  top_20_read/out_reg[25]/Q
                         net (fo=2, routed)           0.056     0.107    down_20_write/out_reg[25]_1
    SLICE_X21Y132        FDRE                                         r  down_20_write/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.018     0.018    down_20_write/clk
    SLICE_X21Y132        FDRE                                         r  down_20_write/out_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y132        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    down_20_write/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 right_01_write/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_02_read/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.013     0.013    right_01_write/clk
    SLICE_X35Y112        FDRE                                         r  right_01_write/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  right_01_write/out_reg[14]/Q
                         net (fo=1, routed)           0.056     0.108    left_02_read/out_reg[14]_1
    SLICE_X35Y113        FDRE                                         r  left_02_read/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10503, unset)        0.019     0.019    left_02_read/clk
    SLICE_X35Y113        FDRE                                         r  left_02_read/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y113        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    left_02_read/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  l0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  l0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  l0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  l0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  l0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  l0/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  l0/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  l0/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  l0/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  l0/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  l0/mem_reg_0_7_13_13/SP/CLK



