<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/taiga/core/taiga.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/*</span>
<a name="l-2"></a><span class="cm"> * Copyright Â© 2017, 2018, 2019 Eric Matthews,  Lesley Shannon</span>
<a name="l-3"></a><span class="cm"> *</span>
<a name="l-4"></a><span class="cm"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-5"></a><span class="cm"> * you may not use this file except in compliance with the License.</span>
<a name="l-6"></a><span class="cm"> * You may obtain a copy of the License at</span>
<a name="l-7"></a><span class="cm"> *</span>
<a name="l-8"></a><span class="cm"> * http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-9"></a><span class="cm"> *</span>
<a name="l-10"></a><span class="cm"> * Unless required by applicable law or agreed to in writing, software</span>
<a name="l-11"></a><span class="cm"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-12"></a><span class="cm"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-13"></a><span class="cm"> * See the License for the specific language governing permissions and</span>
<a name="l-14"></a><span class="cm"> * limitations under the License.</span>
<a name="l-15"></a><span class="cm"> *</span>
<a name="l-16"></a><span class="cm"> * Initial code developed under the supervision of Dr. Lesley Shannon,</span>
<a name="l-17"></a><span class="cm"> * Reconfigurable Computing Lab, Simon Fraser University.</span>
<a name="l-18"></a><span class="cm"> *</span>
<a name="l-19"></a><span class="cm"> * Author(s):</span>
<a name="l-20"></a><span class="cm"> *             Eric Matthews &lt;ematthew@sfu.ca&gt;</span>
<a name="l-21"></a><span class="cm"> */</span>
<a name="l-22"></a>
<a name="l-23"></a><span class="kn">import</span> <span class="nn">taiga_config::*</span><span class="p">;</span>
<a name="l-24"></a><span class="kn">import</span> <span class="nn">riscv_types::*</span><span class="p">;</span>
<a name="l-25"></a><span class="kn">import</span> <span class="nn">taiga_types::*</span><span class="p">;</span>
<a name="l-26"></a>
<a name="l-27"></a><span class="k">module</span> <span class="n">taiga</span> <span class="p">(</span>
<a name="l-28"></a>        <span class="k">input</span> <span class="kt">logic</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-29"></a>        <span class="k">input</span> <span class="kt">logic</span> <span class="n">rst</span><span class="p">,</span>
<a name="l-30"></a>
<a name="l-31"></a>        <span class="n">local_memory_interface</span><span class="p">.</span><span class="n">master</span> <span class="n">instruction_bram</span><span class="p">,</span>
<a name="l-32"></a>        <span class="n">local_memory_interface</span><span class="p">.</span><span class="n">master</span> <span class="n">data_bram</span><span class="p">,</span>
<a name="l-33"></a>
<a name="l-34"></a>        <span class="n">axi_interface</span><span class="p">.</span><span class="n">master</span> <span class="n">m_axi</span><span class="p">,</span>
<a name="l-35"></a>        <span class="n">avalon_interface</span><span class="p">.</span><span class="n">master</span> <span class="n">m_avalon</span><span class="p">,</span>
<a name="l-36"></a>        <span class="n">wishbone_interface</span><span class="p">.</span><span class="n">master</span> <span class="n">m_wishbone</span><span class="p">,</span>
<a name="l-37"></a>
<a name="l-38"></a>        <span class="k">output</span> <span class="n">trace_outputs_t</span> <span class="n">tr</span><span class="p">,</span>
<a name="l-39"></a>
<a name="l-40"></a>        <span class="n">l2_requester_interface</span><span class="p">.</span><span class="n">master</span> <span class="n">l2</span><span class="p">,</span>
<a name="l-41"></a>
<a name="l-42"></a>        <span class="k">input</span> <span class="kt">logic</span> <span class="n">timer_interrupt</span><span class="p">,</span>
<a name="l-43"></a>        <span class="k">input</span> <span class="kt">logic</span> <span class="n">interrupt</span>
<a name="l-44"></a>        <span class="p">);</span>
<a name="l-45"></a>
<a name="l-46"></a>    <span class="n">l1_arbiter_request_interface</span> <span class="n">l1_request</span><span class="p">[</span><span class="n">L1_CONNECTIONS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]();</span>
<a name="l-47"></a>    <span class="n">l1_arbiter_return_interface</span> <span class="n">l1_response</span><span class="p">[</span><span class="n">L1_CONNECTIONS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]();</span>
<a name="l-48"></a>    <span class="kt">logic</span> <span class="n">sc_complete</span><span class="p">;</span>
<a name="l-49"></a>    <span class="kt">logic</span> <span class="n">sc_success</span><span class="p">;</span>
<a name="l-50"></a>
<a name="l-51"></a>    <span class="n">branch_predictor_interface</span> <span class="n">bp</span><span class="p">();</span>
<a name="l-52"></a>    <span class="n">branch_results_t</span> <span class="n">br_results</span><span class="p">;</span>
<a name="l-53"></a>    <span class="kt">logic</span> <span class="n">branch_flush</span><span class="p">;</span>
<a name="l-54"></a>    <span class="kt">logic</span> <span class="n">potential_branch_exception</span><span class="p">;</span>
<a name="l-55"></a>    <span class="n">exception_packet_t</span> <span class="n">br_exception</span><span class="p">;</span>
<a name="l-56"></a>    <span class="kt">logic</span> <span class="n">branch_exception_is_jump</span><span class="p">;</span>
<a name="l-57"></a>
<a name="l-58"></a>    <span class="n">ras_interface</span> <span class="n">ras</span><span class="p">();</span>
<a name="l-59"></a>
<a name="l-60"></a>    <span class="n">issue_packet_t</span> <span class="n">issue</span><span class="p">;</span>
<a name="l-61"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rs_data</span> <span class="p">[</span><span class="n">REGFILE_READ_PORTS</span><span class="p">];</span>
<a name="l-62"></a>
<a name="l-63"></a>
<a name="l-64"></a>    <span class="n">alu_inputs_t</span> <span class="n">alu_inputs</span><span class="p">;</span>
<a name="l-65"></a>    <span class="n">load_store_inputs_t</span> <span class="n">ls_inputs</span><span class="p">;</span>
<a name="l-66"></a>    <span class="n">branch_inputs_t</span> <span class="n">branch_inputs</span><span class="p">;</span>
<a name="l-67"></a>    <span class="n">mul_inputs_t</span> <span class="n">mul_inputs</span><span class="p">;</span>
<a name="l-68"></a>    <span class="n">div_inputs_t</span> <span class="n">div_inputs</span><span class="p">;</span>
<a name="l-69"></a>    <span class="n">gc_inputs_t</span> <span class="n">gc_inputs</span><span class="p">;</span>
<a name="l-70"></a>
<a name="l-71"></a>    <span class="n">unit_issue_interface</span> <span class="n">unit_issue</span> <span class="p">[</span><span class="n">NUM_UNITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]();</span>
<a name="l-72"></a>    <span class="kt">logic</span> <span class="n">alu_issued</span><span class="p">;</span>
<a name="l-73"></a>
<a name="l-74"></a>    <span class="n">exception_packet_t</span>  <span class="n">ls_exception</span><span class="p">;</span>
<a name="l-75"></a>    <span class="kt">logic</span> <span class="n">ls_exception_is_store</span><span class="p">;</span>
<a name="l-76"></a>
<a name="l-77"></a>    <span class="n">unit_writeback_interface</span> <span class="n">unit_wb</span>  <span class="p">[</span><span class="n">NUM_WB_UNITS</span><span class="p">]();</span>
<a name="l-78"></a>
<a name="l-79"></a>    <span class="n">mmu_interface</span> <span class="n">immu</span><span class="p">();</span>
<a name="l-80"></a>    <span class="n">mmu_interface</span> <span class="n">dmmu</span><span class="p">();</span>
<a name="l-81"></a>
<a name="l-82"></a>    <span class="n">tlb_interface</span> <span class="n">itlb</span><span class="p">();</span>
<a name="l-83"></a>    <span class="n">tlb_interface</span> <span class="n">dtlb</span><span class="p">();</span>
<a name="l-84"></a>    <span class="kt">logic</span> <span class="n">tlb_on</span><span class="p">;</span>
<a name="l-85"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">ASIDLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">asid</span><span class="p">;</span>
<a name="l-86"></a>
<a name="l-87"></a>    <span class="c1">//Instruction ID/Metadata</span>
<a name="l-88"></a>        <span class="c1">//ID issuing</span>
<a name="l-89"></a>    <span class="n">id_t</span> <span class="n">pc_id</span><span class="p">;</span>
<a name="l-90"></a>    <span class="kt">logic</span> <span class="n">pc_id_available</span><span class="p">;</span>
<a name="l-91"></a>    <span class="kt">logic</span> <span class="n">pc_id_assigned</span><span class="p">;</span>
<a name="l-92"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">if_pc</span><span class="p">;</span>
<a name="l-93"></a>        <span class="c1">//Fetch stage</span>
<a name="l-94"></a>    <span class="n">id_t</span> <span class="n">fetch_id</span><span class="p">;</span>
<a name="l-95"></a>    <span class="kt">logic</span> <span class="n">fetch_complete</span><span class="p">;</span>
<a name="l-96"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">fetch_instruction</span><span class="p">;</span>
<a name="l-97"></a>    <span class="kt">logic</span> <span class="n">fetch_address_valid</span><span class="p">;</span>
<a name="l-98"></a>        <span class="c1">//Decode stage</span>
<a name="l-99"></a>    <span class="kt">logic</span> <span class="n">decode_advance</span><span class="p">;</span>
<a name="l-100"></a>    <span class="n">decode_packet_t</span> <span class="n">decode</span><span class="p">;</span>
<a name="l-101"></a>        <span class="c1">//Issue stage</span>
<a name="l-102"></a>    <span class="n">id_t</span> <span class="n">rs_id</span> <span class="p">[</span><span class="n">REGFILE_READ_PORTS</span><span class="p">];</span>
<a name="l-103"></a>    <span class="kt">logic</span> <span class="n">rs_inuse</span> <span class="p">[</span><span class="n">REGFILE_READ_PORTS</span><span class="p">];</span>
<a name="l-104"></a>    <span class="kt">logic</span> <span class="n">rs_id_inuse</span> <span class="p">[</span><span class="n">REGFILE_READ_PORTS</span><span class="p">];</span>
<a name="l-105"></a>        <span class="c1">//Branch predictor</span>
<a name="l-106"></a>    <span class="n">branch_metadata_t</span> <span class="n">branch_metadata_if</span><span class="p">;</span>
<a name="l-107"></a>    <span class="n">branch_metadata_t</span> <span class="n">branch_metadata_ex</span><span class="p">;</span>
<a name="l-108"></a>        <span class="c1">//ID freeing</span>
<a name="l-109"></a>    <span class="kt">logic</span> <span class="n">store_complete</span><span class="p">;</span>
<a name="l-110"></a>    <span class="n">id_t</span> <span class="n">store_id</span><span class="p">;</span>
<a name="l-111"></a>    <span class="kt">logic</span> <span class="n">branch_complete</span><span class="p">;</span>
<a name="l-112"></a>    <span class="n">id_t</span> <span class="n">branch_id</span><span class="p">;</span>
<a name="l-113"></a>    <span class="kt">logic</span> <span class="n">system_op_or_exception_complete</span><span class="p">;</span>
<a name="l-114"></a>    <span class="kt">logic</span> <span class="n">exception_with_rd_complete</span><span class="p">;</span>
<a name="l-115"></a>    <span class="n">id_t</span> <span class="n">system_op_or_exception_id</span><span class="p">;</span>
<a name="l-116"></a>    <span class="kt">logic</span> <span class="n">instruction_retired</span><span class="p">;</span>
<a name="l-117"></a>    <span class="kt">logic</span> <span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">MAX_COMPLETE_COUNT</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">retire_inc</span><span class="p">;</span>
<a name="l-118"></a>        <span class="c1">//Exception</span>
<a name="l-119"></a>    <span class="n">id_t</span> <span class="n">exception_id</span><span class="p">;</span>
<a name="l-120"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">exception_pc</span><span class="p">;</span>
<a name="l-121"></a>
<a name="l-122"></a>    <span class="c1">//Global Control</span>
<a name="l-123"></a>    <span class="kt">logic</span> <span class="n">gc_init_clear</span><span class="p">;</span>
<a name="l-124"></a>    <span class="kt">logic</span> <span class="n">gc_fetch_hold</span><span class="p">;</span>
<a name="l-125"></a>    <span class="kt">logic</span> <span class="n">gc_issue_hold</span><span class="p">;</span>
<a name="l-126"></a>    <span class="kt">logic</span> <span class="n">gc_issue_flush</span><span class="p">;</span>
<a name="l-127"></a>    <span class="kt">logic</span> <span class="n">gc_fetch_flush</span><span class="p">;</span>
<a name="l-128"></a>    <span class="kt">logic</span> <span class="n">gc_fetch_pc_override</span><span class="p">;</span>
<a name="l-129"></a>    <span class="kt">logic</span> <span class="n">gc_supress_writeback</span><span class="p">;</span>
<a name="l-130"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">gc_fetch_pc</span><span class="p">;</span>
<a name="l-131"></a>
<a name="l-132"></a>    <span class="kt">logic</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">csr_rd</span><span class="p">;</span>
<a name="l-133"></a>    <span class="n">id_t</span> <span class="n">csr_id</span><span class="p">;</span>
<a name="l-134"></a>    <span class="kt">logic</span> <span class="n">csr_done</span><span class="p">;</span>
<a name="l-135"></a>    <span class="kt">logic</span> <span class="n">ls_is_idle</span><span class="p">;</span>
<a name="l-136"></a>
<a name="l-137"></a>    <span class="c1">//Decode Unit and Fetch Unit</span>
<a name="l-138"></a>    <span class="kt">logic</span> <span class="n">illegal_instruction</span><span class="p">;</span>
<a name="l-139"></a>    <span class="kt">logic</span> <span class="n">instruction_issued</span><span class="p">;</span>
<a name="l-140"></a>    <span class="kt">logic</span> <span class="n">gc_flush_required</span><span class="p">;</span>
<a name="l-141"></a>
<a name="l-142"></a>    <span class="c1">//LS</span>
<a name="l-143"></a>    <span class="n">writeback_store_interface</span> <span class="n">wb_store</span><span class="p">();</span>
<a name="l-144"></a>
<a name="l-145"></a>    <span class="c1">//WB</span>
<a name="l-146"></a>    <span class="n">id_t</span> <span class="n">ids_retiring</span> <span class="p">[</span><span class="n">COMMIT_PORTS</span><span class="p">];</span>
<a name="l-147"></a>    <span class="kt">logic</span> <span class="n">retired</span> <span class="p">[</span><span class="n">COMMIT_PORTS</span><span class="p">];</span>
<a name="l-148"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">retired_rd_addr</span> <span class="p">[</span><span class="n">COMMIT_PORTS</span><span class="p">];</span>
<a name="l-149"></a>    <span class="n">id_t</span> <span class="n">id_for_rd</span> <span class="p">[</span><span class="n">COMMIT_PORTS</span><span class="p">];</span>
<a name="l-150"></a>
<a name="l-151"></a>    <span class="c1">//Trace Interface Signals</span>
<a name="l-152"></a>    <span class="kt">logic</span> <span class="n">tr_operand_stall</span><span class="p">;</span>
<a name="l-153"></a>    <span class="kt">logic</span> <span class="n">tr_unit_stall</span><span class="p">;</span>
<a name="l-154"></a>    <span class="kt">logic</span> <span class="n">tr_no_id_stall</span><span class="p">;</span>
<a name="l-155"></a>    <span class="kt">logic</span> <span class="n">tr_no_instruction_stall</span><span class="p">;</span>
<a name="l-156"></a>    <span class="kt">logic</span> <span class="n">tr_other_stall</span><span class="p">;</span>
<a name="l-157"></a>    <span class="kt">logic</span> <span class="n">tr_branch_operand_stall</span><span class="p">;</span>
<a name="l-158"></a>    <span class="kt">logic</span> <span class="n">tr_alu_operand_stall</span><span class="p">;</span>
<a name="l-159"></a>    <span class="kt">logic</span> <span class="n">tr_ls_operand_stall</span><span class="p">;</span>
<a name="l-160"></a>    <span class="kt">logic</span> <span class="n">tr_div_operand_stall</span><span class="p">;</span>
<a name="l-161"></a>
<a name="l-162"></a>    <span class="kt">logic</span> <span class="n">tr_alu_op</span><span class="p">;</span>
<a name="l-163"></a>    <span class="kt">logic</span> <span class="n">tr_branch_or_jump_op</span><span class="p">;</span>
<a name="l-164"></a>    <span class="kt">logic</span> <span class="n">tr_load_op</span><span class="p">;</span>
<a name="l-165"></a>    <span class="kt">logic</span> <span class="n">tr_store_op</span><span class="p">;</span>
<a name="l-166"></a>    <span class="kt">logic</span> <span class="n">tr_mul_op</span><span class="p">;</span>
<a name="l-167"></a>    <span class="kt">logic</span> <span class="n">tr_div_op</span><span class="p">;</span>
<a name="l-168"></a>    <span class="kt">logic</span> <span class="n">tr_misc_op</span><span class="p">;</span>
<a name="l-169"></a>
<a name="l-170"></a>    <span class="kt">logic</span> <span class="n">tr_instruction_issued_dec</span><span class="p">;</span>
<a name="l-171"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">tr_instruction_pc_dec</span><span class="p">;</span>
<a name="l-172"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">tr_instruction_data_dec</span><span class="p">;</span>
<a name="l-173"></a>
<a name="l-174"></a>    <span class="kt">logic</span> <span class="n">tr_branch_correct</span><span class="p">;</span>
<a name="l-175"></a>    <span class="kt">logic</span> <span class="n">tr_branch_misspredict</span><span class="p">;</span>
<a name="l-176"></a>    <span class="kt">logic</span> <span class="n">tr_return_correct</span><span class="p">;</span>
<a name="l-177"></a>    <span class="kt">logic</span> <span class="n">tr_return_misspredict</span><span class="p">;</span>
<a name="l-178"></a>
<a name="l-179"></a>    <span class="kt">logic</span> <span class="n">tr_rs1_forwarding_needed</span><span class="p">;</span>
<a name="l-180"></a>    <span class="kt">logic</span> <span class="n">tr_rs2_forwarding_needed</span><span class="p">;</span>
<a name="l-181"></a>    <span class="kt">logic</span> <span class="n">tr_rs1_and_rs2_forwarding_needed</span><span class="p">;</span>
<a name="l-182"></a>
<a name="l-183"></a>    <span class="n">unit_id_t</span> <span class="n">tr_num_instructions_completing</span><span class="p">;</span>
<a name="l-184"></a>    <span class="n">id_t</span> <span class="n">tr_num_instructions_in_flight</span><span class="p">;</span>
<a name="l-185"></a>    <span class="n">id_t</span> <span class="n">tr_num_of_instructions_pending_writeback</span><span class="p">;</span>
<a name="l-186"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-187"></a>    <span class="c1">//Implementation</span>
<a name="l-188"></a>
<a name="l-189"></a>
<a name="l-190"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-191"></a>    <span class="c1">// Memory Interface</span>
<a name="l-192"></a>    <span class="k">generate</span> <span class="k">if</span> <span class="p">(</span><span class="n">ENABLE_S_MODE</span> <span class="o">||</span> <span class="n">USE_ICACHE</span> <span class="o">||</span> <span class="n">USE_DCACHE</span><span class="p">)</span>
<a name="l-193"></a>            <span class="n">l1_arbiter</span> <span class="n">arb</span><span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-194"></a>    <span class="k">endgenerate</span>
<a name="l-195"></a>
<a name="l-196"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-197"></a>    <span class="c1">// ID support</span>
<a name="l-198"></a>    <span class="n">instruction_metadata_and_id_management</span> <span class="n">id_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-199"></a>
<a name="l-200"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-201"></a>    <span class="c1">// Fetch</span>
<a name="l-202"></a>    <span class="n">fetch</span> <span class="n">fetch_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">icache_on</span><span class="p">(</span><span class="m">&#39;1</span><span class="p">),</span> <span class="p">.</span><span class="n">tlb</span><span class="p">(</span><span class="n">itlb</span><span class="p">),</span> <span class="p">.</span><span class="n">l1_request</span><span class="p">(</span><span class="n">l1_request</span><span class="p">[</span><span class="n">L1_ICACHE_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">l1_response</span><span class="p">(</span><span class="n">l1_response</span><span class="p">[</span><span class="n">L1_ICACHE_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">exception</span><span class="p">(</span><span class="mb">1&#39;b0</span><span class="p">));</span>
<a name="l-203"></a>    <span class="n">branch_predictor</span> <span class="n">bp_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-204"></a>    <span class="n">ras</span> <span class="n">ras_block</span><span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-205"></a>    <span class="k">generate</span> <span class="k">if</span> <span class="p">(</span><span class="n">ENABLE_S_MODE</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-206"></a>            <span class="n">tlb_lut_ram</span> <span class="p">#(</span><span class="n">ITLB_WAYS</span><span class="p">,</span> <span class="n">ITLB_DEPTH</span><span class="p">)</span> <span class="n">i_tlb</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">tlb</span><span class="p">(</span><span class="n">itlb</span><span class="p">),</span> <span class="p">.</span><span class="n">mmu</span><span class="p">(</span><span class="n">immu</span><span class="p">));</span>
<a name="l-207"></a>            <span class="n">mmu</span> <span class="n">i_mmu</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span>  <span class="p">.</span><span class="n">mmu</span><span class="p">(</span><span class="n">immu</span><span class="p">)</span> <span class="p">,</span> <span class="p">.</span><span class="n">l1_request</span><span class="p">(</span><span class="n">l1_request</span><span class="p">[</span><span class="n">L1_IMMU_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">l1_response</span><span class="p">(</span><span class="n">l1_response</span><span class="p">[</span><span class="n">L1_IMMU_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">mmu_exception</span><span class="p">());</span>
<a name="l-208"></a>        <span class="k">end</span>
<a name="l-209"></a>        <span class="k">else</span> <span class="k">begin</span>
<a name="l-210"></a>            <span class="k">assign</span> <span class="n">itlb</span><span class="p">.</span><span class="n">complete</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<a name="l-211"></a>            <span class="k">assign</span> <span class="n">itlb</span><span class="p">.</span><span class="n">physical_address</span> <span class="o">=</span> <span class="n">itlb</span><span class="p">.</span><span class="n">virtual_address</span><span class="p">;</span>
<a name="l-212"></a>        <span class="k">end</span>
<a name="l-213"></a>    <span class="k">endgenerate</span>
<a name="l-214"></a>
<a name="l-215"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-216"></a>    <span class="c1">//Decode/Issue</span>
<a name="l-217"></a>    <span class="n">decode_and_issue</span> <span class="n">decode_and_issue_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-218"></a>
<a name="l-219"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-220"></a>    <span class="c1">//Register File and Writeback</span>
<a name="l-221"></a>    <span class="n">register_file_and_writeback</span> <span class="n">register_file_and_writeback_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-222"></a>
<a name="l-223"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-224"></a>    <span class="c1">//Execution Units</span>
<a name="l-225"></a>    <span class="n">branch_unit</span> <span class="n">branch_unit_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">issue</span><span class="p">(</span><span class="n">unit_issue</span><span class="p">[</span><span class="n">BRANCH_UNIT_ID</span><span class="p">]));</span>
<a name="l-226"></a>    <span class="n">alu_unit</span> <span class="n">alu_unit_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">issue</span><span class="p">(</span><span class="n">unit_issue</span><span class="p">[</span><span class="n">ALU_UNIT_WB_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">wb</span><span class="p">(</span><span class="n">unit_wb</span><span class="p">[</span><span class="n">ALU_UNIT_WB_ID</span><span class="p">]));</span>
<a name="l-227"></a>    <span class="n">load_store_unit</span> <span class="n">load_store_unit_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">dcache_on</span><span class="p">(</span><span class="mb">1&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">clear_reservation</span><span class="p">(</span><span class="mb">1&#39;b0</span><span class="p">),</span> <span class="p">.</span><span class="n">tlb</span><span class="p">(</span><span class="n">dtlb</span><span class="p">),</span> <span class="p">.</span><span class="n">issue</span><span class="p">(</span><span class="n">unit_issue</span><span class="p">[</span><span class="n">LS_UNIT_WB_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">wb</span><span class="p">(</span><span class="n">unit_wb</span><span class="p">[</span><span class="n">LS_UNIT_WB_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">l1_request</span><span class="p">(</span><span class="n">l1_request</span><span class="p">[</span><span class="n">L1_DCACHE_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">l1_response</span><span class="p">(</span><span class="n">l1_response</span><span class="p">[</span><span class="n">L1_DCACHE_ID</span><span class="p">]));</span>
<a name="l-228"></a>    <span class="k">generate</span> <span class="k">if</span> <span class="p">(</span><span class="n">ENABLE_S_MODE</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-229"></a>            <span class="n">tlb_lut_ram</span> <span class="p">#(</span><span class="n">DTLB_WAYS</span><span class="p">,</span> <span class="n">DTLB_DEPTH</span><span class="p">)</span> <span class="n">d_tlb</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">tlb</span><span class="p">(</span><span class="n">dtlb</span><span class="p">),</span> <span class="p">.</span><span class="n">mmu</span><span class="p">(</span><span class="n">dmmu</span><span class="p">));</span>
<a name="l-230"></a>            <span class="n">mmu</span> <span class="n">d_mmu</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">mmu</span><span class="p">(</span><span class="n">dmmu</span><span class="p">),</span> <span class="p">.</span><span class="n">l1_request</span><span class="p">(</span><span class="n">l1_request</span><span class="p">[</span><span class="n">L1_DMMU_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">l1_response</span><span class="p">(</span><span class="n">l1_response</span><span class="p">[</span><span class="n">L1_DMMU_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">mmu_exception</span><span class="p">());</span>
<a name="l-231"></a>        <span class="k">end</span>
<a name="l-232"></a>        <span class="k">else</span> <span class="k">begin</span>
<a name="l-233"></a>            <span class="k">assign</span> <span class="n">dtlb</span><span class="p">.</span><span class="n">complete</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<a name="l-234"></a>            <span class="k">assign</span> <span class="n">dtlb</span><span class="p">.</span><span class="n">physical_address</span> <span class="o">=</span> <span class="n">dtlb</span><span class="p">.</span><span class="n">virtual_address</span><span class="p">;</span>
<a name="l-235"></a>        <span class="k">end</span>
<a name="l-236"></a>    <span class="k">endgenerate</span>
<a name="l-237"></a>    <span class="n">gc_unit</span> <span class="n">gc_unit_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">issue</span><span class="p">(</span><span class="n">unit_issue</span><span class="p">[</span><span class="n">GC_UNIT_ID</span><span class="p">]));</span>
<a name="l-238"></a>
<a name="l-239"></a>    <span class="k">generate</span> <span class="k">if</span> <span class="p">(</span><span class="n">USE_MUL</span><span class="p">)</span>
<a name="l-240"></a>            <span class="n">mul_unit</span> <span class="n">mul_unit_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">issue</span><span class="p">(</span><span class="n">unit_issue</span><span class="p">[</span><span class="n">MUL_UNIT_WB_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">wb</span><span class="p">(</span><span class="n">unit_wb</span><span class="p">[</span><span class="n">MUL_UNIT_WB_ID</span><span class="p">]));</span>
<a name="l-241"></a>    <span class="k">endgenerate</span>
<a name="l-242"></a>    <span class="k">generate</span> <span class="k">if</span> <span class="p">(</span><span class="n">USE_DIV</span><span class="p">)</span>
<a name="l-243"></a>            <span class="n">div_unit</span> <span class="n">div_unit_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">issue</span><span class="p">(</span><span class="n">unit_issue</span><span class="p">[</span><span class="n">DIV_UNIT_WB_ID</span><span class="p">]),</span> <span class="p">.</span><span class="n">wb</span><span class="p">(</span><span class="n">unit_wb</span><span class="p">[</span><span class="n">DIV_UNIT_WB_ID</span><span class="p">]));</span>
<a name="l-244"></a>    <span class="k">endgenerate</span>
<a name="l-245"></a>
<a name="l-246"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-247"></a>    <span class="c1">//End of Implementation</span>
<a name="l-248"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-249"></a>
<a name="l-250"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-251"></a>    <span class="c1">//Assertions</span>
<a name="l-252"></a>    <span class="c1">//Ensure that reset is held for at least 32 cycles to clear shift regs</span>
<a name="l-253"></a>    <span class="c1">// always_ff @ (posedge clk) begin</span>
<a name="l-254"></a>    <span class="c1">//     assert property(@(posedge clk) $rose (rst) |=&gt; rst[*32]) else $error(&quot;Reset not held for long enough!&quot;);</span>
<a name="l-255"></a>    <span class="c1">// end</span>
<a name="l-256"></a>
<a name="l-257"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-258"></a>    <span class="c1">//Assertions</span>
<a name="l-259"></a>
<a name="l-260"></a>    <span class="c1">////////////////////////////////////////////////////</span>
<a name="l-261"></a>    <span class="c1">//Trace Interface</span>
<a name="l-262"></a>    <span class="k">generate</span> <span class="k">if</span> <span class="p">(</span><span class="n">ENABLE_TRACE_INTERFACE</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-263"></a>        <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-264"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">operand_stall</span> <span class="o">&lt;=</span> <span class="n">tr_operand_stall</span><span class="p">;</span>
<a name="l-265"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">unit_stall</span> <span class="o">&lt;=</span> <span class="n">tr_unit_stall</span><span class="p">;</span>
<a name="l-266"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">no_id_stall</span> <span class="o">&lt;=</span> <span class="n">tr_no_id_stall</span><span class="p">;</span>
<a name="l-267"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">no_instruction_stall</span> <span class="o">&lt;=</span> <span class="n">tr_no_instruction_stall</span><span class="p">;</span>
<a name="l-268"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">other_stall</span> <span class="o">&lt;=</span> <span class="n">tr_other_stall</span><span class="p">;</span>
<a name="l-269"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">instruction_issued_dec</span> <span class="o">&lt;=</span> <span class="n">tr_instruction_issued_dec</span><span class="p">;</span>
<a name="l-270"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">branch_operand_stall</span> <span class="o">&lt;=</span> <span class="n">tr_branch_operand_stall</span><span class="p">;</span>
<a name="l-271"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">alu_operand_stall</span> <span class="o">&lt;=</span> <span class="n">tr_alu_operand_stall</span><span class="p">;</span>
<a name="l-272"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">ls_operand_stall</span> <span class="o">&lt;=</span> <span class="n">tr_ls_operand_stall</span><span class="p">;</span>
<a name="l-273"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">div_operand_stall</span> <span class="o">&lt;=</span> <span class="n">tr_div_operand_stall</span><span class="p">;</span>
<a name="l-274"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">alu_op</span> <span class="o">&lt;=</span> <span class="n">tr_alu_op</span><span class="p">;</span>
<a name="l-275"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">branch_or_jump_op</span> <span class="o">&lt;=</span> <span class="n">tr_branch_or_jump_op</span><span class="p">;</span>
<a name="l-276"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">load_op</span> <span class="o">&lt;=</span> <span class="n">tr_load_op</span><span class="p">;</span>
<a name="l-277"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">store_op</span> <span class="o">&lt;=</span> <span class="n">tr_store_op</span><span class="p">;</span>
<a name="l-278"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">mul_op</span> <span class="o">&lt;=</span> <span class="n">tr_mul_op</span><span class="p">;</span>
<a name="l-279"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">div_op</span> <span class="o">&lt;=</span> <span class="n">tr_div_op</span><span class="p">;</span>
<a name="l-280"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">misc_op</span> <span class="o">&lt;=</span> <span class="n">tr_misc_op</span><span class="p">;</span>
<a name="l-281"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">branch_correct</span> <span class="o">&lt;=</span> <span class="n">tr_branch_correct</span><span class="p">;</span>
<a name="l-282"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">branch_misspredict</span> <span class="o">&lt;=</span> <span class="n">tr_branch_misspredict</span><span class="p">;</span>
<a name="l-283"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">return_correct</span> <span class="o">&lt;=</span> <span class="n">tr_return_correct</span><span class="p">;</span>
<a name="l-284"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">return_misspredict</span> <span class="o">&lt;=</span> <span class="n">tr_return_misspredict</span><span class="p">;</span>
<a name="l-285"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">rs1_forwarding_needed</span> <span class="o">&lt;=</span> <span class="n">tr_rs1_forwarding_needed</span><span class="p">;</span>
<a name="l-286"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">rs2_forwarding_needed</span> <span class="o">&lt;=</span> <span class="n">tr_rs2_forwarding_needed</span><span class="p">;</span>
<a name="l-287"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">rs1_and_rs2_forwarding_needed</span> <span class="o">&lt;=</span> <span class="n">tr_rs1_and_rs2_forwarding_needed</span><span class="p">;</span>
<a name="l-288"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">num_instructions_completing</span> <span class="o">&lt;=</span> <span class="n">tr_num_instructions_completing</span><span class="p">;</span>
<a name="l-289"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">num_instructions_in_flight</span> <span class="o">&lt;=</span> <span class="n">tr_num_instructions_in_flight</span><span class="p">;</span>
<a name="l-290"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">events</span><span class="p">.</span><span class="n">num_of_instructions_pending_writeback</span> <span class="o">&lt;=</span> <span class="n">tr_num_of_instructions_pending_writeback</span><span class="p">;</span>
<a name="l-291"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">instruction_pc_dec</span> <span class="o">&lt;=</span> <span class="n">tr_instruction_pc_dec</span><span class="p">;</span>
<a name="l-292"></a>            <span class="n">tr</span><span class="p">.</span><span class="n">instruction_data_dec</span> <span class="o">&lt;=</span> <span class="n">tr_instruction_data_dec</span><span class="p">;</span>
<a name="l-293"></a>        <span class="k">end</span>
<a name="l-294"></a>    <span class="k">end</span>
<a name="l-295"></a>    <span class="k">endgenerate</span>
<a name="l-296"></a>
<a name="l-297"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>