<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="calc_didactic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema"/>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1515196010" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1515196010">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1515196010" xil_pn:in_ck="8089256883541618220" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1515196010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="calc_didactic/alu.v"/>
      <outfile xil_pn:name="calc_didactic/bus.v"/>
      <outfile xil_pn:name="calc_didactic/calc_didactic.v"/>
      <outfile xil_pn:name="calc_didactic/register.v"/>
      <outfile xil_pn:name="calc_didactic/registers.v"/>
      <outfile xil_pn:name="calc_didactic/uc.v"/>
      <outfile xil_pn:name="io/lcd.v"/>
      <outfile xil_pn:name="test_calc_didactic.v"/>
      <outfile xil_pn:name="ui/input/debouncer.v"/>
      <outfile xil_pn:name="ui/input/divider.v"/>
      <outfile xil_pn:name="ui/lcd/lcd_display.v"/>
      <outfile xil_pn:name="ui/ui.v"/>
      <outfile xil_pn:name="ui/ui_lcd.v"/>
      <outfile xil_pn:name="ui/ui_vga.v"/>
      <outfile xil_pn:name="ui/vga/VGATimer.v"/>
      <outfile xil_pn:name="ui/vga/VGATimer_single.v"/>
      <outfile xil_pn:name="ui/vga/hex_display.v"/>
      <outfile xil_pn:name="ui/vga/text_display.v"/>
    </transform>
    <transform xil_pn:end_ts="1515196010" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="932273927107373405" xil_pn:start_ts="1515196010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515196010" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5098853207108667681" xil_pn:start_ts="1515196010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515196025" xil_pn:in_ck="9159508131754768395" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8490476306000853704" xil_pn:start_ts="1515196010">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
