Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  9 18:14:57 2022
| Host         : DESKTOP-9L1N67Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (9)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PUERTA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 4.009ns (61.763%)  route 2.482ns (38.237%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDPE                         0.000     0.000 r  maq_est/FSM_onehot_state_reg[0]/C
    SLICE_X0Y93          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  maq_est/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           2.482     2.938    PUERTA_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.490 r  PUERTA_OBUF_inst/O
                         net (fo=0)                   0.000     6.490    PUERTA
    J13                                                               r  PUERTA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MOTOR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 3.976ns (62.243%)  route 2.412ns (37.757%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  maq_est/FSM_onehot_state_reg[1]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  maq_est/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           2.412     2.868    MOTOR_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.389 r  MOTOR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.389    MOTOR[0]
    H17                                                               r  MOTOR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MOTOR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 3.991ns (67.391%)  route 1.931ns (32.609%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  maq_est/FSM_onehot_state_reg[2]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  maq_est/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           1.931     2.387    MOTOR_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.923 r  MOTOR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.923    MOTOR[1]
    K15                                                               r  MOTOR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            actual/BOTONES[0].sincronizador_I/sreg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.405ns  (logic 1.631ns (30.174%)  route 3.774ns (69.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.847     4.354    actual/ENC_BCD/RST_N_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  actual/ENC_BCD/FSM_onehot_state[2]_i_2/O
                         net (fo=24, routed)          0.927     5.405    actual/BOTONES[0].sincronizador_I/sreg_reg[0]_0
    SLICE_X0Y82          FDCE                                         f  actual/BOTONES[0].sincronizador_I/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            actual/BOTONES[2].sincronizador_I/sreg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.405ns  (logic 1.631ns (30.174%)  route 3.774ns (69.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.847     4.354    actual/ENC_BCD/RST_N_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  actual/ENC_BCD/FSM_onehot_state[2]_i_2/O
                         net (fo=24, routed)          0.927     5.405    actual/BOTONES[2].sincronizador_I/sreg_reg[0]_0
    SLICE_X0Y82          FDCE                                         f  actual/BOTONES[2].sincronizador_I/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            actual/BOTONES[2].sincronizador_I/sreg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.405ns  (logic 1.631ns (30.174%)  route 3.774ns (69.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.847     4.354    actual/ENC_BCD/RST_N_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  actual/ENC_BCD/FSM_onehot_state[2]_i_2/O
                         net (fo=24, routed)          0.927     5.405    actual/BOTONES[2].sincronizador_I/sreg_reg[0]_0
    SLICE_X0Y82          FDCE                                         f  actual/BOTONES[2].sincronizador_I/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            deseado/BOTONES[3].sincronizador_I/sreg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.405ns  (logic 1.631ns (30.174%)  route 3.774ns (69.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.847     4.354    actual/ENC_BCD/RST_N_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  actual/ENC_BCD/FSM_onehot_state[2]_i_2/O
                         net (fo=24, routed)          0.927     5.405    deseado/BOTONES[3].sincronizador_I/AR[0]
    SLICE_X0Y82          FDCE                                         f  deseado/BOTONES[3].sincronizador_I/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            actual/BOTONES[0].sincronizador_I/sreg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 1.631ns (30.450%)  route 3.725ns (69.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.847     4.354    actual/ENC_BCD/RST_N_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  actual/ENC_BCD/FSM_onehot_state[2]_i_2/O
                         net (fo=24, routed)          0.878     5.356    actual/BOTONES[0].sincronizador_I/sreg_reg[0]_0
    SLICE_X0Y83          FDCE                                         f  actual/BOTONES[0].sincronizador_I/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            deseado/BOTONES[3].sincronizador_I/sreg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 1.631ns (30.450%)  route 3.725ns (69.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.847     4.354    actual/ENC_BCD/RST_N_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  actual/ENC_BCD/FSM_onehot_state[2]_i_2/O
                         net (fo=24, routed)          0.878     5.356    deseado/BOTONES[3].sincronizador_I/AR[0]
    SLICE_X0Y83          FDCE                                         f  deseado/BOTONES[3].sincronizador_I/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            actual/BOTONES[1].sincronizador_I/sreg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.065ns  (logic 1.631ns (32.200%)  route 3.434ns (67.800%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.847     4.354    actual/ENC_BCD/RST_N_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  actual/ENC_BCD/FSM_onehot_state[2]_i_2/O
                         net (fo=24, routed)          0.587     5.065    actual/BOTONES[1].sincronizador_I/sreg_reg[1]_0
    SLICE_X0Y87          FDCE                                         f  actual/BOTONES[1].sincronizador_I/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 deseado/BOTONES[2].sincronizador_I/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deseado/BOTONES[2].sincronizador_I/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  deseado/BOTONES[2].sincronizador_I/sreg_reg[0]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  deseado/BOTONES[2].sincronizador_I/sreg_reg[0]/Q
                         net (fo=1, routed)           0.062     0.203    deseado/BOTONES[2].sincronizador_I/p_1_in__4[1]
    SLICE_X0Y90          FDCE                                         r  deseado/BOTONES[2].sincronizador_I/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/BOTONES[1].sincronizador_I/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            actual/BOTONES[1].sincronizador_I/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  actual/BOTONES[1].sincronizador_I/sreg_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  actual/BOTONES[1].sincronizador_I/sreg_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    actual/BOTONES[1].sincronizador_I/sreg_reg_n_0_[1]
    SLICE_X1Y90          FDRE                                         r  actual/BOTONES[1].sincronizador_I/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deseado/BOTONES[1].sincronizador_I/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deseado/BOTONES[1].sincronizador_I/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE                         0.000     0.000 r  deseado/BOTONES[1].sincronizador_I/sreg_reg[0]/C
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  deseado/BOTONES[1].sincronizador_I/sreg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    deseado/BOTONES[1].sincronizador_I/p_1_in__5[1]
    SLICE_X1Y93          FDCE                                         r  deseado/BOTONES[1].sincronizador_I/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deseado/BOTONES[1].sincronizador_I/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deseado/BOTONES[1].sincronizador_I/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE                         0.000     0.000 r  deseado/BOTONES[1].sincronizador_I/sreg_reg[1]/C
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  deseado/BOTONES[1].sincronizador_I/sreg_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    deseado/BOTONES[1].sincronizador_I/sreg_reg_n_0_[1]
    SLICE_X0Y92          FDRE                                         r  deseado/BOTONES[1].sincronizador_I/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/BOTONES[3].sincronizador_I/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            actual/BOTONES[3].sincronizador_I/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  actual/BOTONES[3].sincronizador_I/sreg_reg[0]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  actual/BOTONES[3].sincronizador_I/sreg_reg[0]/Q
                         net (fo=1, routed)           0.124     0.252    actual/BOTONES[3].sincronizador_I/p_1_in[1]
    SLICE_X0Y90          FDCE                                         r  actual/BOTONES[3].sincronizador_I/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deseado/BOTONES[0].sincronizador_I/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deseado/BOTONES[0].sincronizador_I/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE                         0.000     0.000 r  deseado/BOTONES[0].sincronizador_I/sreg_reg[1]/C
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  deseado/BOTONES[0].sincronizador_I/sreg_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    deseado/BOTONES[0].sincronizador_I/sreg_reg_n_0_[1]
    SLICE_X1Y95          FDRE                                         r  deseado/BOTONES[0].sincronizador_I/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/BOTONES[0].sincronizador_I/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            actual/BOTONES[0].sincronizador_I/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  actual/BOTONES[0].sincronizador_I/sreg_reg[0]/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  actual/BOTONES[0].sincronizador_I/sreg_reg[0]/Q
                         net (fo=1, routed)           0.121     0.262    actual/BOTONES[0].sincronizador_I/p_1_in__2[1]
    SLICE_X0Y83          FDCE                                         r  actual/BOTONES[0].sincronizador_I/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/BOTONES[3].sincronizador_I/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            actual/ENC_BCD/OUTPUT_I_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.186ns (69.783%)  route 0.081ns (30.217%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  actual/BOTONES[3].sincronizador_I/SYNC_OUT_reg/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  actual/BOTONES[3].sincronizador_I/SYNC_OUT_reg/Q
                         net (fo=3, routed)           0.081     0.222    actual/ENC_BCD/SYNC_OUT
    SLICE_X0Y90          LUT5 (Prop_lut5_I2_O)        0.045     0.267 r  actual/ENC_BCD/OUTPUT_I[0]_i_1/O
                         net (fo=1, routed)           0.000     0.267    actual/ENC_BCD/OUTPUT_I[0]_i_1_n_0
    SLICE_X0Y90          FDPE                                         r  actual/ENC_BCD/OUTPUT_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/BOTONES[3].sincronizador_I/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            actual/BOTONES[3].sincronizador_I/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.431%)  route 0.174ns (57.569%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  actual/BOTONES[3].sincronizador_I/sreg_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  actual/BOTONES[3].sincronizador_I/sreg_reg[1]/Q
                         net (fo=1, routed)           0.174     0.302    actual/BOTONES[3].sincronizador_I/p_0_in
    SLICE_X1Y90          FDRE                                         r  actual/BOTONES[3].sincronizador_I/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/BOTONES[1].sincronizador_I/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            actual/ENC_BCD/OUTPUT_I_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  actual/BOTONES[1].sincronizador_I/SYNC_OUT_reg/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  actual/BOTONES[1].sincronizador_I/SYNC_OUT_reg/Q
                         net (fo=3, routed)           0.119     0.260    actual/ENC_BCD/OUTPUT_I_reg[1]_2
    SLICE_X0Y90          LUT5 (Prop_lut5_I1_O)        0.045     0.305 r  actual/ENC_BCD/OUTPUT_I[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    actual/ENC_BCD/OUTPUT_I[1]_i_1_n_0
    SLICE_X0Y90          FDPE                                         r  actual/ENC_BCD/OUTPUT_I_reg[1]/D
  -------------------------------------------------------------------    -------------------





