// Seed: 1321888817
module module_0;
  reg id_1 = id_1;
  uwire [1 : -1] id_2 = 1;
  assign id_2 = (id_1);
  assign id_2 = -1;
  final
    if (1) begin : LABEL_0
      #1 begin : LABEL_1
        wait (id_2);
      end
    end else begin : LABEL_2
      id_1 <= id_1 ^ -1 == 1;
    end
  assign id_1 = id_1;
  wire id_3 = id_2;
endmodule
macromodule module_1 #(
    parameter id_5 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 : id_5] id_9;
  ;
  wire id_10;
  module_0 modCall_1 ();
endmodule
