
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_9_30_5 (LogicCell40) [clk] -> lcout: 1.491 ns
     1.491 ns net_37197 (y_o[0])
        t252 (LocalMux) I -> O: 1.099 ns
        inmux_10_29_44801_44843 (InMux) I -> O: 0.662 ns
        t126 (CascadeMux) I -> O: 0.000 ns
        lc40_10_29_6 (LogicCell40) in2 -> lcout: 1.205 ns
     4.457 ns net_40906 (u_vga.vsync_d_SB_LUT4_O_I2[0])
        t322 (LocalMux) I -> O: 1.099 ns
        inmux_11_28_48502_48515 (InMux) I -> O: 0.662 ns
        t129 (CascadeMux) I -> O: 0.000 ns
        lc40_11_28_0 (LogicCell40) in2 -> carryout: 0.609 ns
     6.828 ns t113
        lc40_11_28_1 (LogicCell40) carryin -> carryout: 0.278 ns
     7.106 ns t114
        lc40_11_28_2 (LogicCell40) carryin -> carryout: 0.278 ns
     7.384 ns t115
        lc40_11_28_3 (LogicCell40) carryin -> carryout: 0.278 ns
     7.663 ns t116
        lc40_11_28_4 (LogicCell40) carryin -> carryout: 0.278 ns
     7.941 ns t117
        lc40_11_28_5 (LogicCell40) carryin -> carryout: 0.278 ns
     8.219 ns t118
        lc40_11_28_6 (LogicCell40) carryin -> carryout: 0.278 ns
     8.497 ns t119
        lc40_11_28_7 (LogicCell40) carryin -> carryout: 0.278 ns
     8.775 ns net_48554 (u_vga.vsync_d_SB_LUT4_O_I2[7])
        t120 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_11_29_0 (LogicCell40) carryin -> carryout: 0.278 ns
     9.610 ns t121
        lc40_11_29_1 (LogicCell40) carryin -> carryout: 0.278 ns
     9.888 ns net_48641 ($nextpnr_ICESTORM_LC_3$I3)
        inmux_11_29_48641_48651 (InMux) I -> O: 0.662 ns
        lc40_11_29_2 (LogicCell40) in3 -> lcout: 0.874 ns
    11.424 ns net_44733 (u_vga.vsync_d_SB_LUT4_O_I1[1])
        t331 (LocalMux) I -> O: 1.099 ns
        inmux_10_29_44790_44805 (InMux) I -> O: 0.662 ns
    13.186 ns net_44805 (u_vga.vsync_d_SB_LUT4_O_I1[1])
        lc40_10_29_0 (LogicCell40) in0 [setup]: 1.060 ns
    14.245 ns net_40900 (vsync_o$SB_IO_OUT)

Resolvable net names on path:
     1.491 ns ..  3.252 ns y_o[0]
     4.457 ns ..  6.219 ns u_vga.vsync_d_SB_LUT4_O_I2[0]
     8.775 ns ..  9.331 ns u_vga.vsync_d_SB_LUT4_O_I2[7]
     9.888 ns .. 10.550 ns $nextpnr_ICESTORM_LC_3$I3
    11.424 ns .. 13.186 ns u_vga.vsync_d_SB_LUT4_O_I1[1]
                  lcout -> vsync_o$SB_IO_OUT

Total number of logic levels: 13
Total path delay: 14.25 ns (70.20 MHz)

