$date
	Thu Nov 21 13:24:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#5000
1"
#10000
0"
0$
#15000
1"
#20000
0"
1#
#25000
1!
1"
#30000
0"
0#
#35000
0!
1"
#40000
0"
1#
#45000
1!
1"
#50000
0"
0#
#55000
0!
1"
#60000
0"
1$
#65000
1"
#70000
0"
0$
#75000
1"
#80000
0"
1#
#85000
1!
1"
#90000
0"
0#
#95000
0!
1"
#100000
0"
