
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 17:46:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'whp' on host 'whp-virtual-machine' (Linux_x86_64 version 6.8.0-87-generic) on Mon Dec 15 17:46:22 CST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: source run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset ./ukf.prj 
INFO: [HLS 200-10] Opening and resetting project '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj'.
INFO: [HLS 200-1510] Running: add_files ./ukf_accel.cpp -cflags  -I. -std=c++14 
INFO: [HLS 200-10] Adding design file './ukf_accel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./ukf_tb.cpp -cflags  -I. -std=c++14 
INFO: [HLS 200-10] Adding test bench file './ukf_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top ukf_accel_step 
INFO: [HLS 200-1510] Running: open_solution -reset sol1 
INFO: [HLS 200-10] Creating and opening solution '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10.0 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 10% 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../ukf_tb.cpp in debug mode
   Compiling ../../../../ukf_accel.cpp in debug mode
   Generating csim.exe
ERRORCHECK: cnt=20
ERRORCHECK: RMSE: 0.00002625, 0.00004135, 0.00000112
ERRORCHECK: MAE: 0.00000985, 0.00001165, 0.00000048
ERRORCHECK: MaxAbs: 0.00008506, 0.00018221, 0.00000393
ERRORCHECK: NRMSE: 0.00013627, 0.00032328, 0.00170337
ERRORCHECK: AggNRMSE: 0.00021186
ERRORCHECK: PASS
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:18; Allocated memory: 0.227 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 319.559 MB.
INFO: [HLS 200-10] Analyzing design file 'ukf_accel.cpp' ... 
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./cholesky.hpp:437:9)
WARNING: [HLS 207-5589] '#pragma HLS loop_tripcount' can only be applied inside loop body (./cholesky.hpp:470:9)
WARNING: [HLS 207-5575] Only for/while/do loop or function body support the pipeline pragma (./cholesky.hpp:471:9)
WARNING: [HLS 207-5589] '#pragma HLS unroll' can only be applied inside loop body (./cholesky.hpp:472:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.46 seconds. CPU system time: 2.41 seconds. Elapsed time: 23.19 seconds; current allocated memory: 327.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,769 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,797 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,112 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,055 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 952 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,024 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,643 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,643 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,643 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,621 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,619 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,499 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,383 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,328 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,343 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,458 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::rsqrtf(float)' into 'xf::solver::x_rsqrt(float)' (./utils/x_matrix_utils.hpp:117:12)
INFO: [HLS 214-131] Inlining function 'void xf::solver::cholesky_prod_sum_mult<float, float, float>(float, float, float&)' into 'int xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>(float const (*) [3], float (*) [3])' (./cholesky.hpp:479:13)
INFO: [HLS 214-131] Inlining function 'void xf::solver::cholesky_prod_sum_mult<float, float, float>(float, float, float&)' into 'int xf::solver::choleskyAlt<true, 2, xf::solver::choleskyTraits<true, 2, float, float>, float, float>(float const (*) [2], float (*) [2])' (./cholesky.hpp:479:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_318_3' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:318:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_321_4' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:321:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_5' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:324:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_327_6' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:327:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_4' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:275:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_277_5' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:277:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_242_8' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:242:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_238_6' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:238:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_230_2' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:230:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_233_3' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:233:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_1' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:46:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_203_10' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:203:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_8' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:199:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_195_6' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:195:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_187_2' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:187:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_190_3' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:190:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_4' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:167:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_5' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:169:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_165_3' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:165:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_160_1' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:160:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_161_2' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:161:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_318_3' (./ukf.hpp:318:20) in function 'xf::solver::ukf_update<3, 2>' completely with a factor of 2 (./ukf.hpp:306:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_321_4' (./ukf.hpp:321:20) in function 'xf::solver::ukf_update<3, 2>' completely with a factor of 1 (./ukf.hpp:306:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_5' (./ukf.hpp:324:27) in function 'xf::solver::ukf_update<3, 2>' completely with a factor of 2 (./ukf.hpp:306:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_327_6' (./ukf.hpp:327:20) in function 'xf::solver::ukf_update<3, 2>' completely with a factor of 1 (./ukf.hpp:306:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_4' (./ukf.hpp:275:27) in function 'xf::solver::cross_cov<3, 2>' completely with a factor of 3 (./ukf.hpp:266:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_277_5' (./ukf.hpp:277:20) in function 'xf::solver::cross_cov<3, 2>' completely with a factor of 2 (./ukf.hpp:266:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_8' (./ukf.hpp:242:20) in function 'xf::solver::ukf_ut_meas<3, 2>' completely with a factor of 2 (./ukf.hpp:223:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_238_6' (./ukf.hpp:238:20) in function 'xf::solver::ukf_ut_meas<3, 2>' completely with a factor of 2 (./ukf.hpp:223:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_2' (./ukf.hpp:230:27) in function 'xf::solver::ukf_ut_meas<3, 2>' completely with a factor of 3 (./ukf.hpp:223:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_3' (./ukf.hpp:233:27) in function 'xf::solver::ukf_ut_meas<3, 2>' completely with a factor of 2 (./ukf.hpp:223:0)
INFO: [HLS 214-186] Unrolling loop 'row_loop' (./cholesky.hpp:456:5) in function 'xf::solver::choleskyAlt<true, 2, xf::solver::choleskyTraits<true, 2, float, float>, float, float>' completely with a factor of 2 (./cholesky.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (./cholesky.hpp:460:9) in function 'xf::solver::choleskyAlt<true, 2, xf::solver::choleskyTraits<true, 2, float, float>, float, float>' completely with a factor of 1 (./cholesky.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_1' (./ukf.hpp:46:22) in function 'xf::solver::h_meas<3, 2>' completely with a factor of 2 (./ukf.hpp:45:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_10' (./ukf.hpp:203:21) in function 'xf::solver::ukf_ut_process<3, 2>' completely with a factor of 3 (./ukf.hpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_8' (./ukf.hpp:199:20) in function 'xf::solver::ukf_ut_process<3, 2>' completely with a factor of 3 (./ukf.hpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_195_6' (./ukf.hpp:195:20) in function 'xf::solver::ukf_ut_process<3, 2>' completely with a factor of 3 (./ukf.hpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_187_2' (./ukf.hpp:187:27) in function 'xf::solver::ukf_ut_process<3, 2>' completely with a factor of 3 (./ukf.hpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_190_3' (./ukf.hpp:190:27) in function 'xf::solver::ukf_ut_process<3, 2>' completely with a factor of 3 (./ukf.hpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'row_loop' (./cholesky.hpp:456:5) in function 'xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>' completely with a factor of 3 (./cholesky.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (./cholesky.hpp:460:9) in function 'xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>' completely with a factor of 2 (./cholesky.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (./cholesky.hpp:460:9) in function 'xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>' completely with a factor of 1 (./cholesky.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_1' (./ukf.hpp:56:22) in function 'xf::solver::outer_add_weighted<3, 7>' completely with a factor of 3 (./ukf.hpp:55:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_2' (./ukf.hpp:58:19) in function 'xf::solver::outer_add_weighted<3, 7>' completely with a factor of 3 (./ukf.hpp:55:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_4' (./ukf.hpp:167:20) in function 'xf::solver::make_sigma_points<3>' completely with a factor of 3 (./ukf.hpp:157:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_167_4' (./ukf.hpp:167:20) in function 'xf::solver::make_sigma_points<3>' has been removed because the loop is unrolled completely (./ukf.hpp:157:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_5' (./ukf.hpp:169:20) in function 'xf::solver::make_sigma_points<3>' completely with a factor of 3 (./ukf.hpp:157:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_3' (./ukf.hpp:165:23) in function 'xf::solver::make_sigma_points<3>' completely with a factor of 3 (./ukf.hpp:157:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_1' (./ukf.hpp:160:20) in function 'xf::solver::make_sigma_points<3>' completely with a factor of 3 (./ukf.hpp:157:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_2' (./ukf.hpp:161:27) in function 'xf::solver::make_sigma_points<3>' completely with a factor of 3 (./ukf.hpp:157:0)
WARNING: [HLS 214-366] Duplicating function 'float hls::x_conj<float>(float&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (./cholesky.hpp:475:20)
INFO: [HLS 214-178] Inlining function 'xf::solver::x_rsqrt(float)' into 'void xf::solver::cholesky_rsqrt<float, float>(float, float&)' (./cholesky.hpp:256:0)
INFO: [HLS 214-178] Inlining function 'float hls::x_real<float>(float const&)' into 'int xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>(float const (*) [3], float (*) [3])' (./cholesky.hpp:429:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::cholesky_rsqrt<float, float>(float, float&)' into 'int xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>(float const (*) [3], float (*) [3])' (./cholesky.hpp:429:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::cholesky_set_diag_from_real<float, float>(float, float&)' into 'int xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>(float const (*) [3], float (*) [3])' (./cholesky.hpp:429:0)
INFO: [HLS 214-178] Inlining function 'float hls::x_conj<float>(float&)' into 'int xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>(float const (*) [3], float (*) [3])' (./cholesky.hpp:429:0)
INFO: [HLS 214-178] Inlining function 'float hls::x_conj<float>(float&) (.5)' into 'int xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>(float const (*) [3], float (*) [3])' (./cholesky.hpp:429:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::f_state<3>(float const*, float*)' into 'void xf::solver::ukf_ut_process<3, 2>(float const (*) [((2) * (3)) + (1)], xf::solver::UkfWeights<3> const&, float, float*, float (*) [3], float (*) [((2) * (3)) + (1)], float (*) [((2) * (3)) + (1)])' (./ukf.hpp:178:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::mat_zero<3>(float (*) [3])' into 'void xf::solver::ukf_ut_process<3, 2>(float const (*) [((2) * (3)) + (1)], xf::solver::UkfWeights<3> const&, float, float*, float (*) [3], float (*) [((2) * (3)) + (1)], float (*) [((2) * (3)) + (1)])' (./ukf.hpp:178:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::outer_add_weighted<3, 7>(float const*, float, float (*) [3])' into 'void xf::solver::ukf_ut_process<3, 2>(float const (*) [((2) * (3)) + (1)], xf::solver::UkfWeights<3> const&, float, float*, float (*) [3], float (*) [((2) * (3)) + (1)], float (*) [((2) * (3)) + (1)])' (./ukf.hpp:178:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::mat_add_diag<3>(float (*) [3], float)' into 'void xf::solver::ukf_ut_process<3, 2>(float const (*) [((2) * (3)) + (1)], xf::solver::UkfWeights<3> const&, float, float*, float (*) [3], float (*) [((2) * (3)) + (1)], float (*) [((2) * (3)) + (1)])' (./ukf.hpp:178:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::choleskyTop<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>(float const (*) [3], float (*) [3])' into 'void xf::solver::ukf_ut_process<3, 2>(float const (*) [((2) * (3)) + (1)], xf::solver::UkfWeights<3> const&, float, float*, float (*) [3], float (*) [((2) * (3)) + (1)], float (*) [((2) * (3)) + (1)])' (./ukf.hpp:178:0)
INFO: [HLS 214-178] Inlining function 'float hls::x_real<float>(float const&)' into 'int xf::solver::choleskyAlt<true, 2, xf::solver::choleskyTraits<true, 2, float, float>, float, float>(float const (*) [2], float (*) [2])' (./cholesky.hpp:429:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::cholesky_rsqrt<float, float>(float, float&)' into 'int xf::solver::choleskyAlt<true, 2, xf::solver::choleskyTraits<true, 2, float, float>, float, float>(float const (*) [2], float (*) [2])' (./cholesky.hpp:429:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::cholesky_set_diag_from_real<float, float>(float, float&)' into 'int xf::solver::choleskyAlt<true, 2, xf::solver::choleskyTraits<true, 2, float, float>, float, float>(float const (*) [2], float (*) [2])' (./cholesky.hpp:429:0)
INFO: [HLS 214-178] Inlining function 'float hls::x_conj<float>(float&)' into 'int xf::solver::choleskyAlt<true, 2, xf::solver::choleskyTraits<true, 2, float, float>, float, float>(float const (*) [2], float (*) [2])' (./cholesky.hpp:429:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::choleskyAlt<true, 2, xf::solver::choleskyTraits<true, 2, float, float>, float, float>(float const (*) [2], float (*) [2])' into 'int xf::solver::choleskyTop<true, 2, xf::solver::choleskyTraits<true, 2, float, float>, float, float>(float const (*) [2], float (*) [2])' (./cholesky.hpp:654:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::h_meas<3, 2>(float const*, float*)' into 'void xf::solver::ukf_ut_meas<3, 2>(float const (*) [((2) * (3)) + (1)], xf::solver::UkfWeights<3> const&, float, float*, float (*) [2], float (*) [((2) * (3)) + (1)])' (./ukf.hpp:223:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::choleskyTop<true, 2, xf::solver::choleskyTraits<true, 2, float, float>, float, float>(float const (*) [2], float (*) [2])' into 'void xf::solver::ukf_ut_meas<3, 2>(float const (*) [((2) * (3)) + (1)], xf::solver::UkfWeights<3> const&, float, float*, float (*) [2], float (*) [((2) * (3)) + (1)])' (./ukf.hpp:223:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::cholupdate_upper<3>(float (*) [3], float const*, bool)' into 'void xf::solver::ukf_update<3, 2>(float const*, float const*, float const*, float const (*) [3], float const (*) [2], float const (*) [2], float*, float (*) [3])' (./ukf.hpp:306:0)
INFO: [HLS 214-248] Applying array_partition to 'Y': Complete partitioning on dimension 2. (./ukf.hpp:179:11)
INFO: [HLS 214-248] Applying array_partition to 'P': Complete partitioning on dimension 1. (./ukf.hpp:205:11)
INFO: [HLS 214-248] Applying array_partition to 'Lmat': Complete partitioning on dimension 1. (./ukf.hpp:214:11)
INFO: [HLS 214-248] Applying array_partition to 'Z': Complete partitioning on dimension 2. (./ukf.hpp:224:11)
INFO: [HLS 214-248] Applying array_partition to 'P': Complete partitioning on dimension 1. (./ukf.hpp:244:11)
INFO: [HLS 214-248] Applying array_partition to 'Lmat': Complete partitioning on dimension 1. (./ukf.hpp:257:11)
INFO: [HLS 214-248] Applying array_partition to 'K': Complete partitioning on dimension 2. (./ukf.hpp:307:11)
INFO: [HLS 214-248] Applying array_partition to 'inv_diag': Complete partitioning on dimension 1. (./ukf.hpp:313:8)
INFO: [HLS 214-248] Applying array_partition to 'X': Complete partitioning on dimension 2. (./ukf.hpp:359:11)
INFO: [HLS 214-248] Applying array_partition to 'X2': Complete partitioning on dimension 2. (./ukf.hpp:365:11)
INFO: [HLS 214-248] Applying array_partition to 'X1p': Complete partitioning on dimension 2. (./ukf.hpp:367:8)
INFO: [HLS 214-248] Applying array_partition to 'S2': Complete partitioning on dimension 2. (./ukf.hpp:371:11)
INFO: [HLS 214-248] Applying array_partition to 'Z2': Complete partitioning on dimension 2. (./ukf.hpp:372:11)
INFO: [HLS 214-248] Applying array_partition to 'P12': Complete partitioning on dimension 2. (./ukf.hpp:375:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_315_1> at ./ukf.hpp:315:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_332_7> at ./ukf.hpp:332:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_333_8> at ./ukf.hpp:333:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_340_11> at ./ukf.hpp:340:28 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_295_3> at ./ukf.hpp:295:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_285_1> at ./ukf.hpp:285:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_346_15> at ./ukf.hpp:346:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_344_13> at ./ukf.hpp:344:28 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_351_17> at ./ukf.hpp:351:28 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_268_2> at ./ukf.hpp:268:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_235_4> at ./ukf.hpp:235:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_246_10> at ./ukf.hpp:246:28 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_248_11> at ./ukf.hpp:248:24 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_256_15> at ./ukf.hpp:256:24 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_260_17> at ./ukf.hpp:260:28 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_192_4> at ./ukf.hpp:192:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_68_2> at ./ukf.hpp:68:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_207_11> at ./ukf.hpp:207:24 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_51_1> at ./ukf.hpp:51:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_217_14> at ./ukf.hpp:217:28 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_9' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:335:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_251_12' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:251:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_13' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:252:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_14' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:253:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_210_12' is marked as complete unroll implied by the pipeline pragma (./ukf.hpp:210:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_9' (./ukf.hpp:335:27) in function 'xf::solver::ukf_update<3, 2>' completely with a factor of 2 (./ukf.hpp:306:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_12' (./ukf.hpp:251:28) in function 'xf::solver::ukf_ut_meas<3, 2>' completely with a factor of 2 (./ukf.hpp:223:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_13' (./ukf.hpp:252:28) in function 'xf::solver::ukf_ut_meas<3, 2>' completely with a factor of 2 (./ukf.hpp:223:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_14' (./ukf.hpp:253:32) in function 'xf::solver::ukf_ut_meas<3, 2>' completely with a factor of 2 (./ukf.hpp:223:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_12' (./ukf.hpp:210:28) in function 'xf::solver::ukf_ut_process<3, 2>' completely with a factor of 3 (./ukf.hpp:178:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_287_2'. (./ukf.hpp:287:23)
INFO: [HLS 214-449] Automatically partitioning array 'X' dimension 1 completely based on constant index. (./ukf.hpp:359:11)
INFO: [HLS 214-449] Automatically partitioning array 'X2' dimension 1 completely based on constant index. (./ukf.hpp:365:11)
INFO: [HLS 214-449] Automatically partitioning array 'X1p' dimension 1 completely based on constant index. (./ukf.hpp:367:8)
INFO: [HLS 214-449] Automatically partitioning array 'Z2' dimension 1 completely based on constant index. (./ukf.hpp:372:11)
INFO: [HLS 214-449] Automatically partitioning array 'Y' dimension 1 completely based on constant index. (./ukf.hpp:179:11)
INFO: [HLS 214-449] Automatically partitioning array 'v' dimension 1 completely based on constant index. (./ukf.hpp:209:15)
INFO: [HLS 214-449] Automatically partitioning array 'Z' dimension 1 completely based on constant index. (./ukf.hpp:224:11)
INFO: [HLS 214-449] Automatically partitioning array 'v' dimension 1 completely based on constant index. (./ukf.hpp:250:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_0' due to pipeline pragma (./ukf.hpp:179:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_1' due to pipeline pragma (./ukf.hpp:179:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_2' due to pipeline pragma (./ukf.hpp:179:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_3' due to pipeline pragma (./ukf.hpp:179:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_4' due to pipeline pragma (./ukf.hpp:179:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_5' due to pipeline pragma (./ukf.hpp:179:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_6' due to pipeline pragma (./ukf.hpp:179:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'v' due to pipeline pragma (./ukf.hpp:209:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z_0' due to pipeline pragma (./ukf.hpp:224:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z_1' due to pipeline pragma (./ukf.hpp:224:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z_2' due to pipeline pragma (./ukf.hpp:224:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z_3' due to pipeline pragma (./ukf.hpp:224:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z_4' due to pipeline pragma (./ukf.hpp:224:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z_5' due to pipeline pragma (./ukf.hpp:224:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z_6' due to pipeline pragma (./ukf.hpp:224:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'v' due to pipeline pragma (./ukf.hpp:250:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X_0' due to pipeline pragma (./ukf.hpp:359:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X_1' due to pipeline pragma (./ukf.hpp:359:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X_2' due to pipeline pragma (./ukf.hpp:359:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X_3' due to pipeline pragma (./ukf.hpp:359:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X_4' due to pipeline pragma (./ukf.hpp:359:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X_5' due to pipeline pragma (./ukf.hpp:359:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X_6' due to pipeline pragma (./ukf.hpp:359:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X2_0' due to pipeline pragma (./ukf.hpp:198:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X2_1' due to pipeline pragma (./ukf.hpp:198:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X2_2' due to pipeline pragma (./ukf.hpp:198:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X2_3' due to pipeline pragma (./ukf.hpp:198:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X2_4' due to pipeline pragma (./ukf.hpp:198:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X2_5' due to pipeline pragma (./ukf.hpp:198:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X2_6' due to pipeline pragma (./ukf.hpp:198:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X1p_0' due to pipeline pragma (./ukf.hpp:202:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X1p_1' due to pipeline pragma (./ukf.hpp:202:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X1p_2' due to pipeline pragma (./ukf.hpp:202:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X1p_3' due to pipeline pragma (./ukf.hpp:202:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X1p_4' due to pipeline pragma (./ukf.hpp:202:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X1p_5' due to pipeline pragma (./ukf.hpp:202:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'X1p_6' due to pipeline pragma (./ukf.hpp:202:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z2_0' due to pipeline pragma (./ukf.hpp:372:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z2_1' due to pipeline pragma (./ukf.hpp:372:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z2_2' due to pipeline pragma (./ukf.hpp:372:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z2_3' due to pipeline pragma (./ukf.hpp:372:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z2_4' due to pipeline pragma (./ukf.hpp:372:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z2_5' due to pipeline pragma (./ukf.hpp:372:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Z2_6' due to pipeline pragma (./ukf.hpp:372:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_0': Complete partitioning on dimension 1. (./ukf.hpp:179:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_1': Complete partitioning on dimension 1. (./ukf.hpp:179:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_2': Complete partitioning on dimension 1. (./ukf.hpp:179:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_3': Complete partitioning on dimension 1. (./ukf.hpp:179:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_4': Complete partitioning on dimension 1. (./ukf.hpp:179:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_5': Complete partitioning on dimension 1. (./ukf.hpp:179:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_6': Complete partitioning on dimension 1. (./ukf.hpp:179:11)
INFO: [HLS 214-248] Applying array_partition to 'v': Complete partitioning on dimension 1. (./ukf.hpp:209:15)
INFO: [HLS 214-248] Applying array_partition to 'Z_0': Complete partitioning on dimension 1. (./ukf.hpp:224:11)
INFO: [HLS 214-248] Applying array_partition to 'Z_1': Complete partitioning on dimension 1. (./ukf.hpp:224:11)
INFO: [HLS 214-248] Applying array_partition to 'Z_2': Complete partitioning on dimension 1. (./ukf.hpp:224:11)
INFO: [HLS 214-248] Applying array_partition to 'Z_3': Complete partitioning on dimension 1. (./ukf.hpp:224:11)
INFO: [HLS 214-248] Applying array_partition to 'Z_4': Complete partitioning on dimension 1. (./ukf.hpp:224:11)
INFO: [HLS 214-248] Applying array_partition to 'Z_5': Complete partitioning on dimension 1. (./ukf.hpp:224:11)
INFO: [HLS 214-248] Applying array_partition to 'Z_6': Complete partitioning on dimension 1. (./ukf.hpp:224:11)
INFO: [HLS 214-248] Applying array_partition to 'v': Complete partitioning on dimension 1. (./ukf.hpp:250:15)
INFO: [HLS 214-248] Applying array_partition to 'X_0': Complete partitioning on dimension 1. (./ukf.hpp:359:11)
INFO: [HLS 214-248] Applying array_partition to 'X_1': Complete partitioning on dimension 1. (./ukf.hpp:359:11)
INFO: [HLS 214-248] Applying array_partition to 'X_2': Complete partitioning on dimension 1. (./ukf.hpp:359:11)
INFO: [HLS 214-248] Applying array_partition to 'X_3': Complete partitioning on dimension 1. (./ukf.hpp:359:11)
INFO: [HLS 214-248] Applying array_partition to 'X_4': Complete partitioning on dimension 1. (./ukf.hpp:359:11)
INFO: [HLS 214-248] Applying array_partition to 'X_5': Complete partitioning on dimension 1. (./ukf.hpp:359:11)
INFO: [HLS 214-248] Applying array_partition to 'X_6': Complete partitioning on dimension 1. (./ukf.hpp:359:11)
INFO: [HLS 214-248] Applying array_partition to 'X2_0': Complete partitioning on dimension 1. (./ukf.hpp:365:11)
INFO: [HLS 214-248] Applying array_partition to 'X2_1': Complete partitioning on dimension 1. (./ukf.hpp:365:11)
INFO: [HLS 214-248] Applying array_partition to 'X2_2': Complete partitioning on dimension 1. (./ukf.hpp:365:11)
INFO: [HLS 214-248] Applying array_partition to 'X2_3': Complete partitioning on dimension 1. (./ukf.hpp:365:11)
INFO: [HLS 214-248] Applying array_partition to 'X2_4': Complete partitioning on dimension 1. (./ukf.hpp:365:11)
INFO: [HLS 214-248] Applying array_partition to 'X2_5': Complete partitioning on dimension 1. (./ukf.hpp:365:11)
INFO: [HLS 214-248] Applying array_partition to 'X2_6': Complete partitioning on dimension 1. (./ukf.hpp:365:11)
INFO: [HLS 214-248] Applying array_partition to 'X1p_0': Complete partitioning on dimension 1. (./ukf.hpp:367:8)
INFO: [HLS 214-248] Applying array_partition to 'X1p_1': Complete partitioning on dimension 1. (./ukf.hpp:367:8)
INFO: [HLS 214-248] Applying array_partition to 'X1p_2': Complete partitioning on dimension 1. (./ukf.hpp:367:8)
INFO: [HLS 214-248] Applying array_partition to 'X1p_3': Complete partitioning on dimension 1. (./ukf.hpp:367:8)
INFO: [HLS 214-248] Applying array_partition to 'X1p_4': Complete partitioning on dimension 1. (./ukf.hpp:367:8)
INFO: [HLS 214-248] Applying array_partition to 'X1p_5': Complete partitioning on dimension 1. (./ukf.hpp:367:8)
INFO: [HLS 214-248] Applying array_partition to 'X1p_6': Complete partitioning on dimension 1. (./ukf.hpp:367:8)
INFO: [HLS 214-248] Applying array_partition to 'Z2_0': Complete partitioning on dimension 1. (./ukf.hpp:372:11)
INFO: [HLS 214-248] Applying array_partition to 'Z2_1': Complete partitioning on dimension 1. (./ukf.hpp:372:11)
INFO: [HLS 214-248] Applying array_partition to 'Z2_2': Complete partitioning on dimension 1. (./ukf.hpp:372:11)
INFO: [HLS 214-248] Applying array_partition to 'Z2_3': Complete partitioning on dimension 1. (./ukf.hpp:372:11)
INFO: [HLS 214-248] Applying array_partition to 'Z2_4': Complete partitioning on dimension 1. (./ukf.hpp:372:11)
INFO: [HLS 214-248] Applying array_partition to 'Z2_5': Complete partitioning on dimension 1. (./ukf.hpp:372:11)
INFO: [HLS 214-248] Applying array_partition to 'Z2_6': Complete partitioning on dimension 1. (./ukf.hpp:372:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.36 seconds. CPU system time: 1.21 seconds. Elapsed time: 10.28 seconds; current allocated memory: 339.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 339.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 340.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>' into 'xf::solver::ukf_ut_process<3, 2>' (./cholesky.hpp:659->./ukf.hpp:215->./ukf.hpp:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 343.496 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_287_2' (./ukf.hpp:295:27) in function 'xf::solver::ukf_update<3, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 2 for loop 'VITIS_LOOP_287_2' (./ukf.hpp:295:27) in function 'xf::solver::ukf_update<3, 2>'.
INFO: [XFORM 203-602] Inlining function 'xf::solver::choleskyAlt<true, 3, xf::solver::choleskyTraits<true, 3, float, float>, float, float>' into 'xf::solver::ukf_ut_process<3, 2>' (./cholesky.hpp:659->./ukf.hpp:215->./ukf.hpp:369) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::solver::ukf_step<3, 2>' (./ukf.hpp:359:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'xf::solver::make_sigma_points<3>'
	 'xf::solver::ukf_ut_process<3, 2>'
	 'xf::solver::ukf_ut_meas<3, 2>'
	 'xf::solver::cross_cov<3, 2>'
	 'xf::solver::ukf_update<3, 2>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 367.887 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_67_1'(./ukf.hpp:67:22) and 'VITIS_LOOP_68_2'(./ukf.hpp:68:26) in function 'xf::solver::ukf_ut_process<3, 2>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_216_13'(./ukf.hpp:216:24) and 'VITIS_LOOP_217_14'(./ukf.hpp:217:28) in function 'xf::solver::ukf_ut_process<3, 2>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_245_9'(./ukf.hpp:245:23) and 'VITIS_LOOP_246_10'(./ukf.hpp:246:28) in function 'xf::solver::ukf_ut_meas<3, 2>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_259_16'(./ukf.hpp:259:24) and 'VITIS_LOOP_260_17'(./ukf.hpp:260:28) in function 'xf::solver::ukf_ut_meas<3, 2>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_339_10'(./ukf.hpp:339:24) and 'VITIS_LOOP_340_11'(./ukf.hpp:340:28) in function 'xf::solver::ukf_update<3, 2>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_345_14'(./ukf.hpp:345:28) and 'VITIS_LOOP_346_15'(./ukf.hpp:346:32) in function 'xf::solver::ukf_update<3, 2>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_350_16'(./ukf.hpp:350:24) and 'VITIS_LOOP_351_17'(./ukf.hpp:351:28) in function 'xf::solver::ukf_update<3, 2>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_267_1'(./ukf.hpp:267:23) and 'VITIS_LOOP_268_2'(./ukf.hpp:268:27) in function 'xf::solver::cross_cov<3, 2>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_1' (./ukf.hpp:67:22) in function 'xf::solver::ukf_ut_process<3, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_216_13' (./ukf.hpp:216:24) in function 'xf::solver::ukf_ut_process<3, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_245_9' (./ukf.hpp:245:23) in function 'xf::solver::ukf_ut_meas<3, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_259_16' (./ukf.hpp:259:24) in function 'xf::solver::ukf_ut_meas<3, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_339_10' (./ukf.hpp:339:24) in function 'xf::solver::ukf_update<3, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_14' (./ukf.hpp:345:28) in function 'xf::solver::ukf_update<3, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_350_16' (./ukf.hpp:350:24) in function 'xf::solver::ukf_update<3, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_267_1' (./ukf.hpp:267:23) in function 'xf::solver::cross_cov<3, 2>'.
WARNING: [HLS 200-1449] Process ukf_update<3, 2>2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.68 seconds; current allocated memory: 712.371 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ukf_accel_step' ...
WARNING: [SYN 201-103] Legalizing function name 'make_sigma_points<3>' to 'make_sigma_points_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_process<3, 2>_Pipeline_VITIS_LOOP_184_1' to 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_184_1'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_process<3, 2>_Pipeline_VITIS_LOOP_192_4' to 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_192_4'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_process<3, 2>_Pipeline_VITIS_LOOP_193_5' to 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_process<3, 2>_Pipeline_VITIS_LOOP_197_7' to 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_197_7'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_process<3, 2>_Pipeline_VITIS_LOOP_201_9' to 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_201_9'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_process<3, 2>_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2' to 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_process<3, 2>_Pipeline_VITIS_LOOP_207_11' to 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_process<3, 2>_Pipeline_VITIS_LOOP_51_1' to 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_51_1'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_process<3, 2>_Pipeline_VITIS_LOOP_216_13_VITIS_LOOP_217_14' to 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_216_13_VITIS_LOOP_217_14'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_process<3, 2>' to 'ukf_ut_process_3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_meas<3, 2>_Pipeline_VITIS_LOOP_227_1' to 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_227_1'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_meas<3, 2>_Pipeline_VITIS_LOOP_235_4' to 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_235_4'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_meas<3, 2>_Pipeline_VITIS_LOOP_236_5' to 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_meas<3, 2>_Pipeline_VITIS_LOOP_240_7' to 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_240_7'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_meas<3, 2>_Pipeline_VITIS_LOOP_245_9_VITIS_LOOP_246_10' to 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_245_9_VITIS_LOOP_246_10'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_meas<3, 2>_Pipeline_VITIS_LOOP_248_11' to 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_meas<3, 2>_Pipeline_VITIS_LOOP_256_15' to 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_256_15'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_meas<3, 2>_Pipeline_VITIS_LOOP_259_16_VITIS_LOOP_260_17' to 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_259_16_VITIS_LOOP_260_17'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_ut_meas<3, 2>' to 'ukf_ut_meas_3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'cross_cov<3, 2>_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2' to 'cross_cov_3_2_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2'.
WARNING: [SYN 201-103] Legalizing function name 'cross_cov<3, 2>_Pipeline_VITIS_LOOP_272_3' to 'cross_cov_3_2_Pipeline_VITIS_LOOP_272_3'.
WARNING: [SYN 201-103] Legalizing function name 'cross_cov<3, 2>' to 'cross_cov_3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2_Pipeline_VITIS_LOOP_315_1' to 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_315_1'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2_Pipeline_VITIS_LOOP_316_2' to 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_316_2'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2_Pipeline_VITIS_LOOP_332_7' to 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_332_7'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2_Pipeline_VITIS_LOOP_333_8' to 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_333_8'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11' to 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2_Pipeline_VITIS_LOOP_344_13' to 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_344_13'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15' to 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2_Pipeline_VITIS_LOOP_285_1' to 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_285_1'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2_Pipeline_VITIS_LOOP_295_3' to 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_295_3'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2_Pipeline_VITIS_LOOP_350_16_VITIS_LOOP_351_17' to 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_350_16_VITIS_LOOP_351_17'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_update<3, 2>2' to 'ukf_update_3_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'ukf_step<3, 2>' to 'ukf_step_3_2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.27 seconds; current allocated memory: 713.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 713.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_sigma_points_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'make_sigma_points<3>'.
WARNING: [HLS 200-885] The II Violation in module 'make_sigma_points_3_s' (function 'make_sigma_points<3>'): Unable to schedule 'load' operation 32 bit ('S_in_load', ./ukf.hpp:162) on array 'S_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'S_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'make_sigma_points_3_s' (function 'make_sigma_points<3>'): Unable to schedule 'load' operation 32 bit ('S_in_load_1', ./ukf.hpp:162) on array 'S_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'S_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'make_sigma_points_3_s' (function 'make_sigma_points<3>'): Unable to schedule 'load' operation 32 bit ('S_in_load_2', ./ukf.hpp:162) on array 'S_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'S_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'make_sigma_points_3_s' (function 'make_sigma_points<3>'): Unable to schedule 'load' operation 32 bit ('S_in_load_3', ./ukf.hpp:162) on array 'S_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'S_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'make_sigma_points_3_s' (function 'make_sigma_points<3>'): Unable to schedule 'load' operation 32 bit ('S_in_load_6', ./ukf.hpp:162) on array 'S_in' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'S_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'make_sigma_points_3_s' (function 'make_sigma_points<3>'): Unable to schedule 'load' operation 32 bit ('S_in_load_7', ./ukf.hpp:162) on array 'S_in' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'S_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 18, function 'make_sigma_points<3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 714.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 714.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_184_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 716.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 716.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_192_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_192_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 716.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 716.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_5'.
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5' (loop 'VITIS_LOOP_193_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln195', ./ukf.hpp:195->./ukf.hpp:369->./ukf.hpp:367) of variable 'add_i_i', ./ukf.hpp:195->./ukf.hpp:369->./ukf.hpp:367 on local variable 'empty' and 'load' operation 32 bit ('p_load', ./ukf.hpp:195->./ukf.hpp:369->./ukf.hpp:367) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5' (loop 'VITIS_LOOP_193_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln195', ./ukf.hpp:195->./ukf.hpp:369->./ukf.hpp:367) of variable 'add_i_i', ./ukf.hpp:195->./ukf.hpp:369->./ukf.hpp:367 on local variable 'empty' and 'load' operation 32 bit ('p_load', ./ukf.hpp:195->./ukf.hpp:369->./ukf.hpp:367) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5' (loop 'VITIS_LOOP_193_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln195', ./ukf.hpp:195->./ukf.hpp:369->./ukf.hpp:367) of variable 'add_i_i', ./ukf.hpp:195->./ukf.hpp:369->./ukf.hpp:367 on local variable 'empty' and 'load' operation 32 bit ('p_load', ./ukf.hpp:195->./ukf.hpp:369->./ukf.hpp:367) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 12, loop 'VITIS_LOOP_193_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 717.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 717.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_197_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_197_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 718.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 718.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_201_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_201_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 719.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 719.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1_VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1_VITIS_LOOP_68_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 719.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 719.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_11'.
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11' (loop 'VITIS_LOOP_207_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln60', ./ukf.hpp:60->./ukf.hpp:211->./ukf.hpp:369->./ukf.hpp:367) of variable 'add_i45_i_i', ./ukf.hpp:60->./ukf.hpp:211->./ukf.hpp:369->./ukf.hpp:367 on local variable 'empty' and 'load' operation 32 bit ('p_load54', ./ukf.hpp:60->./ukf.hpp:211->./ukf.hpp:369->./ukf.hpp:367) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11' (loop 'VITIS_LOOP_207_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln60', ./ukf.hpp:60->./ukf.hpp:211->./ukf.hpp:369->./ukf.hpp:367) of variable 'add_i45_i_i', ./ukf.hpp:60->./ukf.hpp:211->./ukf.hpp:369->./ukf.hpp:367 on local variable 'empty' and 'load' operation 32 bit ('p_load54', ./ukf.hpp:60->./ukf.hpp:211->./ukf.hpp:369->./ukf.hpp:367) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11' (loop 'VITIS_LOOP_207_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln60', ./ukf.hpp:60->./ukf.hpp:211->./ukf.hpp:369->./ukf.hpp:367) of variable 'add_i45_i_i', ./ukf.hpp:60->./ukf.hpp:211->./ukf.hpp:369->./ukf.hpp:367 on local variable 'empty' and 'load' operation 32 bit ('p_load54', ./ukf.hpp:60->./ukf.hpp:211->./ukf.hpp:369->./ukf.hpp:367) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_207_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 720.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 720.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 721.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 721.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_216_13_VITIS_LOOP_217_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_13_VITIS_LOOP_217_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_13_VITIS_LOOP_217_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 721.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 721.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_process_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 723.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 723.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_227_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 725.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 725.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_235_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_235_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 725.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 725.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_5'.
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5' (loop 'VITIS_LOOP_236_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln238', ./ukf.hpp:238->./ukf.hpp:374) of variable 'add_i', ./ukf.hpp:238->./ukf.hpp:374 on local variable 'empty' and 'load' operation 32 bit ('p_load', ./ukf.hpp:238->./ukf.hpp:374) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5' (loop 'VITIS_LOOP_236_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln238', ./ukf.hpp:238->./ukf.hpp:374) of variable 'add_i', ./ukf.hpp:238->./ukf.hpp:374 on local variable 'empty' and 'load' operation 32 bit ('p_load', ./ukf.hpp:238->./ukf.hpp:374) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5' (loop 'VITIS_LOOP_236_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln238', ./ukf.hpp:238->./ukf.hpp:374) of variable 'add_i', ./ukf.hpp:238->./ukf.hpp:374 on local variable 'empty' and 'load' operation 32 bit ('p_load', ./ukf.hpp:238->./ukf.hpp:374) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_236_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 726.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 726.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_240_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_240_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 726.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 726.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_245_9_VITIS_LOOP_246_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_9_VITIS_LOOP_246_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_245_9_VITIS_LOOP_246_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 727.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 727.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_248_11'.
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11' (loop 'VITIS_LOOP_248_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln253', ./ukf.hpp:253->./ukf.hpp:374) of variable 'add1_i', ./ukf.hpp:253->./ukf.hpp:374 on local variable 'empty' and 'load' operation 32 bit ('p_load27', ./ukf.hpp:253->./ukf.hpp:374) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11' (loop 'VITIS_LOOP_248_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln253', ./ukf.hpp:253->./ukf.hpp:374) of variable 'add1_i', ./ukf.hpp:253->./ukf.hpp:374 on local variable 'empty' and 'load' operation 32 bit ('p_load27', ./ukf.hpp:253->./ukf.hpp:374) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11' (loop 'VITIS_LOOP_248_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln253', ./ukf.hpp:253->./ukf.hpp:374) of variable 'add1_i', ./ukf.hpp:253->./ukf.hpp:374 on local variable 'empty' and 'load' operation 32 bit ('p_load27', ./ukf.hpp:253->./ukf.hpp:374) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_248_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 727.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_256_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_256_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_256_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 728.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 728.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_259_16_VITIS_LOOP_260_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_259_16_VITIS_LOOP_260_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_259_16_VITIS_LOOP_260_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 728.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 728.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_ut_meas_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 729.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 730.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cross_cov_3_2_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_267_1_VITIS_LOOP_268_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_267_1_VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 731.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 731.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cross_cov_3_2_Pipeline_VITIS_LOOP_272_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_272_3'.
WARNING: [HLS 200-880] The II Violation in module 'cross_cov_3_2_Pipeline_VITIS_LOOP_272_3' (loop 'VITIS_LOOP_272_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln277', ./ukf.hpp:277->./ukf.hpp:376) of variable 'add_i', ./ukf.hpp:277->./ukf.hpp:376 on local variable 'empty' and 'load' operation 32 bit ('p_load', ./ukf.hpp:277->./ukf.hpp:376) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cross_cov_3_2_Pipeline_VITIS_LOOP_272_3' (loop 'VITIS_LOOP_272_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln277', ./ukf.hpp:277->./ukf.hpp:376) of variable 'add_i', ./ukf.hpp:277->./ukf.hpp:376 on local variable 'empty' and 'load' operation 32 bit ('p_load', ./ukf.hpp:277->./ukf.hpp:376) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cross_cov_3_2_Pipeline_VITIS_LOOP_272_3' (loop 'VITIS_LOOP_272_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln277', ./ukf.hpp:277->./ukf.hpp:376) of variable 'add_i', ./ukf.hpp:277->./ukf.hpp:376 on local variable 'empty' and 'load' operation 32 bit ('p_load', ./ukf.hpp:277->./ukf.hpp:376) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 17, loop 'VITIS_LOOP_272_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 731.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 731.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cross_cov_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 732.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 732.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_315_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_315_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 733.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 733.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_316_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_316_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_316_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 733.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 733.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_332_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_332_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_332_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 734.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 734.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_333_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_333_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 734.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 734.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_10_VITIS_LOOP_340_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_339_10_VITIS_LOOP_340_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 735.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 735.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_344_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_344_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_344_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 735.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 735.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_14_VITIS_LOOP_346_15'.
WARNING: [HLS 200-880] The II Violation in module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15' (loop 'VITIS_LOOP_345_14_VITIS_LOOP_346_15'): Unable to enforce a carried dependence constraint (II = 1, distance = 3, offset = 1) between 'store' operation 0 bit ('ucol_addr_write_ln346', ./ukf.hpp:346) of variable 'add3', ./ukf.hpp:346 on array 'ucol' and 'load' operation 32 bit ('ucol_load', ./ukf.hpp:346) on array 'ucol'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15' (loop 'VITIS_LOOP_345_14_VITIS_LOOP_346_15'): Unable to enforce a carried dependence constraint (II = 2, distance = 3, offset = 1) between 'store' operation 0 bit ('ucol_addr_write_ln346', ./ukf.hpp:346) of variable 'add3', ./ukf.hpp:346 on array 'ucol' and 'load' operation 32 bit ('ucol_load', ./ukf.hpp:346) on array 'ucol'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'VITIS_LOOP_345_14_VITIS_LOOP_346_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 735.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 735.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_285_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_285_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 735.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 735.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_295_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_295_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 736.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 736.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_350_16_VITIS_LOOP_351_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_350_16_VITIS_LOOP_351_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_350_16_VITIS_LOOP_351_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 737.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 737.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_update_3_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 737.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 737.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_step_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO x1 (from ukf_ut_process_3_2_U0 to ukf_update_3_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO S1 (from ukf_ut_process_3_2_U0 to ukf_update_3_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_21 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_22 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_23 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_24 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_25 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_26 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_27 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_28 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_29 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_30 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_31 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_32 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_33 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_34 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_35 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_36 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_37 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_38 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_39 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO X2_40 (from ukf_ut_process_3_2_U0 to cross_cov_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO z1 (from ukf_ut_meas_3_2_U0 to ukf_update_3_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO S2 (from ukf_ut_meas_3_2_U0 to ukf_update_3_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO S2_1 (from ukf_ut_meas_3_2_U0 to ukf_update_3_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 738.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 738.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ukf_accel_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 739.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 739.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 739.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_sigma_points_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'make_sigma_points_3_s' pipeline 'make_sigma_points<3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_sigma_points_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 741.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_184_1' pipeline 'VITIS_LOOP_184_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_184_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 744.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_192_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_192_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 747.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5' pipeline 'VITIS_LOOP_193_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5'.
INFO: [RTMG 210-279] Implementing memory 'ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5_w_Wm2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 748.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_197_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_197_7' pipeline 'VITIS_LOOP_197_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_197_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 750.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_201_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_201_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 753.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 755.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11' pipeline 'VITIS_LOOP_207_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11'.
INFO: [RTMG 210-279] Implementing memory 'ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11_w_Wc_sqrt1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 757.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_51_1' pipeline 'VITIS_LOOP_51_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 760.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_216_13_VITIS_LOOP_217_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_216_13_VITIS_LOOP_217_14' pipeline 'VITIS_LOOP_216_13_VITIS_LOOP_217_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_process_3_2_Pipeline_VITIS_LOOP_216_13_VITIS_LOOP_217_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 761.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_process_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frsqrt_32ns_32ns_32_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_process_3_2_s'.
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_ut_process_3_2_s_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_ut_process_3_2_s_Lmat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 769.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 775.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_235_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_235_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 777.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5' pipeline 'VITIS_LOOP_236_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 778.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_240_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_240_7' pipeline 'VITIS_LOOP_240_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_240_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 780.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_245_9_VITIS_LOOP_246_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_245_9_VITIS_LOOP_246_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 782.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11' pipeline 'VITIS_LOOP_248_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 783.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_256_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_256_15' pipeline 'VITIS_LOOP_256_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_256_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_259_16_VITIS_LOOP_260_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_259_16_VITIS_LOOP_260_17' pipeline 'VITIS_LOOP_259_16_VITIS_LOOP_260_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_259_16_VITIS_LOOP_260_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 786.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_ut_meas_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frsqrt_32ns_32ns_32_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_ut_meas_3_2_s'.
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_ut_meas_3_2_s_P_0_i_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_ut_meas_3_2_s_Lmat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 791.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cross_cov_3_2_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cross_cov_3_2_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 794.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cross_cov_3_2_Pipeline_VITIS_LOOP_272_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cross_cov_3_2_Pipeline_VITIS_LOOP_272_3' pipeline 'VITIS_LOOP_272_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cross_cov_3_2_Pipeline_VITIS_LOOP_272_3'.
INFO: [RTMG 210-279] Implementing memory 'ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_272_3_w_Wc_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 796.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cross_cov_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cross_cov_3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 799.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_315_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_315_1' pipeline 'VITIS_LOOP_315_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_315_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 801.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_316_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_316_2' pipeline 'VITIS_LOOP_316_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_316_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 803.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_332_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_332_7' pipeline 'VITIS_LOOP_332_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_332_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 805.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_333_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_333_8' pipeline 'VITIS_LOOP_333_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_333_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 806.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11' pipeline 'VITIS_LOOP_339_10_VITIS_LOOP_340_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 807.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_344_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_344_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 808.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15' pipeline 'VITIS_LOOP_345_14_VITIS_LOOP_346_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 809.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_285_1' pipeline 'VITIS_LOOP_285_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_285_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 810.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_295_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_295_3' pipeline 'VITIS_LOOP_295_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_295_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 812.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_350_16_VITIS_LOOP_351_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_350_16_VITIS_LOOP_351_17' pipeline 'VITIS_LOOP_350_16_VITIS_LOOP_351_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2_Pipeline_VITIS_LOOP_350_16_VITIS_LOOP_351_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 813.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_update_3_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_update_3_2_2'.
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_update_3_2_2_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_update_3_2_2_innov_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_update_3_2_2_R_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 817.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_step_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process make_sigma_points<3> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_step_3_2_s'.
INFO: [HLS 200-740] Implementing PIPO ukf_accel_step_ukf_step_3_2_s_x1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_step_3_2_s_x1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO ukf_accel_step_ukf_step_3_2_s_S1_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_step_3_2_s_S1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO ukf_accel_step_ukf_step_3_2_s_z1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_step_3_2_s_z1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO ukf_accel_step_ukf_step_3_2_s_S2_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'ukf_accel_step_ukf_step_3_2_s_S2_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'q_c_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r_c_U(ukf_accel_step_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_1_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_2_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_3_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_4_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_5_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_6_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_7_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_8_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_9_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_10_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_11_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_12_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_13_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_14_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_15_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_16_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_17_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_18_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_19_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X_20_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_21_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_22_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_23_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_24_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_25_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_26_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_27_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_28_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_29_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_30_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_31_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_32_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_33_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_34_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_35_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_36_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_37_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_38_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_39_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X2_40_U(ukf_accel_step_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_1_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_2_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_3_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_4_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_5_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_6_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_7_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_8_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_9_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_10_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_11_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_12_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'X1p_13_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_14_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_15_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_16_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_17_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_18_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_19_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_20_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_21_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_22_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_23_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_24_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_25_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Z2_26_U(ukf_accel_step_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.99 seconds; current allocated memory: 823.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ukf_accel_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ukf_accel_step/z' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ukf_accel_step/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ukf_accel_step/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ukf_accel_step/x_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ukf_accel_step/S_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ukf_accel_step/x_out' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ukf_accel_step/S_out' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ukf_accel_step' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'z', 'q', 'r', 'x_in', 'S_in', 'x_out', 'S_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ukf_accel_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 826.934 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.57 seconds; current allocated memory: 828.129 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.45 seconds; current allocated memory: 843.191 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ukf_accel_step.
INFO: [VLOG 209-307] Generating Verilog RTL for ukf_accel_step.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:49; Allocated memory: 526.879 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis/2024.2/vcxx/libexec//clang++"
   Compiling apatb_ukf_accel_step.cpp
   Compiling ukf_accel.cpp_pre.cpp.tb.cpp
   Compiling ukf_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_ukf_accel_step_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
ERRORCHECK: cnt=20
ERRORCHECK: RMSE: 0.00002625, 0.00004135, 0.00000112
ERRORCHECK: MAE: 0.00000985, 0.00001165, 0.00000048
ERRORCHECK: MaxAbs: 0.00008506, 0.00018221, 0.00000393
ERRORCHECK: NRMSE: 0.00013627, 0.00032328, 0.00170337
ERRORCHECK: AggNRMSE: 0.00021186
ERRORCHECK: PASS
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 17:48:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 17:48:44 2025...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_ukf_accel_step_top glbl -Oenable_linking_all_libraries -prj ukf_accel_step.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s ukf_accel_step 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ip/xil_defaultlib/ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ip/xil_defaultlib/ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ip/xil_defaultlib/ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ip/xil_defaultlib/ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ip/xil_defaultlib/ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ip/xil_defaultlib/ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ip/xil_defaultlib/ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ip/xil_defaultlib/ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_innov_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_innov_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_sparsemux_15_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_sparsemux_15_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_cross_cov_3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_cross_cov_3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_step_3_2_s_x1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_step_3_2_s_x1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_256_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_256_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_step_3_2_s_S1_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_step_3_2_s_S1_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_192_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_192_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_make_sigma_points_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_make_sigma_points_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_step_3_2_s_S1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_step_3_2_s_S1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_sparsemux_7_2_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_sparsemux_7_2_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_315_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_315_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_R_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_R_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_184_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_184_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_step_3_2_s_z1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_step_3_2_s_z1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fifo_w32_d4_S
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fifo_w32_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_227_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_227_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_350_16_VITIS_LOOP_351_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_350_16_VITIS_LOOP_351_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_259_16_VITIS_LOOP_260_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_259_16_VITIS_LOOP_260_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_s_Lmat_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_s_Lmat_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_216_13_VITIS_LOOP_217_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_216_13_VITIS_LOOP_217_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_272_3_w_Wc_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_272_3_w_Wc_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_316_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_316_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_332_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_332_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_333_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_333_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_s_P_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_s_P_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_240_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_240_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_s_Lmat_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_s_Lmat_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_step_3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_step_3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_step_3_2_s_z1_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_step_3_2_s_z1_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5_w_Wm2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5_w_Wm2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_295_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_295_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_235_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_235_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ukf_accel_step_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_s_P_0_i_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_s_P_0_i_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_197_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_197_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_step_3_2_s_S2_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_step_3_2_s_S2_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fifo_w32_d3_S
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fifo_w32_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_201_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_201_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_285_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_285_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_344_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_344_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_control_s_axi
INFO: [VRFC 10-311] analyzing module ukf_accel_step_control_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11_w_Wc_sqrt1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11_w_Wc_sqrt1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_update_3_2_2_x_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_update_3_2_2_x_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_step_3_2_s_x1_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_step_3_2_s_x1_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_51_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_51_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_272_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_272_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_245_9_VITIS_LOOP_246_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_245_9_VITIS_LOOP_246_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step_ukf_step_3_2_s_S2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ukf_accel_step_ukf_step_3_2_s_S2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_exp_table...
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_pkg
Compiling package floating_point_v7_1_19.flt_utils
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_19.flt_recipsqrt_sp_sqrt_r_rom
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.ukf_accel_step_ukf_step_3_2_s_x1...
Compiling module xil_defaultlib.ukf_accel_step_ukf_step_3_2_s_x1...
Compiling module xil_defaultlib.ukf_accel_step_ukf_step_3_2_s_S1...
Compiling module xil_defaultlib.ukf_accel_step_ukf_step_3_2_s_S1...
Compiling module xil_defaultlib.ukf_accel_step_ukf_step_3_2_s_z1...
Compiling module xil_defaultlib.ukf_accel_step_ukf_step_3_2_s_z1...
Compiling module xil_defaultlib.ukf_accel_step_ukf_step_3_2_s_S2...
Compiling module xil_defaultlib.ukf_accel_step_ukf_step_3_2_s_S2...
Compiling module xil_defaultlib.ukf_accel_step_entry_proc
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_19.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_19.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_19.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.ukf_accel_step_fadd_32ns_32ns_32...
Compiling module xil_defaultlib.ukf_accel_step_fadd_32ns_32ns_32...
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.ukf_accel_step_fsub_32ns_32ns_32...
Compiling module xil_defaultlib.ukf_accel_step_fsub_32ns_32ns_32...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_19.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_19.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_19.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.ukf_accel_step_fmul_32ns_32ns_32...
Compiling module xil_defaultlib.ukf_accel_step_fmul_32ns_32ns_32...
Compiling module xil_defaultlib.ukf_accel_step_make_sigma_points...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_sparsemux_15_3_32...
Compiling module xil_defaultlib.ukf_accel_step_flow_control_loop...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_sparsemux_7_2_32_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.ukf_accel_step_faddfsub_32ns_32n...
Compiling module xil_defaultlib.ukf_accel_step_faddfsub_32ns_32n...
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_19.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.ukf_accel_step_fcmp_32ns_32ns_1_...
Compiling module xil_defaultlib.ukf_accel_step_fcmp_32ns_32ns_1_...
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23,length=3)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_19.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_19.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_19.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22,length=3,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=46,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_19.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=8)\]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=7,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=7,fast_input=true)...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_19.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_recip [\flt_recip(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.ukf_accel_step_frsqrt_32ns_32ns_...
Compiling module xil_defaultlib.ukf_accel_step_frsqrt_32ns_32ns_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_process_3_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_s...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_s...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_P...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_P...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_P...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_P...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_P...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_P...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_P...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_P...
Compiling module xil_defaultlib.ukf_accel_step_ukf_ut_meas_3_2_s
Compiling module xil_defaultlib.ukf_accel_step_cross_cov_3_2_Pip...
Compiling module xil_defaultlib.ukf_accel_step_cross_cov_3_2_Pip...
Compiling module xil_defaultlib.ukf_accel_step_cross_cov_3_2_Pip...
Compiling module xil_defaultlib.ukf_accel_step_cross_cov_3_2_s
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2_...
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_19.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=8,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_19.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.ukf_accel_step_fdiv_32ns_32ns_32...
Compiling module xil_defaultlib.ukf_accel_step_fdiv_32ns_32ns_32...
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=9,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=9,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_19.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.ukf_accel_step_fsqrt_32ns_32ns_3...
Compiling module xil_defaultlib.ukf_accel_step_fsqrt_32ns_32ns_3...
Compiling module xil_defaultlib.ukf_accel_step_ukf_update_3_2_2
Compiling module xil_defaultlib.ukf_accel_step_fifo_w32_d3_S_Shi...
Compiling module xil_defaultlib.ukf_accel_step_fifo_w32_d3_S_def...
Compiling module xil_defaultlib.ukf_accel_step_fifo_w32_d4_S_Shi...
Compiling module xil_defaultlib.ukf_accel_step_fifo_w32_d4_S_def...
Compiling module xil_defaultlib.ukf_accel_step_fifo_w32_d2_S_Shi...
Compiling module xil_defaultlib.ukf_accel_step_fifo_w32_d2_S_def...
Compiling module xil_defaultlib.ukf_accel_step_ukf_step_3_2_s
Compiling module xil_defaultlib.ukf_accel_step_control_s_axi_ram...
Compiling module xil_defaultlib.ukf_accel_step_control_s_axi_ram...
Compiling module xil_defaultlib.ukf_accel_step_control_s_axi_ram...
Compiling module xil_defaultlib.ukf_accel_step_control_s_axi_ram...
Compiling module xil_defaultlib.ukf_accel_step_control_s_axi_ram...
Compiling module xil_defaultlib.ukf_accel_step_control_s_axi
Compiling module xil_defaultlib.ukf_accel_step
Compiling module xil_defaultlib.AESL_axi_slave_control
WARNING: [XSIM 43-3373] "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_axi_slave_control.v" Line 1366. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_axi_slave_control.v" Line 1375. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_axi_slave_control.v" Line 1416. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_axi_slave_control.v" Line 1749. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_axi_slave_control.v" Line 1758. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_axi_slave_control.v" Line 1799. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_axi_slave_control.v" Line 1866. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_axi_slave_control.v" Line 1875. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/AESL_axi_slave_control.v" Line 1916. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=91)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_ukf_accel_step_top
Compiling module work.glbl
Built simulation snapshot ukf_accel_step

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 17:49:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/ukf_accel_step/xsim_script.tcl
# xsim {ukf_accel_step} -autoloadwcfg -tclbatch {ukf_accel_step.tcl}
Time resolution is 1 ps
source ukf_accel_step.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "12185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 12245 ns : File "/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sim/verilog/ukf_accel_step.autotb.v" Line 304
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 15 17:49:28 2025...
INFO: [COSIM 212-316] Starting C post checking ...
ERRORCHECK: cnt=20
ERRORCHECK: RMSE: 0.00002625, 0.00004135, 0.00000112
ERRORCHECK: MAE: 0.00000985, 0.00001165, 0.00000048
ERRORCHECK: MaxAbs: 0.00008506, 0.00018221, 0.00000393
ERRORCHECK: NRMSE: 0.00013627, 0.00032328, 0.00170337
ERRORCHECK: AggNRMSE: 0.00021186
ERRORCHECK: PASS
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:56; Allocated memory: 11.234 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 17:49:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sol1_data.json outdir=/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip srcdir=/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/misc
INFO: Copied 76 verilog file(s) to /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/hdl/verilog
INFO: Copied 70 vhdl file(s) to /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/drivers
Generating 8 subcores in /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/hdl/ip.tmp:
impl/misc/ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
impl/misc/ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip.tcl
impl/misc/ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
impl/misc/ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/hdl/verilog
INFO: Generating ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip via file impl/misc/ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip'...
INFO: Done generating ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip via file impl/misc/ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/hdl/vhdl/ukf_accel_step.vhd (ukf_accel_step)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/component.xml
INFO: Created IP archive /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/xilinx_com_hls_ukf_accel_step_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 17:50:08 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 17:50:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module ukf_accel_step
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:ukf_accel_step:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project ukf.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "ukf_accel_step"
# dict set report_options funcmodules {ukf_accel_step_entry_proc ukf_accel_step_make_sigma_points_3_s ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_184_1 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_192_4 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_197_7 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_201_9 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_51_1 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_216_13_VITIS_LOOP_217_14 ukf_accel_step_ukf_ut_process_3_2_s ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_227_1 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_235_4 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_240_7 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_245_9_VITIS_LOOP_246_10 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_256_15 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_259_16_VITIS_LOOP_260_17 ukf_accel_step_ukf_ut_meas_3_2_s ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2 ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_272_3 ukf_accel_step_cross_cov_3_2_s ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_315_1 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_316_2 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_332_7 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_333_8 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_344_13 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_285_1 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_295_3 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_350_16_VITIS_LOOP_351_17 ukf_accel_step_ukf_update_3_2_2 ukf_accel_step_ukf_step_3_2_s}
# dict set report_options bindmodules {ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1 ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1 ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1 ukf_accel_step_sparsemux_15_3_32_1_1 ukf_accel_step_flow_control_loop_pipe_sequential_init ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5_w_Wm2_ROM_AUTO_1R ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11_w_Wc_sqrt1_ROM_AUTO_1R ukf_accel_step_sparsemux_7_2_32_1_1 ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1 ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1 ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1 ukf_accel_step_ukf_ut_process_3_2_s_P_RAM_AUTO_1R1W ukf_accel_step_ukf_ut_process_3_2_s_Lmat_RAM_AUTO_1R1W ukf_accel_step_ukf_ut_meas_3_2_s_P_0_i_RAM_AUTO_1R1W ukf_accel_step_ukf_ut_meas_3_2_s_Lmat_RAM_AUTO_1R1W ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_272_3_w_Wc_ROM_AUTO_1R ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1 ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1 ukf_accel_step_ukf_update_3_2_2_x_RAM_AUTO_1R1W ukf_accel_step_ukf_update_3_2_2_innov_RAM_AUTO_1R1W ukf_accel_step_ukf_update_3_2_2_R_RAM_AUTO_1R1W ukf_accel_step_ukf_step_3_2_s_x1_RAM_AUTO_1R1W_memcore ukf_accel_step_ukf_step_3_2_s_x1_RAM_AUTO_1R1W ukf_accel_step_ukf_step_3_2_s_S1_RAM_AUTO_1R1W_memcore ukf_accel_step_ukf_step_3_2_s_S1_RAM_AUTO_1R1W ukf_accel_step_ukf_step_3_2_s_z1_RAM_AUTO_1R1W_memcore ukf_accel_step_ukf_step_3_2_s_z1_RAM_AUTO_1R1W ukf_accel_step_ukf_step_3_2_s_S2_RAM_AUTO_1R1W_memcore ukf_accel_step_ukf_step_3_2_s_S2_RAM_AUTO_1R1W ukf_accel_step_fifo_w32_d3_S ukf_accel_step_fifo_w32_d4_S ukf_accel_step_fifo_w32_d2_S ukf_accel_step_control_s_axi}
# dict set report_options max_module_depth 8
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : </home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Wrote  : </home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-12-15 17:50:25 CST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec 15 17:50:25 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Dec 15 17:50:25 2025] Launched synth_1...
Run output will be captured here: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Mon Dec 15 17:50:25 2025] Waiting for synth_1 to finish...
WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 17:55:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 69113
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.379 ; gain = 421.797 ; free physical = 3792 ; free virtual = 9729
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-68524-whp-virtual-machine/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-68524-whp-virtual-machine/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.348 ; gain = 497.766 ; free physical = 3705 ; free virtual = 9645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.160 ; gain = 515.578 ; free physical = 3705 ; free virtual = 9645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.160 ; gain = 515.578 ; free physical = 3705 ; free virtual = 9645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2074.160 ; gain = 0.000 ; free physical = 3705 ; free virtual = 9645
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/ukf_accel_step.xdc]
Finished Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/ukf_accel_step.xdc]
Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.086 ; gain = 0.000 ; free physical = 3702 ; free virtual = 9643
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2123.086 ; gain = 0.000 ; free physical = 3702 ; free virtual = 9643
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2123.086 ; gain = 564.504 ; free physical = 3733 ; free virtual = 9677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2131.090 ; gain = 572.508 ; free physical = 3733 ; free virtual = 9677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2131.090 ; gain = 572.508 ; free physical = 3733 ; free virtual = 9677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2131.090 ; gain = 572.508 ; free physical = 3731 ; free virtual = 9676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2131.090 ; gain = 572.508 ; free physical = 3727 ; free virtual = 9674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.090 ; gain = 642.508 ; free physical = 3645 ; free virtual = 9600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.090 ; gain = 642.508 ; free physical = 3645 ; free virtual = 9600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2210.105 ; gain = 651.523 ; free physical = 3637 ; free virtual = 9592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.918 ; gain = 821.336 ; free physical = 3489 ; free virtual = 9446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.918 ; gain = 821.336 ; free physical = 3489 ; free virtual = 9446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.918 ; gain = 821.336 ; free physical = 3489 ; free virtual = 9446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.918 ; gain = 821.336 ; free physical = 3489 ; free virtual = 9446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.918 ; gain = 821.336 ; free physical = 3489 ; free virtual = 9446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.918 ; gain = 821.336 ; free physical = 3489 ; free virtual = 9446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.918 ; gain = 821.336 ; free physical = 3489 ; free virtual = 9446
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2379.918 ; gain = 772.410 ; free physical = 3490 ; free virtual = 9446
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.926 ; gain = 821.336 ; free physical = 3490 ; free virtual = 9446
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.926 ; gain = 0.000 ; free physical = 3490 ; free virtual = 9446
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.926 ; gain = 0.000 ; free physical = 3654 ; free virtual = 9610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e4545037
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2379.926 ; gain = 1039.266 ; free physical = 3653 ; free virtual = 9609
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1917.610; main = 1792.690; forked = 320.045
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3232.031; main = 2379.922; forked = 924.922
INFO: [Common 17-1381] The checkpoint '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 17:56:12 2025...
[Mon Dec 15 17:56:15 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:04:13 ; elapsed = 00:05:50 . Memory (MB): peak = 1532.344 ; gain = 0.000 ; free physical = 4952 ; free virtual = 10936
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-12-15 17:56:15 CST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 1752.941 ; gain = 0.000 ; free physical = 4604 ; free virtual = 10626
INFO: [Netlist 29-17] Analyzing 1625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/ukf_accel_step.xdc]
Finished Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/ukf_accel_step.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1923.328 ; gain = 0.000 ; free physical = 4487 ; free virtual = 10511
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 526 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 256 instances
  RAM16X1S => RAM32X1S (RAMS32): 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1923.328 ; gain = 390.984 ; free physical = 4487 ; free virtual = 10511
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-12-15 17:56:29 CST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/ukf_accel_step_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/ukf_accel_step_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/ukf_accel_step_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2605.094 ; gain = 681.766 ; free physical = 3863 ; free virtual = 9910
INFO: HLS-REPORT: Running report: report_power -file ./report/ukf_accel_step_power_synth.rpt -xpe ./ukf_accel_step_power.xpe
Command: report_power -file ./report/ukf_accel_step_power_synth.rpt -xpe ./ukf_accel_step_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/ukf_accel_step_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/ukf_accel_step_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/ukf_accel_step_failfast_synth.rpt
 -I- design metrics completed in 2 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 3 seconds (0 modules)
 -I- non-FD high fanout nets completed in 3 seconds
 -I- path budgeting metrics completed in 2 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 35.86% | OK     |
#  | FD                                                        | 50%       | 22.20% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 10.53% | OK     |
#  | MUXF7                                                     | 15%       | 0.22%  | OK     |
#  | DSP                                                       | 80%       | 43.18% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 9.64%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 26.41% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 315    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.70   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/report/ukf_accel_step_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 14 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-12-15 17:56:59 CST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-12-15 17:56:59 CST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-12-15 17:56:59 CST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-12-15 17:56:59 CST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-12-15 17:56:59 CST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-12-15 17:56:59 CST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-12-15 17:56:59 CST
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 19077 23621 95 27 0 1016 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 19077 AVAIL_FF 106400 FF 23621 AVAIL_DSP 220 DSP 95 AVAIL_BRAM 280 BRAM 27 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 1016 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/report/verilog/ukf_accel_step_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             ukf.prj
Solution:            sol1
Device target:       xc7z020-clg484-1
Report date:         Mon Dec 15 17:56:59 CST 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          19077
FF:           23621
DSP:             95
BRAM:            27
URAM:             0
LATCH:            0
SRL:           1016
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      8.276
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-12-15 17:56:59 CST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-12-15 17:56:59 CST
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 17:56:59 2025...
INFO: [HLS 200-802] Generated output file ukf.prj/sol1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:07:43; Allocated memory: 10.570 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 17:57:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/sol1_data.json outdir=/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip srcdir=/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/misc
INFO: Copied 77 verilog file(s) to /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/hdl/verilog
INFO: Copied 70 vhdl file(s) to /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/drivers
Generating 8 subcores in /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/hdl/ip.tmp:
impl/misc/ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
impl/misc/ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip.tcl
impl/misc/ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
impl/misc/ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/hdl/verilog
INFO: Generating ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip via file impl/misc/ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip'...
INFO: Done generating ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip via file impl/misc/ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: Generating ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/hdl/vhdl/ukf_accel_step.vhd (ukf_accel_step)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/component.xml
INFO: Created IP archive /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip/xilinx_com_hls_ukf_accel_step_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 17:57:52 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 17:57:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module ukf_accel_step
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:ukf_accel_step:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project ukf.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "ukf_accel_step"
# dict set report_options funcmodules {ukf_accel_step_entry_proc ukf_accel_step_make_sigma_points_3_s ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_184_1 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_192_4 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_197_7 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_201_9 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_51_1 ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_216_13_VITIS_LOOP_217_14 ukf_accel_step_ukf_ut_process_3_2_s ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_227_1 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_235_4 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_240_7 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_245_9_VITIS_LOOP_246_10 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_248_11 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_256_15 ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_259_16_VITIS_LOOP_260_17 ukf_accel_step_ukf_ut_meas_3_2_s ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2 ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_272_3 ukf_accel_step_cross_cov_3_2_s ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_315_1 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_316_2 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_332_7 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_333_8 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_344_13 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_285_1 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_295_3 ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_350_16_VITIS_LOOP_351_17 ukf_accel_step_ukf_update_3_2_2 ukf_accel_step_ukf_step_3_2_s}
# dict set report_options bindmodules {ukf_accel_step_fadd_32ns_32ns_32_5_full_dsp_1 ukf_accel_step_fsub_32ns_32ns_32_5_full_dsp_1 ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1 ukf_accel_step_sparsemux_15_3_32_1_1 ukf_accel_step_flow_control_loop_pipe_sequential_init ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5_w_Wm2_ROM_AUTO_1R ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11_w_Wc_sqrt1_ROM_AUTO_1R ukf_accel_step_sparsemux_7_2_32_1_1 ukf_accel_step_faddfsub_32ns_32ns_32_5_full_dsp_1 ukf_accel_step_fcmp_32ns_32ns_1_2_no_dsp_1 ukf_accel_step_frsqrt_32ns_32ns_32_11_full_dsp_1 ukf_accel_step_ukf_ut_process_3_2_s_P_RAM_AUTO_1R1W ukf_accel_step_ukf_ut_process_3_2_s_Lmat_RAM_AUTO_1R1W ukf_accel_step_ukf_ut_meas_3_2_s_P_0_i_RAM_AUTO_1R1W ukf_accel_step_ukf_ut_meas_3_2_s_Lmat_RAM_AUTO_1R1W ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_272_3_w_Wc_ROM_AUTO_1R ukf_accel_step_fdiv_32ns_32ns_32_12_no_dsp_1 ukf_accel_step_fsqrt_32ns_32ns_32_12_no_dsp_1 ukf_accel_step_ukf_update_3_2_2_x_RAM_AUTO_1R1W ukf_accel_step_ukf_update_3_2_2_innov_RAM_AUTO_1R1W ukf_accel_step_ukf_update_3_2_2_R_RAM_AUTO_1R1W ukf_accel_step_ukf_step_3_2_s_x1_RAM_AUTO_1R1W_memcore ukf_accel_step_ukf_step_3_2_s_x1_RAM_AUTO_1R1W ukf_accel_step_ukf_step_3_2_s_S1_RAM_AUTO_1R1W_memcore ukf_accel_step_ukf_step_3_2_s_S1_RAM_AUTO_1R1W ukf_accel_step_ukf_step_3_2_s_z1_RAM_AUTO_1R1W_memcore ukf_accel_step_ukf_step_3_2_s_z1_RAM_AUTO_1R1W ukf_accel_step_ukf_step_3_2_s_S2_RAM_AUTO_1R1W_memcore ukf_accel_step_ukf_step_3_2_s_S2_RAM_AUTO_1R1W ukf_accel_step_fifo_w32_d3_S ukf_accel_step_fifo_w32_d4_S ukf_accel_step_fifo_w32_d2_S ukf_accel_step_control_s_axi}
# dict set report_options max_module_depth 8
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : </home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Wrote  : </home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-12-15 17:58:08 CST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec 15 17:58:08 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Dec 15 17:58:08 2025] Launched synth_1...
Run output will be captured here: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Mon Dec 15 17:58:08 2025] Waiting for synth_1 to finish...
WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 18:02:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 81216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.195 ; gain = 420.797 ; free physical = 3960 ; free virtual = 9479
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-80857-whp-virtual-machine/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-80857-whp-virtual-machine/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.164 ; gain = 496.766 ; free physical = 3869 ; free virtual = 9392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.977 ; gain = 514.578 ; free physical = 3869 ; free virtual = 9392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.977 ; gain = 514.578 ; free physical = 3869 ; free virtual = 9392
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.977 ; gain = 0.000 ; free physical = 3869 ; free virtual = 9392
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/ukf_accel_step.xdc]
Finished Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/ukf_accel_step.xdc]
Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.902 ; gain = 0.000 ; free physical = 3873 ; free virtual = 9397
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2122.902 ; gain = 0.000 ; free physical = 3873 ; free virtual = 9397
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2122.902 ; gain = 563.504 ; free physical = 3868 ; free virtual = 9395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2130.906 ; gain = 571.508 ; free physical = 3868 ; free virtual = 9395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2130.906 ; gain = 571.508 ; free physical = 3868 ; free virtual = 9395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2130.906 ; gain = 571.508 ; free physical = 3868 ; free virtual = 9396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2130.906 ; gain = 571.508 ; free physical = 3871 ; free virtual = 9400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2200.906 ; gain = 641.508 ; free physical = 3789 ; free virtual = 9328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2200.906 ; gain = 641.508 ; free physical = 3789 ; free virtual = 9328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2209.922 ; gain = 650.523 ; free physical = 3781 ; free virtual = 9320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2379.734 ; gain = 820.336 ; free physical = 3641 ; free virtual = 9182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2379.734 ; gain = 820.336 ; free physical = 3641 ; free virtual = 9182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2379.734 ; gain = 820.336 ; free physical = 3641 ; free virtual = 9182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2379.734 ; gain = 820.336 ; free physical = 3641 ; free virtual = 9182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2379.734 ; gain = 820.336 ; free physical = 3641 ; free virtual = 9182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2379.734 ; gain = 820.336 ; free physical = 3641 ; free virtual = 9182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2379.734 ; gain = 820.336 ; free physical = 3641 ; free virtual = 9182
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2379.734 ; gain = 771.410 ; free physical = 3641 ; free virtual = 9181
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2379.742 ; gain = 820.336 ; free physical = 3641 ; free virtual = 9181
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.742 ; gain = 0.000 ; free physical = 3641 ; free virtual = 9181
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.742 ; gain = 0.000 ; free physical = 3806 ; free virtual = 9347
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e4545037
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2379.742 ; gain = 1019.266 ; free physical = 3807 ; free virtual = 9347
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1834.501; main = 1799.076; forked = 321.137
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3135.848; main = 2379.738; forked = 924.922
INFO: [Common 17-1381] The checkpoint '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 18:03:22 2025...
[Mon Dec 15 18:03:25 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:03:58 ; elapsed = 00:05:17 . Memory (MB): peak = 1589.848 ; gain = 0.000 ; free physical = 5113 ; free virtual = 10688
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-12-15 18:03:26 CST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1753.203 ; gain = 0.000 ; free physical = 4704 ; free virtual = 10445
INFO: [Netlist 29-17] Analyzing 1625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/ukf_accel_step.xdc]
Finished Parsing XDC File [/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/ukf_accel_step.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1923.590 ; gain = 0.000 ; free physical = 4540 ; free virtual = 10285
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 526 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 256 instances
  RAM16X1S => RAM32X1S (RAMS32): 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1923.590 ; gain = 333.742 ; free physical = 4540 ; free virtual = 10285
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-12-15 18:03:40 CST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/ukf_accel_step_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/ukf_accel_step_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/ukf_accel_step_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2604.387 ; gain = 680.797 ; free physical = 3908 ; free virtual = 9678
INFO: HLS-REPORT: Running report: report_power -file ./report/ukf_accel_step_power_synth.rpt -xpe ./ukf_accel_step_power.xpe
Command: report_power -file ./report/ukf_accel_step_power_synth.rpt -xpe ./ukf_accel_step_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/ukf_accel_step_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/ukf_accel_step_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/ukf_accel_step_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 3 seconds (0 modules)
 -I- non-FD high fanout nets completed in 4 seconds
 -I- path budgeting metrics completed in 2 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 35.86% | OK     |
#  | FD                                                        | 50%       | 22.20% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 10.53% | OK     |
#  | MUXF7                                                     | 15%       | 0.22%  | OK     |
#  | DSP                                                       | 80%       | 43.18% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 9.64%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 26.41% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 315    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.70   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/report/ukf_accel_step_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 15 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-12-15 18:04:11 CST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-12-15 18:04:11 CST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-12-15 18:04:11 CST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-12-15 18:04:12 CST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-12-15 18:04:12 CST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-12-15 18:04:12 CST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-12-15 18:04:12 CST
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 19077 23621 95 27 0 1016 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 19077 AVAIL_FF 106400 FF 23621 AVAIL_DSP 220 DSP 95 AVAIL_BRAM 280 BRAM 27 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 1016 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/report/verilog/ukf_accel_step_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             ukf.prj
Solution:            sol1
Device target:       xc7z020-clg484-1
Report date:         Mon Dec 15 18:04:12 CST 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          19077
FF:           23621
DSP:             95
BRAM:            27
URAM:             0
LATCH:            0
SRL:           1016
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      8.276
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-12-15 18:04:12 CST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3286.328 ; gain = 0.000 ; free physical = 3277 ; free virtual = 9069
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Dec 15 18:04:15 2025] Launched impl_1...
Run output will be captured here: /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/impl_1/runme.log
[Mon Dec 15 18:04:15 2025] Waiting for impl_1 to finish...
WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace

WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 18:04:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1582.773 ; gain = 0.000 ; free physical = 2560 ; free virtual = 8383
INFO: [Netlist 29-17] Analyzing 1625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1717.242 ; gain = 5.000 ; free physical = 2422 ; free virtual = 8247
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.352 ; gain = 0.000 ; free physical = 1833 ; free virtual = 7662
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 526 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 256 instances
  RAM16X1S => RAM32X1S (RAMS32): 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2382.352 ; gain = 924.695 ; free physical = 1833 ; free virtual = 7662
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2482.477 ; gain = 100.125 ; free physical = 1792 ; free virtual = 7624

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1672628a0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2482.477 ; gain = 0.000 ; free physical = 1792 ; free virtual = 7624

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1672628a0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2737.461 ; gain = 0.000 ; free physical = 1486 ; free virtual = 7318

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1672628a0

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2737.461 ; gain = 0.000 ; free physical = 1486 ; free virtual = 7318
Phase 1 Initialization | Checksum: 1672628a0

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2737.461 ; gain = 0.000 ; free physical = 1486 ; free virtual = 7318

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1672628a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2737.461 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7318

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1672628a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2737.461 ; gain = 0.000 ; free physical = 1470 ; free virtual = 7304
Phase 2 Timer Update And Timing Data Collection | Checksum: 1672628a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2737.461 ; gain = 0.000 ; free physical = 1470 ; free virtual = 7304

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 13 inverter(s) to 117 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: e181475b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.488 ; gain = 56.027 ; free physical = 1472 ; free virtual = 7305
Retarget | Checksum: e181475b
INFO: [Opt 31-389] Phase Retarget created 313 cells and removed 344 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: db065aaa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.488 ; gain = 56.027 ; free physical = 1471 ; free virtual = 7305
Constant propagation | Checksum: db065aaa
INFO: [Opt 31-389] Phase Constant propagation created 79 cells and removed 135 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2793.488 ; gain = 0.000 ; free physical = 1463 ; free virtual = 7296
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2793.488 ; gain = 0.000 ; free physical = 1463 ; free virtual = 7296
Phase 5 Sweep | Checksum: 14b1ceb31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.488 ; gain = 56.027 ; free physical = 1463 ; free virtual = 7297
Sweep | Checksum: 14b1ceb31
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 252 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 14b1ceb31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2825.504 ; gain = 88.043 ; free physical = 1463 ; free virtual = 7297
BUFG optimization | Checksum: 14b1ceb31
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1977440ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2825.504 ; gain = 88.043 ; free physical = 1463 ; free virtual = 7297
Shift Register Optimization | Checksum: 1977440ed
INFO: [Opt 31-389] Phase Shift Register Optimization created 6 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1977440ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2825.504 ; gain = 88.043 ; free physical = 1463 ; free virtual = 7297
Post Processing Netlist | Checksum: 1977440ed
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 4fa4dd31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2825.504 ; gain = 88.043 ; free physical = 1463 ; free virtual = 7297

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2825.504 ; gain = 0.000 ; free physical = 1463 ; free virtual = 7297
Phase 9.2 Verifying Netlist Connectivity | Checksum: 4fa4dd31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.504 ; gain = 88.043 ; free physical = 1463 ; free virtual = 7297
Phase 9 Finalization | Checksum: 4fa4dd31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.504 ; gain = 88.043 ; free physical = 1463 ; free virtual = 7297
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             313  |             344  |                                              0  |
|  Constant propagation         |              79  |             135  |                                              0  |
|  Sweep                        |               0  |             252  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               6  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 4fa4dd31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.504 ; gain = 88.043 ; free physical = 1463 ; free virtual = 7297

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 4fa4dd31

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1322 ; free virtual = 7162
Ending Power Optimization Task | Checksum: 4fa4dd31

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3121.371 ; gain = 295.867 ; free physical = 1322 ; free virtual = 7162

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 4fa4dd31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1322 ; free virtual = 7162

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1322 ; free virtual = 7162
Ending Netlist Obfuscation Task | Checksum: 4fa4dd31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1322 ; free virtual = 7162
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3121.371 ; gain = 739.020 ; free physical = 1322 ; free virtual = 7162
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1282 ; free virtual = 7128
INFO: [Common 17-1381] The checkpoint '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1234 ; free virtual = 7086
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 31e8c81d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1234 ; free virtual = 7086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1234 ; free virtual = 7086

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f753eb46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1240 ; free virtual = 7093

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17628fac1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1265 ; free virtual = 7121

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17628fac1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1265 ; free virtual = 7121
Phase 1 Placer Initialization | Checksum: 17628fac1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1265 ; free virtual = 7121

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 167e1012c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1269 ; free virtual = 7126

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 175df2d38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1268 ; free virtual = 7125

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 175df2d38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1268 ; free virtual = 7126

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 13ec75051

Time (s): cpu = 00:01:06 ; elapsed = 00:00:27 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1254 ; free virtual = 7122

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1efc448c6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:28 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1256 ; free virtual = 7125

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2672 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1259 nets or LUTs. Breaked 0 LUT, combined 1259 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7134

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1259  |                  1259  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1259  |                  1259  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: c7f5a5a7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:32 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1271 ; free virtual = 7143
Phase 2.5 Global Place Phase2 | Checksum: 1a50b078f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1269 ; free virtual = 7142
Phase 2 Global Placement | Checksum: 1a50b078f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1269 ; free virtual = 7142

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18a23f186

Time (s): cpu = 00:01:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1270 ; free virtual = 7143

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1966caf96

Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1265 ; free virtual = 7138

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d8dcd3e7

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1265 ; free virtual = 7139

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 146fe79c3

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1265 ; free virtual = 7139

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c67dec60

Time (s): cpu = 00:01:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1244 ; free virtual = 7127

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1113da4bc

Time (s): cpu = 00:01:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1237 ; free virtual = 7120

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1964886b0

Time (s): cpu = 00:01:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1240 ; free virtual = 7123
Phase 3 Detail Placement | Checksum: 1964886b0

Time (s): cpu = 00:01:54 ; elapsed = 00:00:56 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1239 ; free virtual = 7124

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15d69d7dc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.545 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 153476ae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1199 ; free virtual = 7110
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/grp_ukf_step_3_2_s_fu_124/make_sigma_points_3_U0/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/grp_ukf_step_3_2_s_fu_124/cross_cov_3_2_U0/ap_CS_fsm_state5, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 129c2b0dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7108
Phase 4.1.1.1 BUFG Insertion | Checksum: 15d69d7dc

Time (s): cpu = 00:02:14 ; elapsed = 00:01:03 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7108

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.545. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c1dfe8d9

Time (s): cpu = 00:02:15 ; elapsed = 00:01:04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109

Time (s): cpu = 00:02:15 ; elapsed = 00:01:04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109
Phase 4.1 Post Commit Optimization | Checksum: 1c1dfe8d9

Time (s): cpu = 00:02:15 ; elapsed = 00:01:04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c1dfe8d9

Time (s): cpu = 00:02:16 ; elapsed = 00:01:04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c1dfe8d9

Time (s): cpu = 00:02:16 ; elapsed = 00:01:04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109
Phase 4.3 Placer Reporting | Checksum: 1c1dfe8d9

Time (s): cpu = 00:02:16 ; elapsed = 00:01:04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109

Time (s): cpu = 00:02:17 ; elapsed = 00:01:04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 148736e1e

Time (s): cpu = 00:02:17 ; elapsed = 00:01:04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109
Ending Placer Task | Checksum: 929a210d

Time (s): cpu = 00:02:17 ; elapsed = 00:01:04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109
76 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:22 ; elapsed = 00:01:06 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7109
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1166 ; free virtual = 7080
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7073
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1144 ; free virtual = 7068
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1096 ; free virtual = 7061
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1096 ; free virtual = 7061
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1096 ; free virtual = 7061
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1094 ; free virtual = 7061
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1094 ; free virtual = 7061
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1094 ; free virtual = 7061
INFO: [Common 17-1381] The checkpoint '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1141 ; free virtual = 7068
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1140 ; free virtual = 7074
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.545 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1137 ; free virtual = 7079
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1073 ; free virtual = 7059
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1073 ; free virtual = 7059
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1073 ; free virtual = 7060
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1073 ; free virtual = 7063
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1073 ; free virtual = 7063
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 1073 ; free virtual = 7063
INFO: [Common 17-1381] The checkpoint '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 11e50f1a ConstDB: 0 ShapeSum: 6abb9f03 RouteDB: 15f972f0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 5553cc2e | NumContArr: cd3804d0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a7ddc638

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 988 ; free virtual = 6984

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a7ddc638

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 986 ; free virtual = 6984

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a7ddc638

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3121.371 ; gain = 0.000 ; free physical = 986 ; free virtual = 6984
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 215237f27

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 3128.875 ; gain = 7.504 ; free physical = 948 ; free virtual = 6949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.602  | TNS=0.000  | WHS=0.055  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 40162
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 40162
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a6d2d1c4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 936 ; free virtual = 6937

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a6d2d1c4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 936 ; free virtual = 6937

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e118082c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 939 ; free virtual = 6940
Phase 4 Initial Routing | Checksum: 1e118082c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 939 ; free virtual = 6940

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3316
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.737  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ded6e3df

Time (s): cpu = 00:01:31 ; elapsed = 00:00:43 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 937 ; free virtual = 6944
Phase 5 Rip-up And Reroute | Checksum: 1ded6e3df

Time (s): cpu = 00:01:31 ; elapsed = 00:00:43 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 937 ; free virtual = 6944

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1ded6e3df

Time (s): cpu = 00:01:31 ; elapsed = 00:00:43 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 937 ; free virtual = 6944

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1ded6e3df

Time (s): cpu = 00:01:31 ; elapsed = 00:00:43 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 937 ; free virtual = 6944
Phase 6 Delay and Skew Optimization | Checksum: 1ded6e3df

Time (s): cpu = 00:01:32 ; elapsed = 00:00:43 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 937 ; free virtual = 6944

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.737  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14ff64588

Time (s): cpu = 00:01:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 937 ; free virtual = 6944
Phase 7 Post Hold Fix | Checksum: 14ff64588

Time (s): cpu = 00:01:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 937 ; free virtual = 6944

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.40546 %
  Global Horizontal Routing Utilization  = 11.8495 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14ff64588

Time (s): cpu = 00:01:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 937 ; free virtual = 6944

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14ff64588

Time (s): cpu = 00:01:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 936 ; free virtual = 6944

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c8428571

Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 939 ; free virtual = 6947

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1c8428571

Time (s): cpu = 00:01:41 ; elapsed = 00:00:46 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 940 ; free virtual = 6948

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.737  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1c8428571

Time (s): cpu = 00:01:41 ; elapsed = 00:00:46 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 940 ; free virtual = 6948
Total Elapsed time in route_design: 46.43 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 9c7551c8

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 938 ; free virtual = 6947
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 9c7551c8

Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 938 ; free virtual = 6947

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3143.867 ; gain = 22.496 ; free physical = 938 ; free virtual = 6947
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3238.023 ; gain = 35.688 ; free physical = 842 ; free virtual = 6854
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.023 ; gain = 0.000 ; free physical = 840 ; free virtual = 6854
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3342.098 ; gain = 104.074 ; free physical = 719 ; free virtual = 6750
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3342.098 ; gain = 198.230 ; free physical = 717 ; free virtual = 6749
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3342.098 ; gain = 0.000 ; free physical = 715 ; free virtual = 6758
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3342.098 ; gain = 0.000 ; free physical = 678 ; free virtual = 6760
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.098 ; gain = 0.000 ; free physical = 678 ; free virtual = 6760
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3342.098 ; gain = 0.000 ; free physical = 676 ; free virtual = 6764
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3342.098 ; gain = 0.000 ; free physical = 676 ; free virtual = 6767
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3342.098 ; gain = 0.000 ; free physical = 676 ; free virtual = 6768
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3342.098 ; gain = 0.000 ; free physical = 676 ; free virtual = 6768
INFO: [Common 17-1381] The checkpoint '/home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 18:07:34 2025...
[Mon Dec 15 18:07:40 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:03:24 . Memory (MB): peak = 3286.328 ; gain = 0.000 ; free physical = 2920 ; free virtual = 8967
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-12-15 18:07:40 CST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3286.328 ; gain = 0.000 ; free physical = 2916 ; free virtual = 8964
INFO: [Netlist 29-17] Analyzing 1619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3286.328 ; gain = 0.000 ; free physical = 2915 ; free virtual = 8963
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3346.328 ; gain = 0.000 ; free physical = 2845 ; free virtual = 8893
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.328 ; gain = 0.000 ; free physical = 2845 ; free virtual = 8893
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.398 ; gain = 22.070 ; free physical = 2825 ; free virtual = 8874
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.398 ; gain = 0.000 ; free physical = 2825 ; free virtual = 8874
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3393.469 ; gain = 25.070 ; free physical = 2793 ; free virtual = 8842
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3393.469 ; gain = 47.141 ; free physical = 2793 ; free virtual = 8842
Restored from archive | CPU: 2.150000 secs | Memory: 48.160805 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3393.469 ; gain = 47.141 ; free physical = 2793 ; free virtual = 8842
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3393.469 ; gain = 0.000 ; free physical = 2793 ; free virtual = 8842
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 527 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 256 instances
  RAM16X1S => RAM32X1S (RAMS32): 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.469 ; gain = 107.141 ; free physical = 2793 ; free virtual = 8842
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-12-15 18:07:46 CST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/ukf_accel_step_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/ukf_accel_step_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/ukf_accel_step_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3466.250 ; gain = 72.781 ; free physical = 2705 ; free virtual = 8764
INFO: HLS-REPORT: Running report: report_power -file ./report/ukf_accel_step_power_routed.rpt -xpe ./ukf_accel_step_power.xpe
Command: report_power -file ./report/ukf_accel_step_power_routed.rpt -xpe ./ukf_accel_step_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3673.844 ; gain = 207.594 ; free physical = 2567 ; free virtual = 8626
INFO: HLS-REPORT: Running report: report_route_status -file ./report/ukf_accel_step_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/ukf_accel_step_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/ukf_accel_step_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/ukf_accel_step_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 4 seconds
 -I- average fanout metrics completed in 2 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 4 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 31.99% | OK     |
#  | FD                                                        | 50%       | 22.12% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 6.53%  | OK     |
#  | MUXF7                                                     | 15%       | 0.22%  | OK     |
#  | DSP                                                       | 80%       | 43.18% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 9.64%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 26.41% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 299    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.68   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/report/ukf_accel_step_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 16 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-12-15 18:08:17 CST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-12-15 18:08:17 CST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-12-15 18:08:17 CST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-12-15 18:08:17 CST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-12-15 18:08:17 CST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-12-15 18:08:17 CST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-12-15 18:08:17 CST
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 7310 17018 23533 95 27 0 581 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 7310 AVAIL_LUT 53200 LUT 17018 AVAIL_FF 106400 FF 23533 AVAIL_DSP 220 DSP 95 AVAIL_BRAM 280 BRAM 27 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 581 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/whp/Desktop/UKF/yolo_ukf_track/src/kernel/ukf.prj/sol1/impl/report/verilog/ukf_accel_step_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             ukf.prj
Solution:            sol1
Device target:       xc7z020-clg484-1
Report date:         Mon Dec 15 18:08:17 CST 2025

#=== Post-Implementation Resource usage ===
SLICE:         7310
LUT:          17018
FF:           23533
DSP:             95
BRAM:            27
URAM:             0
LATCH:            0
SRL:            581
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      8.276
CP achieved post-implementation: 9.261
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2025-12-15 18:08:17 CST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.739165, worst hold slack (WHS)=0.051657, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-12-15 18:08:17 CST
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 18:08:17 2025...
INFO: [HLS 200-802] Generated output file ukf.prj/sol1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:11:23; Allocated memory: 10.469 MB.
INFO: [HLS 200-112] Total CPU user time: 1024.51 seconds. Total CPU system time: 140.44 seconds. Total elapsed time: 1341.95 seconds; peak allocated memory: 878.230 MB.
