--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Jan 24 17:10:29 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     semafor1
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            2964 items scored, 2391 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.167ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             timer_135__i23  (from clk_c +)
   Destination:    FD1P3IX    SP             timer_135__i2  (to clk_c +)

   Delay:                   7.931ns  (30.3% logic, 69.7% route), 6 logic levels.

 Constraint Details:

      7.931ns data_path timer_135__i23 to timer_135__i2 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 3.167ns

 Path Details: timer_135__i23 to timer_135__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              timer_135__i23 (from clk_c)
Route         2   e 0.838                                  timer[23]
LUT4        ---     0.408              B to Z              i14_2_lut
Route         1   e 0.660                                  n46
LUT4        ---     0.408              C to Z              i28_4_lut
Route         1   e 0.660                                  n60
LUT4        ---     0.408              B to Z              i30_4_lut
Route         1   e 0.660                                  n62
LUT4        ---     0.408              B to Z              i31_4_lut
Route        25   e 1.284                                  n63
LUT4        ---     0.408              B to Z              i1_4_lut_rep_9
Route        32   e 1.422                                  clk_c_enable_37
                  --------
                    7.931  (30.3% logic, 69.7% route), 6 logic levels.


Error:  The following path violates requirements by 3.167ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             timer_135__i23  (from clk_c +)
   Destination:    FD1P3IX    SP             timer_135__i1  (to clk_c +)

   Delay:                   7.931ns  (30.3% logic, 69.7% route), 6 logic levels.

 Constraint Details:

      7.931ns data_path timer_135__i23 to timer_135__i1 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 3.167ns

 Path Details: timer_135__i23 to timer_135__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              timer_135__i23 (from clk_c)
Route         2   e 0.838                                  timer[23]
LUT4        ---     0.408              B to Z              i14_2_lut
Route         1   e 0.660                                  n46
LUT4        ---     0.408              C to Z              i28_4_lut
Route         1   e 0.660                                  n60
LUT4        ---     0.408              B to Z              i30_4_lut
Route         1   e 0.660                                  n62
LUT4        ---     0.408              B to Z              i31_4_lut
Route        25   e 1.284                                  n63
LUT4        ---     0.408              B to Z              i1_4_lut_rep_9
Route        32   e 1.422                                  clk_c_enable_37
                  --------
                    7.931  (30.3% logic, 69.7% route), 6 logic levels.


Error:  The following path violates requirements by 3.167ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             timer_135__i23  (from clk_c +)
   Destination:    FD1P3IX    SP             timer_135__i0  (to clk_c +)

   Delay:                   7.931ns  (30.3% logic, 69.7% route), 6 logic levels.

 Constraint Details:

      7.931ns data_path timer_135__i23 to timer_135__i0 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 3.167ns

 Path Details: timer_135__i23 to timer_135__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              timer_135__i23 (from clk_c)
Route         2   e 0.838                                  timer[23]
LUT4        ---     0.408              B to Z              i14_2_lut
Route         1   e 0.660                                  n46
LUT4        ---     0.408              C to Z              i28_4_lut
Route         1   e 0.660                                  n60
LUT4        ---     0.408              B to Z              i30_4_lut
Route         1   e 0.660                                  n62
LUT4        ---     0.408              B to Z              i31_4_lut
Route        25   e 1.284                                  n63
LUT4        ---     0.408              B to Z              i1_4_lut_rep_9
Route        32   e 1.422                                  clk_c_enable_37
                  --------
                    7.931  (30.3% logic, 69.7% route), 6 logic levels.

Warning: 8.167 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     8.167 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n63                                     |      25|    2272|     95.02%
                                        |        |        |
n62                                     |       1|    1136|     47.51%
                                        |        |        |
clk_c_enable_37                         |      32|    1024|     42.83%
                                        |        |        |
n58                                     |       1|     568|     23.76%
                                        |        |        |
n60                                     |       1|     568|     23.76%
                                        |        |        |
n897                                    |      15|     480|     20.08%
                                        |        |        |
n49                                     |       1|     284|     11.88%
                                        |        |        |
n50                                     |       1|     284|     11.88%
                                        |        |        |
n52                                     |       1|     284|     11.88%
                                        |        |        |
n54                                     |       1|     284|     11.88%
                                        |        |        |
n56                                     |       1|     284|     11.88%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 2391  Score: 3739929

Constraints cover  2964 paths, 129 nets, and 315 connections (92.4% coverage)


Peak memory: 64110592 bytes, TRCE: 2207744 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
