////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : diviser_2_drc.vf
// /___/   /\     Timestamp : 11/23/2021 01:55:11
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: D:\ProgramData\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\sch2hdl.exe -intstyle ise -family spartan6 -verilog diviser_2_drc.vf -w D:/Workers/Xilinx/ALU/diviser_2.sch
//Design Name: diviser_2
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module diviser_2(CLK_IN, 
                 CLK_OUT);

    input CLK_IN;
   output CLK_OUT;
   
   wire XLXN_5;
   wire XLXN_6;
   wire CLK_OUT_DUMMY;
   
   assign CLK_OUT = CLK_OUT_DUMMY;
   FD #( .INIT(1'b0) ) XLXI_1 (.C(XLXN_6), 
              .D(XLXN_5), 
              .Q(CLK_OUT_DUMMY));
   INV  XLXI_2 (.I(CLK_OUT_DUMMY), 
               .O(XLXN_5));
   INV  XLXI_3 (.I(CLK_IN), 
               .O(XLXN_6));
endmodule
