# This is a Makefile â€“ a file for compiling, linking, and managing dependencies
# in a project. It uses a makefile compiler to process commands and build targets
# in sequential order.

# Define variables for the compiler and compiler flags
CC = gcc
CFLAGS = -Wall -g

# Define the main target for the project
all: program

# Define dependencies and build targets for each source file
program: main.o helper.o
	$(CC) $(CFLAGS) -o program main.o helper.o

# Compile main source code into an object file
main.o: main.c
	$(CC) $(CFLAGS) -c main.c

# Compile helper source code into an object file
helper.o: helper.c
	$(CC) $(CFLAGS) -c helper.c

# Clean up any generated files
clean:
	rm -f program *.o