{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695316106331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695316106332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 11:08:26 2023 " "Processing started: Thu Sep 21 11:08:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695316106332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695316106332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea -c Tarea --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea -c Tarea --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695316106332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695316106713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695316106714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/Tarea/comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695316115066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695316115066 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  contador.sv(17) " "Verilog HDL syntax error at contador.sv(17) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "contador.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/Tarea/contador.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1695316115067 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "contador contador.sv(1) " "Ignored design unit \"contador\" at contador.sv(1) due to previous errors" {  } { { "contador.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/Tarea/contador.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1695316115068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 0 0 " "Found 0 design units, including 0 entities, in source file contador.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695316115068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador " "Found entity 1: tb_contador" {  } { { "tb_contador.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/Tarea/tb_contador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695316115070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695316115070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "mux2a1.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/Tarea/mux2a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695316115071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695316115071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regciclos.sv 1 1 " "Found 1 design units, including 1 entities, in source file regciclos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regCiclos " "Found entity 1: regCiclos" {  } { { "regCiclos.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/Tarea/regCiclos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695316115073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695316115073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmant.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmant.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regMant " "Found entity 1: regMant" {  } { { "regMant.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/Tarea/regMant.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695316115074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695316115074 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695316115105 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 21 11:08:35 2023 " "Processing ended: Thu Sep 21 11:08:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695316115105 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695316115105 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695316115105 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695316115105 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus Prime Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695316115729 ""}
