{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 11:49:03 2011 " "Info: Processing started: Thu Sep 22 11:49:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test_no_lcd -c test_no_lcd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_no_lcd -c test_no_lcd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "50Mhz " "Info: Assuming node \"50Mhz\" is an undefined clock" {  } { { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 32 48 64 200 "50Mhz" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pattern_gen:inst\|clock_500Khz " "Info: Detected ripple clock \"pattern_gen:inst\|clock_500Khz\" as buffer" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pattern_gen:inst\|clock_500Khz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "50Mhz register pattern_gen:inst\|sram_data\[15\] register sram_control:inst2\|data_out_value\[7\] 202.39 MHz 4.941 ns Internal " "Info: Clock \"50Mhz\" has Internal fmax of 202.39 MHz between source register \"pattern_gen:inst\|sram_data\[15\]\" and destination register \"sram_control:inst2\|data_out_value\[7\]\" (period= 4.941 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.996 ns + Longest register register " "Info: + Longest register to register delay is 0.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pattern_gen:inst\|sram_data\[15\] 1 REG LCFF_X7_Y7_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N9; Fanout = 9; REG Node = 'pattern_gen:inst\|sram_data\[15\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pattern_gen:inst|sram_data[15] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.149 ns) 0.912 ns sram_control:inst2\|data_out_value\[7\]~feeder 2 COMB LCCOMB_X11_Y7_N16 1 " "Info: 2: + IC(0.763 ns) + CELL(0.149 ns) = 0.912 ns; Loc. = LCCOMB_X11_Y7_N16; Fanout = 1; COMB Node = 'sram_control:inst2\|data_out_value\[7\]~feeder'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { pattern_gen:inst|sram_data[15] sram_control:inst2|data_out_value[7]~feeder } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.996 ns sram_control:inst2\|data_out_value\[7\] 3 REG LCFF_X11_Y7_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.996 ns; Loc. = LCFF_X11_Y7_N17; Fanout = 1; REG Node = 'sram_control:inst2\|data_out_value\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sram_control:inst2|data_out_value[7]~feeder sram_control:inst2|data_out_value[7] } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 23.39 % ) " "Info: Total cell delay = 0.233 ns ( 23.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.763 ns ( 76.61 % ) " "Info: Total interconnect delay = 0.763 ns ( 76.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { pattern_gen:inst|sram_data[15] sram_control:inst2|data_out_value[7]~feeder sram_control:inst2|data_out_value[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.996 ns" { pattern_gen:inst|sram_data[15] {} sram_control:inst2|data_out_value[7]~feeder {} sram_control:inst2|data_out_value[7] {} } { 0.000ns 0.763ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.731 ns - Smallest " "Info: - Smallest clock skew is -3.731 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50Mhz destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"50Mhz\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns 50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = '50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 50Mhz } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 32 48 64 200 "50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns 50Mhz~clkctrl 2 COMB CLKCTRL_G2 53 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = '50Mhz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { 50Mhz 50Mhz~clkctrl } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 32 48 64 200 "50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns sram_control:inst2\|data_out_value\[7\] 3 REG LCFF_X11_Y7_N17 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X11_Y7_N17; Fanout = 1; REG Node = 'sram_control:inst2\|data_out_value\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { 50Mhz~clkctrl sram_control:inst2|data_out_value[7] } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { 50Mhz 50Mhz~clkctrl sram_control:inst2|data_out_value[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { 50Mhz {} 50Mhz~combout {} 50Mhz~clkctrl {} sram_control:inst2|data_out_value[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50Mhz source 6.411 ns - Longest register " "Info: - Longest clock path from clock \"50Mhz\" to source register is 6.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns 50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = '50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 50Mhz } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 32 48 64 200 "50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.787 ns) 3.516 ns pattern_gen:inst\|clock_500Khz 2 REG LCFF_X25_Y1_N17 2 " "Info: 2: + IC(1.730 ns) + CELL(0.787 ns) = 3.516 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 2; REG Node = 'pattern_gen:inst\|clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { 50Mhz pattern_gen:inst|clock_500Khz } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.000 ns) 4.866 ns pattern_gen:inst\|clock_500Khz~clkctrl 3 COMB CLKCTRL_G15 26 " "Info: 3: + IC(1.350 ns) + CELL(0.000 ns) = 4.866 ns; Loc. = CLKCTRL_G15; Fanout = 26; COMB Node = 'pattern_gen:inst\|clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { pattern_gen:inst|clock_500Khz pattern_gen:inst|clock_500Khz~clkctrl } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.411 ns pattern_gen:inst\|sram_data\[15\] 4 REG LCFF_X7_Y7_N9 9 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.411 ns; Loc. = LCFF_X7_Y7_N9; Fanout = 9; REG Node = 'pattern_gen:inst\|sram_data\[15\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { pattern_gen:inst|clock_500Khz~clkctrl pattern_gen:inst|sram_data[15] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.23 % ) " "Info: Total cell delay = 2.323 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 63.77 % ) " "Info: Total interconnect delay = 4.088 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.411 ns" { 50Mhz pattern_gen:inst|clock_500Khz pattern_gen:inst|clock_500Khz~clkctrl pattern_gen:inst|sram_data[15] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.411 ns" { 50Mhz {} 50Mhz~combout {} pattern_gen:inst|clock_500Khz {} pattern_gen:inst|clock_500Khz~clkctrl {} pattern_gen:inst|sram_data[15] {} } { 0.000ns 0.000ns 1.730ns 1.350ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { 50Mhz 50Mhz~clkctrl sram_control:inst2|data_out_value[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { 50Mhz {} 50Mhz~combout {} 50Mhz~clkctrl {} sram_control:inst2|data_out_value[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.411 ns" { 50Mhz pattern_gen:inst|clock_500Khz pattern_gen:inst|clock_500Khz~clkctrl pattern_gen:inst|sram_data[15] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.411 ns" { 50Mhz {} 50Mhz~combout {} pattern_gen:inst|clock_500Khz {} pattern_gen:inst|clock_500Khz~clkctrl {} pattern_gen:inst|sram_data[15] {} } { 0.000ns 0.000ns 1.730ns 1.350ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../SRAM_Control/sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { pattern_gen:inst|sram_data[15] sram_control:inst2|data_out_value[7]~feeder sram_control:inst2|data_out_value[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.996 ns" { pattern_gen:inst|sram_data[15] {} sram_control:inst2|data_out_value[7]~feeder {} sram_control:inst2|data_out_value[7] {} } { 0.000ns 0.763ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { 50Mhz 50Mhz~clkctrl sram_control:inst2|data_out_value[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { 50Mhz {} 50Mhz~combout {} 50Mhz~clkctrl {} sram_control:inst2|data_out_value[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.411 ns" { 50Mhz pattern_gen:inst|clock_500Khz pattern_gen:inst|clock_500Khz~clkctrl pattern_gen:inst|sram_data[15] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.411 ns" { 50Mhz {} 50Mhz~combout {} pattern_gen:inst|clock_500Khz {} pattern_gen:inst|clock_500Khz~clkctrl {} pattern_gen:inst|sram_data[15] {} } { 0.000ns 0.000ns 1.730ns 1.350ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pattern_gen:inst\|clock_count_500Khz\[7\] Reset 50Mhz 5.575 ns register " "Info: tsu for register \"pattern_gen:inst\|clock_count_500Khz\[7\]\" (data pin = \"Reset\", clock pin = \"50Mhz\") is 5.575 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.312 ns + Longest pin register " "Info: + Longest pin to register delay is 8.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Reset 1 PIN PIN_W26 19 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 19; PIN Node = 'Reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 32 24 40 200 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.428 ns) + CELL(0.275 ns) 7.565 ns pattern_gen:inst\|clock_count_500Khz\[3\]~28 2 COMB LCCOMB_X21_Y1_N6 8 " "Info: 2: + IC(6.428 ns) + CELL(0.275 ns) = 7.565 ns; Loc. = LCCOMB_X21_Y1_N6; Fanout = 8; COMB Node = 'pattern_gen:inst\|clock_count_500Khz\[3\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.703 ns" { Reset pattern_gen:inst|clock_count_500Khz[3]~28 } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.510 ns) 8.312 ns pattern_gen:inst\|clock_count_500Khz\[7\] 3 REG LCFF_X21_Y1_N25 2 " "Info: 3: + IC(0.237 ns) + CELL(0.510 ns) = 8.312 ns; Loc. = LCFF_X21_Y1_N25; Fanout = 2; REG Node = 'pattern_gen:inst\|clock_count_500Khz\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { pattern_gen:inst|clock_count_500Khz[3]~28 pattern_gen:inst|clock_count_500Khz[7] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 19.81 % ) " "Info: Total cell delay = 1.647 ns ( 19.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.665 ns ( 80.19 % ) " "Info: Total interconnect delay = 6.665 ns ( 80.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.312 ns" { Reset pattern_gen:inst|clock_count_500Khz[3]~28 pattern_gen:inst|clock_count_500Khz[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.312 ns" { Reset {} Reset~combout {} pattern_gen:inst|clock_count_500Khz[3]~28 {} pattern_gen:inst|clock_count_500Khz[7] {} } { 0.000ns 0.000ns 6.428ns 0.237ns } { 0.000ns 0.862ns 0.275ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50Mhz destination 2.701 ns - Shortest register " "Info: - Shortest clock path from clock \"50Mhz\" to destination register is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns 50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = '50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 50Mhz } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 32 48 64 200 "50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns 50Mhz~clkctrl 2 COMB CLKCTRL_G2 53 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = '50Mhz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { 50Mhz 50Mhz~clkctrl } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 32 48 64 200 "50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 2.701 ns pattern_gen:inst\|clock_count_500Khz\[7\] 3 REG LCFF_X21_Y1_N25 2 " "Info: 3: + IC(1.047 ns) + CELL(0.537 ns) = 2.701 ns; Loc. = LCFF_X21_Y1_N25; Fanout = 2; REG Node = 'pattern_gen:inst\|clock_count_500Khz\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { 50Mhz~clkctrl pattern_gen:inst|clock_count_500Khz[7] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.87 % ) " "Info: Total cell delay = 1.536 ns ( 56.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 43.13 % ) " "Info: Total interconnect delay = 1.165 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { 50Mhz 50Mhz~clkctrl pattern_gen:inst|clock_count_500Khz[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { 50Mhz {} 50Mhz~combout {} 50Mhz~clkctrl {} pattern_gen:inst|clock_count_500Khz[7] {} } { 0.000ns 0.000ns 0.118ns 1.047ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.312 ns" { Reset pattern_gen:inst|clock_count_500Khz[3]~28 pattern_gen:inst|clock_count_500Khz[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.312 ns" { Reset {} Reset~combout {} pattern_gen:inst|clock_count_500Khz[3]~28 {} pattern_gen:inst|clock_count_500Khz[7] {} } { 0.000ns 0.000ns 6.428ns 0.237ns } { 0.000ns 0.862ns 0.275ns 0.510ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { 50Mhz 50Mhz~clkctrl pattern_gen:inst|clock_count_500Khz[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { 50Mhz {} 50Mhz~combout {} 50Mhz~clkctrl {} pattern_gen:inst|clock_count_500Khz[7] {} } { 0.000ns 0.000ns 0.118ns 1.047ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "50Mhz Address_SRAM\[5\] pattern_gen:inst\|write_data 13.564 ns register " "Info: tco from clock \"50Mhz\" to destination pin \"Address_SRAM\[5\]\" through register \"pattern_gen:inst\|write_data\" is 13.564 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50Mhz source 6.435 ns + Longest register " "Info: + Longest clock path from clock \"50Mhz\" to source register is 6.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns 50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = '50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 50Mhz } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 32 48 64 200 "50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.787 ns) 3.516 ns pattern_gen:inst\|clock_500Khz 2 REG LCFF_X25_Y1_N17 2 " "Info: 2: + IC(1.730 ns) + CELL(0.787 ns) = 3.516 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 2; REG Node = 'pattern_gen:inst\|clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { 50Mhz pattern_gen:inst|clock_500Khz } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.000 ns) 4.866 ns pattern_gen:inst\|clock_500Khz~clkctrl 3 COMB CLKCTRL_G15 26 " "Info: 3: + IC(1.350 ns) + CELL(0.000 ns) = 4.866 ns; Loc. = CLKCTRL_G15; Fanout = 26; COMB Node = 'pattern_gen:inst\|clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { pattern_gen:inst|clock_500Khz pattern_gen:inst|clock_500Khz~clkctrl } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 6.435 ns pattern_gen:inst\|write_data 4 REG LCFF_X21_Y1_N9 37 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 6.435 ns; Loc. = LCFF_X21_Y1_N9; Fanout = 37; REG Node = 'pattern_gen:inst\|write_data'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { pattern_gen:inst|clock_500Khz~clkctrl pattern_gen:inst|write_data } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.10 % ) " "Info: Total cell delay = 2.323 ns ( 36.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 63.90 % ) " "Info: Total interconnect delay = 4.112 ns ( 63.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { 50Mhz pattern_gen:inst|clock_500Khz pattern_gen:inst|clock_500Khz~clkctrl pattern_gen:inst|write_data } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { 50Mhz {} 50Mhz~combout {} pattern_gen:inst|clock_500Khz {} pattern_gen:inst|clock_500Khz~clkctrl {} pattern_gen:inst|write_data {} } { 0.000ns 0.000ns 1.730ns 1.350ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.879 ns + Longest register pin " "Info: + Longest register to pin delay is 6.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pattern_gen:inst\|write_data 1 REG LCFF_X21_Y1_N9 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N9; Fanout = 37; REG Node = 'pattern_gen:inst\|write_data'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pattern_gen:inst|write_data } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(0.437 ns) 2.941 ns sram_control:inst2\|sram_address\[5\]~12 2 COMB LCCOMB_X5_Y7_N2 1 " "Info: 2: + IC(2.504 ns) + CELL(0.437 ns) = 2.941 ns; Loc. = LCCOMB_X5_Y7_N2; Fanout = 1; COMB Node = 'sram_control:inst2\|sram_address\[5\]~12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { pattern_gen:inst|write_data sram_control:inst2|sram_address[5]~12 } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(2.798 ns) 6.879 ns Address_SRAM\[5\] 3 PIN PIN_AD5 0 " "Info: 3: + IC(1.140 ns) + CELL(2.798 ns) = 6.879 ns; Loc. = PIN_AD5; Fanout = 0; PIN Node = 'Address_SRAM\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.938 ns" { sram_control:inst2|sram_address[5]~12 Address_SRAM[5] } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 472 704 907 488 "Address_SRAM\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.235 ns ( 47.03 % ) " "Info: Total cell delay = 3.235 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.644 ns ( 52.97 % ) " "Info: Total interconnect delay = 3.644 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { pattern_gen:inst|write_data sram_control:inst2|sram_address[5]~12 Address_SRAM[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.879 ns" { pattern_gen:inst|write_data {} sram_control:inst2|sram_address[5]~12 {} Address_SRAM[5] {} } { 0.000ns 2.504ns 1.140ns } { 0.000ns 0.437ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { 50Mhz pattern_gen:inst|clock_500Khz pattern_gen:inst|clock_500Khz~clkctrl pattern_gen:inst|write_data } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { 50Mhz {} 50Mhz~combout {} pattern_gen:inst|clock_500Khz {} pattern_gen:inst|clock_500Khz~clkctrl {} pattern_gen:inst|write_data {} } { 0.000ns 0.000ns 1.730ns 1.350ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { pattern_gen:inst|write_data sram_control:inst2|sram_address[5]~12 Address_SRAM[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.879 ns" { pattern_gen:inst|write_data {} sram_control:inst2|sram_address[5]~12 {} Address_SRAM[5] {} } { 0.000ns 2.504ns 1.140ns } { 0.000ns 0.437ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Switches\[15\] Address_SRAM\[15\] 10.491 ns Longest " "Info: Longest tpd from source pin \"Switches\[15\]\" to destination pin \"Address_SRAM\[15\]\" is 10.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Switches\[15\] 1 PIN PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'Switches\[15\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switches[15] } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 536 112 280 552 "Switches\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.481 ns) + CELL(0.438 ns) 6.751 ns sram_control:inst2\|sram_address\[15\]~2 2 COMB LCCOMB_X7_Y7_N18 1 " "Info: 2: + IC(5.481 ns) + CELL(0.438 ns) = 6.751 ns; Loc. = LCCOMB_X7_Y7_N18; Fanout = 1; COMB Node = 'sram_control:inst2\|sram_address\[15\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { Switches[15] sram_control:inst2|sram_address[15]~2 } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(2.768 ns) 10.491 ns Address_SRAM\[15\] 3 PIN PIN_Y10 0 " "Info: 3: + IC(0.972 ns) + CELL(2.768 ns) = 10.491 ns; Loc. = PIN_Y10; Fanout = 0; PIN Node = 'Address_SRAM\[15\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.740 ns" { sram_control:inst2|sram_address[15]~2 Address_SRAM[15] } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 472 704 907 488 "Address_SRAM\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.038 ns ( 38.49 % ) " "Info: Total cell delay = 4.038 ns ( 38.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.453 ns ( 61.51 % ) " "Info: Total interconnect delay = 6.453 ns ( 61.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.491 ns" { Switches[15] sram_control:inst2|sram_address[15]~2 Address_SRAM[15] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.491 ns" { Switches[15] {} Switches[15]~combout {} sram_control:inst2|sram_address[15]~2 {} Address_SRAM[15] {} } { 0.000ns 0.000ns 5.481ns 0.972ns } { 0.000ns 0.832ns 0.438ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pattern_gen:inst\|pattern\[15\] Reset 50Mhz -0.982 ns register " "Info: th for register \"pattern_gen:inst\|pattern\[15\]\" (data pin = \"Reset\", clock pin = \"50Mhz\") is -0.982 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50Mhz destination 6.411 ns + Longest register " "Info: + Longest clock path from clock \"50Mhz\" to destination register is 6.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns 50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = '50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 50Mhz } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 32 48 64 200 "50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.787 ns) 3.516 ns pattern_gen:inst\|clock_500Khz 2 REG LCFF_X25_Y1_N17 2 " "Info: 2: + IC(1.730 ns) + CELL(0.787 ns) = 3.516 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 2; REG Node = 'pattern_gen:inst\|clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { 50Mhz pattern_gen:inst|clock_500Khz } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.000 ns) 4.866 ns pattern_gen:inst\|clock_500Khz~clkctrl 3 COMB CLKCTRL_G15 26 " "Info: 3: + IC(1.350 ns) + CELL(0.000 ns) = 4.866 ns; Loc. = CLKCTRL_G15; Fanout = 26; COMB Node = 'pattern_gen:inst\|clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { pattern_gen:inst|clock_500Khz pattern_gen:inst|clock_500Khz~clkctrl } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.411 ns pattern_gen:inst\|pattern\[15\] 4 REG LCFF_X7_Y7_N13 2 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.411 ns; Loc. = LCFF_X7_Y7_N13; Fanout = 2; REG Node = 'pattern_gen:inst\|pattern\[15\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { pattern_gen:inst|clock_500Khz~clkctrl pattern_gen:inst|pattern[15] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.23 % ) " "Info: Total cell delay = 2.323 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 63.77 % ) " "Info: Total interconnect delay = 4.088 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.411 ns" { 50Mhz pattern_gen:inst|clock_500Khz pattern_gen:inst|clock_500Khz~clkctrl pattern_gen:inst|pattern[15] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.411 ns" { 50Mhz {} 50Mhz~combout {} pattern_gen:inst|clock_500Khz {} pattern_gen:inst|clock_500Khz~clkctrl {} pattern_gen:inst|pattern[15] {} } { 0.000ns 0.000ns 1.730ns 1.350ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.659 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Reset 1 PIN PIN_W26 19 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 19; PIN Node = 'Reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 32 24 40 200 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.137 ns) + CELL(0.660 ns) 7.659 ns pattern_gen:inst\|pattern\[15\] 2 REG LCFF_X7_Y7_N13 2 " "Info: 2: + IC(6.137 ns) + CELL(0.660 ns) = 7.659 ns; Loc. = LCFF_X7_Y7_N13; Fanout = 2; REG Node = 'pattern_gen:inst\|pattern\[15\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.797 ns" { Reset pattern_gen:inst|pattern[15] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 19.87 % ) " "Info: Total cell delay = 1.522 ns ( 19.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.137 ns ( 80.13 % ) " "Info: Total interconnect delay = 6.137 ns ( 80.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { Reset pattern_gen:inst|pattern[15] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.659 ns" { Reset {} Reset~combout {} pattern_gen:inst|pattern[15] {} } { 0.000ns 0.000ns 6.137ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.411 ns" { 50Mhz pattern_gen:inst|clock_500Khz pattern_gen:inst|clock_500Khz~clkctrl pattern_gen:inst|pattern[15] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.411 ns" { 50Mhz {} 50Mhz~combout {} pattern_gen:inst|clock_500Khz {} pattern_gen:inst|clock_500Khz~clkctrl {} pattern_gen:inst|pattern[15] {} } { 0.000ns 0.000ns 1.730ns 1.350ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { Reset pattern_gen:inst|pattern[15] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.659 ns" { Reset {} Reset~combout {} pattern_gen:inst|pattern[15] {} } { 0.000ns 0.000ns 6.137ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 11:49:05 2011 " "Info: Processing ended: Thu Sep 22 11:49:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
