{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569277534931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569277534935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 18:25:34 2019 " "Processing started: Mon Sep 23 18:25:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569277534935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277534935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277534935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569277535387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569277535387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extra-struct " "Found design unit 1: extra-struct" {  } { { "extra.vhd" "" { Text "/users/zicew/ece327/new/lab1/extra.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545604 ""} { "Info" "ISGN_ENTITY_NAME" "1 extra " "Found entity 1: extra" {  } { { "extra.vhd" "" { Text "/users/zicew/ece327/new/lab1/extra.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_extra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_extra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_board_extra-struct " "Found design unit 1: lab1_board_extra-struct" {  } { { "board_extra.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_extra.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545611 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_board_extra " "Found entity 1: lab1_board_extra" {  } { { "board_extra.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_extra.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extra_comp1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extra_comp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_comp1-HEX2_out " "Found design unit 1: ex_comp1-HEX2_out" {  } { { "extra_comp1.vhd" "" { Text "/users/zicew/ece327/new/lab1/extra_comp1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545618 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_comp1 " "Found entity 1: ex_comp1" {  } { { "extra_comp1.vhd" "" { Text "/users/zicew/ece327/new/lab1/extra_comp1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_p5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_p5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_board5-struct " "Found design unit 1: lab1_board5-struct" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545624 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_board5 " "Found entity 1: lab1_board5" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5_comp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p5_comp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p5_comp3-select_which_fib " "Found design unit 1: p5_comp3-select_which_fib" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545631 ""} { "Info" "ISGN_ENTITY_NAME" "1 p5_comp3 " "Found entity 1: p5_comp3" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5_comp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p5_comp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p5_comp2-display_seg " "Found design unit 1: p5_comp2-display_seg" {  } { { "p5_comp2.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545638 ""} { "Info" "ISGN_ENTITY_NAME" "1 p5_comp2 " "Found entity 1: p5_comp2" {  } { { "p5_comp2.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p5_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p5_comp1-bit_increaser " "Found design unit 1: p5_comp1-bit_increaser" {  } { { "p5_comp.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545644 ""} { "Info" "ISGN_ENTITY_NAME" "1 p5_comp1 " "Found entity 1: p5_comp1" {  } { { "p5_comp.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-struct " "Found design unit 1: part5-struct" {  } { { "p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545651 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_p4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_p4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_board4-struct " "Found design unit 1: lab1_board4-struct" {  } { { "board_p4.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545657 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_board4 " "Found entity 1: lab1_board4" {  } { { "board_p4.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-LogicFunc4 " "Found design unit 1: part4-LogicFunc4" {  } { { "part4.vhd" "" { Text "/users/zicew/ece327/new/lab1/part4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545664 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "/users/zicew/ece327/new/lab1/part4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_p3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_board3-struct " "Found design unit 1: lab1_board3-struct" {  } { { "board_p3.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545671 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_board3 " "Found entity 1: lab1_board3" {  } { { "board_p3.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_p2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_board2-struct " "Found design unit 1: lab1_board2-struct" {  } { { "board_p2.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545677 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_board2 " "Found entity 1: lab1_board2" {  } { { "board_p2.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-LogicFunc3 " "Found design unit 1: part3-LogicFunc3" {  } { { "p3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545684 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "p3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-LogicFunc2 " "Found design unit 1: part2-LogicFunc2" {  } { { "p2.vhd" "" { Text "/users/zicew/ece327/new/lab1/p2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545696 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "p2.vhd" "" { Text "/users/zicew/ece327/new/lab1/p2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-LogicFunc " "Found design unit 1: part1-LogicFunc" {  } { { "p1.vhd" "" { Text "/users/zicew/ece327/new/lab1/p1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545702 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "p1.vhd" "" { Text "/users/zicew/ece327/new/lab1/p1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569277545702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277545702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "extra " "Elaborating entity \"extra\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569277546094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 part2:find_valid " "Elaborating entity \"part2\" for hierarchy \"part2:find_valid\"" {  } { { "extra.vhd" "find_valid" { Text "/users/zicew/ece327/new/lab1/extra.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569277546100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part3 part3:find_next " "Elaborating entity \"part3\" for hierarchy \"part3:find_next\"" {  } { { "extra.vhd" "find_next" { Text "/users/zicew/ece327/new/lab1/extra.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569277546104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p5_comp1 p5_comp1:increase_bit " "Elaborating entity \"p5_comp1\" for hierarchy \"p5_comp1:increase_bit\"" {  } { { "extra.vhd" "increase_bit" { Text "/users/zicew/ece327/new/lab1/extra.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569277546108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p5_comp3 p5_comp3:select_fib " "Elaborating entity \"p5_comp3\" for hierarchy \"p5_comp3:select_fib\"" {  } { { "extra.vhd" "select_fib" { Text "/users/zicew/ece327/new/lab1/extra.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569277546112 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "what_fib_out\[0\] p5_comp3.vhd(16) " "Inferred latch for \"what_fib_out\[0\]\" at p5_comp3.vhd(16)" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277546114 "|part5|p5_comp3:select_fib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "what_fib_out\[1\] p5_comp3.vhd(16) " "Inferred latch for \"what_fib_out\[1\]\" at p5_comp3.vhd(16)" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277546114 "|part5|p5_comp3:select_fib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "what_fib_out\[2\] p5_comp3.vhd(16) " "Inferred latch for \"what_fib_out\[2\]\" at p5_comp3.vhd(16)" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277546114 "|part5|p5_comp3:select_fib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "what_fib_out\[3\] p5_comp3.vhd(16) " "Inferred latch for \"what_fib_out\[3\]\" at p5_comp3.vhd(16)" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277546114 "|part5|p5_comp3:select_fib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "what_fib_out\[4\] p5_comp3.vhd(16) " "Inferred latch for \"what_fib_out\[4\]\" at p5_comp3.vhd(16)" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277546114 "|part5|p5_comp3:select_fib"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_comp1 ex_comp1:segment_out " "Elaborating entity \"ex_comp1\" for hierarchy \"ex_comp1:segment_out\"" {  } { { "extra.vhd" "segment_out" { Text "/users/zicew/ece327/new/lab1/extra.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569277546117 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out2\[5\] VCC " "Pin \"seg_out2\[5\]\" is stuck at VCC" {  } { { "extra.vhd" "" { Text "/users/zicew/ece327/new/lab1/extra.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569277546692 "|extra|seg_out2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569277546692 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569277546759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569277547210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569277547210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569277547334 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569277547334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569277547334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569277547334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1324 " "Peak virtual memory: 1324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569277547359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 18:25:47 2019 " "Processing ended: Mon Sep 23 18:25:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569277547359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569277547359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569277547359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569277547359 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569277558199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569277558201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 18:25:58 2019 " "Processing started: Mon Sep 23 18:25:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569277558201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1569277558201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lab1 -c lab1 --netlist_type=sgate " "Command: quartus_npp lab1 -c lab1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1569277558201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1569277558528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569277558577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 18:25:58 2019 " "Processing ended: Mon Sep 23 18:25:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569277558577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569277558577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569277558577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1569277558577 ""}
