# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 02:24:39  January 15, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Chess_Engine_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY top_level
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "02:24:39  JANUARY 15, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_location_assignment PIN_AD7 -to PS2_CLK
set_location_assignment PIN_AF14 -to clk50
set_location_assignment PIN_AE7 -to PS2_DAT
set_location_assignment PIN_AB12 -to reset_kb
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_AC12 -to dbg_sw1
set_location_assignment PIN_AE27 -to seg0[1]
set_location_assignment PIN_AE28 -to seg0[2]
set_location_assignment PIN_AG27 -to seg0[3]
set_location_assignment PIN_AF28 -to seg0[4]
set_location_assignment PIN_AG28 -to seg0[5]
set_location_assignment PIN_AH28 -to seg0[6]
set_location_assignment PIN_AJ29 -to seg1[0]
set_location_assignment PIN_AH29 -to seg1[1]
set_location_assignment PIN_AH30 -to seg1[2]
set_location_assignment PIN_AG30 -to seg1[3]
set_location_assignment PIN_AF29 -to seg1[4]
set_location_assignment PIN_AF30 -to seg1[5]
set_location_assignment PIN_AD27 -to seg1[6]
set_location_assignment PIN_AE26 -to seg0[0]
set_location_assignment PIN_V16 -to led0
set_location_assignment PIN_AE29 -to seg2[1]
set_location_assignment PIN_AD29 -to seg2[2]
set_location_assignment PIN_AC28 -to seg2[3]
set_location_assignment PIN_AD30 -to seg2[4]
set_location_assignment PIN_AC29 -to seg2[5]
set_location_assignment PIN_AC30 -to seg2[6]
set_location_assignment PIN_AD26 -to seg3[0]
set_location_assignment PIN_AC27 -to seg3[1]
set_location_assignment PIN_AD25 -to seg3[2]
set_location_assignment PIN_AC25 -to seg3[3]
set_location_assignment PIN_AB28 -to seg3[4]
set_location_assignment PIN_AB25 -to seg3[5]
set_location_assignment PIN_AB22 -to seg3[6]
set_location_assignment PIN_AB23 -to seg2[0]
set_location_assignment PIN_AE13 -to DRAM_WE_N
set_location_assignment PIN_AA13 -to DRAM_UDQM
set_location_assignment PIN_AF15 -to DRAM_RAS_N
set_location_assignment PIN_AF8 -to DRAM_DQ[1]
set_location_assignment PIN_AG2 -to DRAM_DQ[0]
set_location_assignment PIN_AK6 -to DRAM_LDQM
set_location_assignment PIN_AA14 -to DRAM_ADDR[11]
set_location_assignment PIN_AK9 -to DRAM_ADDR[10]
set_location_assignment PIN_AB15 -to DRAM_ADDR[9]
set_location_assignment PIN_AG13 -to DRAM_ADDR[8]
set_location_assignment PIN_AJ6 -to DRAM_ADDR[7]
set_location_assignment PIN_AE14 -to DRAM_ADDR[6]
set_location_assignment PIN_AJ9 -to DRAM_ADDR[5]
set_location_assignment PIN_AG12 -to DRAM_ADDR[4]
set_location_assignment PIN_AJ7 -to DRAM_ADDR[3]
set_location_assignment PIN_AK7 -to DRAM_ADDR[2]
set_location_assignment PIN_AK8 -to DRAM_ADDR[1]
set_location_assignment PIN_AC14 -to DRAM_ADDR[0]
set_location_assignment PIN_AJ4 -to DRAM_BA[1]
set_location_assignment PIN_AJ5 -to DRAM_BA[0]
set_location_assignment PIN_AK2 -to DRAM_CAS_N
set_location_assignment PIN_C10 -to DRAM_CKE
set_location_assignment PIN_K7 -to DRAM_CLK
set_location_assignment PIN_AF13 -to DRAM_CS_N
set_location_assignment PIN_AJ2 -to DRAM_DQ[15]
set_location_assignment PIN_AF11 -to DRAM_DQ[14]
set_location_assignment PIN_AH5 -to DRAM_DQ[13]
set_location_assignment PIN_AF6 -to DRAM_DQ[12]
set_location_assignment PIN_AB13 -to DRAM_DQ[11]
set_location_assignment PIN_AG10 -to DRAM_DQ[10]
set_location_assignment PIN_AH3 -to DRAM_DQ[9]
set_location_assignment PIN_AG5 -to DRAM_DQ[8]
set_location_assignment PIN_AG6 -to DRAM_DQ[7]
set_location_assignment PIN_AK3 -to DRAM_DQ[6]
set_location_assignment PIN_AJ1 -to DRAM_DQ[5]
set_location_assignment PIN_AG11 -to DRAM_DQ[4]
set_location_assignment PIN_AD12 -to DRAM_DQ[3]
set_location_assignment PIN_AH9 -to DRAM_DQ[2]
set_location_assignment PIN_AD14 -to DRAM_ADDR[12]
set_global_assignment -name SOURCE_FILE assignment_defaults.qdf
set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip
set_global_assignment -name VERILOG_FILE seven_segment.v
set_global_assignment -name VERILOG_FILE keyboard.v
set_global_assignment -name VERILOG_FILE top_level.v
set_global_assignment -name VERILOG_FILE AI_Engine.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_SIMULATION_TOOL "Active-HDL (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name VERILOG_FILE LCD.v
set_location_assignment PIN_AC18 -to GPIO_0[0]
set_location_assignment PIN_Y17 -to GPIO_0[1]
set_location_assignment PIN_AD17 -to GPIO_0[2]
set_location_assignment PIN_Y18 -to GPIO_0[3]
set_location_assignment PIN_AK16 -to GPIO_0[4]
set_location_assignment PIN_AK18 -to GPIO_0[5]
set_location_assignment PIN_AK19 -to GPIO_0[6]
set_location_assignment PIN_AJ19 -to GPIO_0[7]
set_location_assignment PIN_AJ17 -to GPIO_0[8]
set_location_assignment PIN_AJ16 -to GPIO_0[9]
set_location_assignment PIN_AH18 -to GPIO_0[10]
set_location_assignment PIN_AH17 -to GPIO_0[11]
set_location_assignment PIN_AG16 -to GPIO_0[12]
set_location_assignment PIN_AE16 -to GPIO_0[13]
set_location_assignment PIN_AF16 -to GPIO_0[14]
set_location_assignment PIN_AG17 -to GPIO_0[15]
set_location_assignment PIN_AA18 -to GPIO_0[16]
set_location_assignment PIN_AA19 -to GPIO_0[17]
set_location_assignment PIN_AE17 -to GPIO_0[18]
set_location_assignment PIN_AC20 -to GPIO_0[19]
set_location_assignment PIN_AH19 -to GPIO_0[20]
set_location_assignment PIN_AJ20 -to GPIO_0[21]
set_location_assignment PIN_AH20 -to GPIO_0[22]
set_location_assignment PIN_AK21 -to GPIO_0[23]
set_location_assignment PIN_AD19 -to GPIO_0[24]
set_location_assignment PIN_AE18 -to GPIO_0[26]
set_location_assignment PIN_AE19 -to GPIO_0[27]
set_location_assignment PIN_AD20 -to GPIO_0[25]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top