<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>L21_AES: SAM System Clock Management (SYSTEM CLOCK) Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">L21_AES
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">SAM System Clock Management (SYSTEM CLOCK) Driver</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__xosc__config.html">system_clock_source_xosc_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for XOSC.  <a href="structsystem__clock__source__xosc__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__xosc32k__config.html">system_clock_source_xosc32k_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for XOSC32K.  <a href="structsystem__clock__source__xosc32k__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__osc16m__config.html">system_clock_source_osc16m_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for OSC16M.  <a href="structsystem__clock__source__osc16m__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__osculp32k__config.html">system_clock_source_osculp32k_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for OSCULP32K.  <a href="structsystem__clock__source__osculp32k__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__osc32k__config.html">system_clock_source_osc32k_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for OSCULP32K.  <a href="structsystem__clock__source__osc32k__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__dfll__config.html">system_clock_source_dfll_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for DFLL.  <a href="structsystem__clock__source__dfll__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__dpll__config.html">system_clock_source_dpll_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for DPLL.  <a href="structsystem__clock__source__dpll__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__gclk__gen__config.html">system_gclk_gen_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic Clock Generator configuration structure.  <a href="structsystem__gclk__gen__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__gclk__chan__config.html">system_gclk_chan_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic Clock configuration structure.  <a href="structsystem__gclk__chan__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga6a5226fe65f283da094a3d1bd6c5692f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga6a5226fe65f283da094a3d1bd6c5692f">system_xosc32k_startup</a> { <br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fafa1cf29c3c5c3f74d1a2ffdd7c3199e3">SYSTEM_XOSC32K_STARTUP_2048</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fa6c5f69164630ba16faa100873bd73dc0">SYSTEM_XOSC32K_STARTUP_4096</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fae9d3c139f5442c2ba949a8d04ee7d38e">SYSTEM_XOSC32K_STARTUP_16384</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fa78dab161af7b89436e8efde14b12b087">SYSTEM_XOSC32K_STARTUP_32768</a>, 
<br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fa7205636a0c4b4d7bc1b1aad12aaf9a49">SYSTEM_XOSC32K_STARTUP_65536</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fab44c3b77e6d8a8e49a1ed5b474eca9c2">SYSTEM_XOSC32K_STARTUP_131072</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fadf76c161a74f4e6ade8776338290c420">SYSTEM_XOSC32K_STARTUP_262144</a>
<br />
 }</td></tr>
<tr class="memdesc:ga6a5226fe65f283da094a3d1bd6c5692f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available start-up times for the XOSC32K.  <a href="group__asfdoc__sam0__system__clock__group.html#ga6a5226fe65f283da094a3d1bd6c5692f">More...</a><br /></td></tr>
<tr class="separator:ga6a5226fe65f283da094a3d1bd6c5692f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93797ad2901b27dd84fa8b7edc9bb5c5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga93797ad2901b27dd84fa8b7edc9bb5c5">system_xosc_startup</a> { <br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a227f4495c112940e43509578037632ee">SYSTEM_XOSC_STARTUP_1</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5adf5e2fc400d091e4cbee763fbde41555">SYSTEM_XOSC_STARTUP_2</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a71f9f687b6dec03eb27dc81a3aa4ffff">SYSTEM_XOSC_STARTUP_4</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a654a284191eaaea5bcef63b7208edff0">SYSTEM_XOSC_STARTUP_8</a>, 
<br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5aed33da000f564d1d359c71837cee5432">SYSTEM_XOSC_STARTUP_16</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a3f7b3d4801503461d11a422e8cc6f7a0">SYSTEM_XOSC_STARTUP_32</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a6cc582d7547628f75e628a1051a9ffd2">SYSTEM_XOSC_STARTUP_64</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5ae82c389b69fa1ca5e394b5d56c63bea9">SYSTEM_XOSC_STARTUP_128</a>, 
<br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a4d289f922705cd65e0a3868a183a9b46">SYSTEM_XOSC_STARTUP_256</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a051d6e2bc0f94985cdf93c695f3db631">SYSTEM_XOSC_STARTUP_512</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a23f21ffa4d8f2b857e4d127ea4d8663e">SYSTEM_XOSC_STARTUP_1024</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a3d1162a14cc1864dc5ccd14217e25e3a">SYSTEM_XOSC_STARTUP_2048</a>, 
<br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a20a913fb63eacee74498d44d062ee88f">SYSTEM_XOSC_STARTUP_4096</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a096b8260e41cfc4937dfaf418eb512c4">SYSTEM_XOSC_STARTUP_8192</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5ad3cf17457e11c5fecd12172c75d67229">SYSTEM_XOSC_STARTUP_16384</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a1eff23f1ee9c792ec44683af90206d50">SYSTEM_XOSC_STARTUP_32768</a>
<br />
 }</td></tr>
<tr class="memdesc:ga93797ad2901b27dd84fa8b7edc9bb5c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available start-up times for the XOSC.  <a href="group__asfdoc__sam0__system__clock__group.html#ga93797ad2901b27dd84fa8b7edc9bb5c5">More...</a><br /></td></tr>
<tr class="separator:ga93797ad2901b27dd84fa8b7edc9bb5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f527fc5dd85dcf1c7091d6059d05cb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf2f527fc5dd85dcf1c7091d6059d05cb">system_osc32k_startup</a> { <br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba5d0159245ad2909eec4256416f6fdb39">SYSTEM_OSC32K_STARTUP_3</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba8fe93dbb45d1663d550847b93097f7ec">SYSTEM_OSC32K_STARTUP_4</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba0608b4ca71442d2e2c52338849793ac9">SYSTEM_OSC32K_STARTUP_6</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cbaba3eac44eee0816a8e79776d0e9f4e07">SYSTEM_OSC32K_STARTUP_10</a>, 
<br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba2a852a8d4f9f7b93396d256372233d7a">SYSTEM_OSC32K_STARTUP_18</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba780a6ed8f1bd9d66190eb9296c47c5f6">SYSTEM_OSC32K_STARTUP_34</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba1d9a2791a3e0f3a49bd969e192be0d2c">SYSTEM_OSC32K_STARTUP_66</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cbab47cb8c22788fa124a7fa91d469972fa">SYSTEM_OSC32K_STARTUP_130</a>
<br />
 }</td></tr>
<tr class="memdesc:gaf2f527fc5dd85dcf1c7091d6059d05cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available start-up times for the OSC32K.  <a href="group__asfdoc__sam0__system__clock__group.html#gaf2f527fc5dd85dcf1c7091d6059d05cb">More...</a><br /></td></tr>
<tr class="separator:gaf2f527fc5dd85dcf1c7091d6059d05cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85535cab6a2b215cc17a124819b45afd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga85535cab6a2b215cc17a124819b45afd">system_osc16m_fsel</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga85535cab6a2b215cc17a124819b45afda794cb731dbabb7df3e616156885ff08c">SYSTEM_OSC16M_4M</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga85535cab6a2b215cc17a124819b45afdaad2774d5c218ac259a64a5cd5008e36b">SYSTEM_OSC16M_8M</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga85535cab6a2b215cc17a124819b45afdabc18422626cce3cb501fffabdfa994b1">SYSTEM_OSC16M_12M</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga85535cab6a2b215cc17a124819b45afda82b51f6f2710df9a0e6dd9e2a2a3a0bb">SYSTEM_OSC16M_16M</a>
 }</td></tr>
<tr class="memdesc:ga85535cab6a2b215cc17a124819b45afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency selection for the internal 16MHz system clock.  <a href="group__asfdoc__sam0__system__clock__group.html#ga85535cab6a2b215cc17a124819b45afd">More...</a><br /></td></tr>
<tr class="separator:ga85535cab6a2b215cc17a124819b45afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e9b73868506309f3dc4935fbe9ce4b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga30e9b73868506309f3dc4935fbe9ce4b">system_main_clock_div</a> { <br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4baa4e9b93b809ddfbdffb13f72da94c1d7">SYSTEM_MAIN_CLOCK_DIV_1</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4ba6b64d2dd96c00b24b5abe48c605959c4">SYSTEM_MAIN_CLOCK_DIV_2</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4ba6e6564b4069b1d0a3244697b525c516b">SYSTEM_MAIN_CLOCK_DIV_4</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4baa88dc289422295f74b1be13341bae02d">SYSTEM_MAIN_CLOCK_DIV_8</a>, 
<br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4ba6742ac478e6df1a9999bc1852ac90ea9">SYSTEM_MAIN_CLOCK_DIV_16</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4ba739314ab4a798f75c254214f9c64f23b">SYSTEM_MAIN_CLOCK_DIV_32</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4bae988c4e7ef255b846e552da9c9b4e11b">SYSTEM_MAIN_CLOCK_DIV_64</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4baec6efb1ec57e2967ff513074e145d110">SYSTEM_MAIN_CLOCK_DIV_128</a>
<br />
 }</td></tr>
<tr class="memdesc:ga30e9b73868506309f3dc4935fbe9ce4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main CPU, Lowpower and Backup clock division.  <a href="group__asfdoc__sam0__system__clock__group.html#ga30e9b73868506309f3dc4935fbe9ce4b">More...</a><br /></td></tr>
<tr class="separator:ga30e9b73868506309f3dc4935fbe9ce4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab463f9d80799466f12321e6252493e70"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gab463f9d80799466f12321e6252493e70">system_clock_external</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggab463f9d80799466f12321e6252493e70a1f1e123ed025f2e02f063d0d75b3ff56">SYSTEM_CLOCK_EXTERNAL_CRYSTAL</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggab463f9d80799466f12321e6252493e70a1521ad5b8607dd8bf7a6b5df1adee2f3">SYSTEM_CLOCK_EXTERNAL_CLOCK</a>
 }</td></tr>
<tr class="memdesc:gab463f9d80799466f12321e6252493e70"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock source types.  <a href="group__asfdoc__sam0__system__clock__group.html#gab463f9d80799466f12321e6252493e70">More...</a><br /></td></tr>
<tr class="separator:gab463f9d80799466f12321e6252493e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf264d9ce05843104cb8a393b1d9ddfa2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf264d9ce05843104cb8a393b1d9ddfa2">system_clock_dfll_loop_mode</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf264d9ce05843104cb8a393b1d9ddfa2a3d9e15bfd0803e41da1f59f8b699184a">SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf264d9ce05843104cb8a393b1d9ddfa2a1a18e1d9233792ba5e4663c978d7a46b">SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED</a> = OSCCTRL_DFLLCTRL_MODE
 }</td></tr>
<tr class="memdesc:gaf264d9ce05843104cb8a393b1d9ddfa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operating modes of the DFLL clock source.  <a href="group__asfdoc__sam0__system__clock__group.html#gaf264d9ce05843104cb8a393b1d9ddfa2">More...</a><br /></td></tr>
<tr class="separator:gaf264d9ce05843104cb8a393b1d9ddfa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce68deec62f12bb85ddb2f8c103ada5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga6ce68deec62f12bb85ddb2f8c103ada5">system_clock_dfll_wakeup_lock</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6ce68deec62f12bb85ddb2f8c103ada5abbfd6c5e90f1ee8e9865723f6c1da64e">SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6ce68deec62f12bb85ddb2f8c103ada5a291a819f86924e0d60fc5a2a14b5456c">SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE</a> = OSCCTRL_DFLLCTRL_LLAW
 }</td></tr>
<tr class="memdesc:ga6ce68deec62f12bb85ddb2f8c103ada5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Locking behavior for the DFLL during device wake-up.  <a href="group__asfdoc__sam0__system__clock__group.html#ga6ce68deec62f12bb85ddb2f8c103ada5">More...</a><br /></td></tr>
<tr class="separator:ga6ce68deec62f12bb85ddb2f8c103ada5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b0eb010541f1d7c8af3eeb0573043d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf9b0eb010541f1d7c8af3eeb0573043d">system_clock_dfll_stable_tracking</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf9b0eb010541f1d7c8af3eeb0573043da4a92b58e1ea9c95123b83aa6ee4e3f21">SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf9b0eb010541f1d7c8af3eeb0573043da40176c0aa1d57b6ec9f7de182b937c5a">SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK</a> = OSCCTRL_DFLLCTRL_STABLE
 }</td></tr>
<tr class="memdesc:gaf9b0eb010541f1d7c8af3eeb0573043d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fine tracking behavior for the DFLL once a lock has been acquired.  <a href="group__asfdoc__sam0__system__clock__group.html#gaf9b0eb010541f1d7c8af3eeb0573043d">More...</a><br /></td></tr>
<tr class="separator:gaf9b0eb010541f1d7c8af3eeb0573043d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ee95a872995397e3db9cf1494721e3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga04ee95a872995397e3db9cf1494721e3">system_clock_dfll_chill_cycle</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga04ee95a872995397e3db9cf1494721e3ad75095e64d38dbba6451c496645b7e01">SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga04ee95a872995397e3db9cf1494721e3a1f84a60dcc044d7bc33cf71cddb985a3">SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE</a> = OSCCTRL_DFLLCTRL_CCDIS
 }</td></tr>
<tr class="memdesc:ga04ee95a872995397e3db9cf1494721e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chill cycle behavior of the DFLL module.  <a href="group__asfdoc__sam0__system__clock__group.html#ga04ee95a872995397e3db9cf1494721e3">More...</a><br /></td></tr>
<tr class="separator:ga04ee95a872995397e3db9cf1494721e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ab87696abcd4e0103d6259386017ae"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga56ab87696abcd4e0103d6259386017ae">system_clock_dfll_quick_lock</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga56ab87696abcd4e0103d6259386017aea0599c04b640c394c9fba065ae8e8b616">SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga56ab87696abcd4e0103d6259386017aea1d2b1b500737f7722a86e3242cf2250c">SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE</a> = OSCCTRL_DFLLCTRL_QLDIS
 }</td></tr>
<tr class="memdesc:ga56ab87696abcd4e0103d6259386017ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">QuickLock settings for the DFLL module.  <a href="group__asfdoc__sam0__system__clock__group.html#ga56ab87696abcd4e0103d6259386017ae">More...</a><br /></td></tr>
<tr class="separator:ga56ab87696abcd4e0103d6259386017ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86882dc960f2552722e9713da97fcc58"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> { <br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58ae024e98619acf7d4d7a96d692d981cc4">SYSTEM_CLOCK_SOURCE_OSC16M</a> = GCLK_SOURCE_OSC16M, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58a558e3f5af5f17dad6386eaad5bfc5ea7">SYSTEM_CLOCK_SOURCE_OSC32K</a> = GCLK_SOURCE_OSC32K, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58a3838555d84536119b61101649678ef4a">SYSTEM_CLOCK_SOURCE_XOSC</a> = GCLK_SOURCE_XOSC, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58a122233d164de1b1847acc526e1d83360">SYSTEM_CLOCK_SOURCE_XOSC32K</a> = GCLK_SOURCE_XOSC32K, 
<br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58a6115cfc6953d6fceaaa84fbfcfd51212">SYSTEM_CLOCK_SOURCE_DFLL</a> = GCLK_SOURCE_DFLL48M, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58af5975ab246b9e6750998d0fcb313c288">SYSTEM_CLOCK_SOURCE_ULP32K</a> = GCLK_SOURCE_OSCULP32K, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58aba00702aad6c05fe8c0a864dedf6dbea">SYSTEM_CLOCK_SOURCE_GCLKIN</a> = GCLK_SOURCE_GCLKIN, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58ab873ebe5b9dd823cb794be31ef0fc1ef">SYSTEM_CLOCK_SOURCE_GCLKGEN1</a> = GCLK_SOURCE_GCLKGEN1, 
<br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58a2b8b452464b43d7f2ef752ff3cee7c99">SYSTEM_CLOCK_SOURCE_DPLL</a> = GCLK_SOURCE_FDPLL
<br />
 }</td></tr>
<tr class="memdesc:ga86882dc960f2552722e9713da97fcc58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available clock sources in the system.  <a href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">More...</a><br /></td></tr>
<tr class="separator:ga86882dc960f2552722e9713da97fcc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ca1e52df2ab46c663dc51b51f9f2d5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gac4ca1e52df2ab46c663dc51b51f9f2d5">system_clock_apb_bus</a> { <br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac4ca1e52df2ab46c663dc51b51f9f2d5a25197a2c1efe6a444a5cdcef7d82a1de">SYSTEM_CLOCK_APB_APBA</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac4ca1e52df2ab46c663dc51b51f9f2d5aa94daeca3198d35ba50839f69fa97fb2">SYSTEM_CLOCK_APB_APBB</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac4ca1e52df2ab46c663dc51b51f9f2d5a53168b7d478e1634594203d1ec2a654a">SYSTEM_CLOCK_APB_APBC</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac4ca1e52df2ab46c663dc51b51f9f2d5ae1c985a40aa020c1a824b3b5b626c97d">SYSTEM_CLOCK_APB_APBD</a>, 
<br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac4ca1e52df2ab46c663dc51b51f9f2d5ab5ecb95438c032f301cdff15db7cf495">SYSTEM_CLOCK_APB_APBE</a>
<br />
 }</td></tr>
<tr class="memdesc:gac4ca1e52df2ab46c663dc51b51f9f2d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of APB peripheral buses.  <a href="group__asfdoc__sam0__system__clock__group.html#gac4ca1e52df2ab46c663dc51b51f9f2d5">More...</a><br /></td></tr>
<tr class="separator:gac4ca1e52df2ab46c663dc51b51f9f2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835d71d0dc4437429d00c63226803630"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga835d71d0dc4437429d00c63226803630">system_clock_source_dpll_reference_clock</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga835d71d0dc4437429d00c63226803630a8f52f2c9e2c9c3f6e570ab4f30a00e7b">SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga835d71d0dc4437429d00c63226803630a11fe47185dd2d56032d954cdfa88d0b6">SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga835d71d0dc4437429d00c63226803630afda5d2058732750622331a93804ad1e1">SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_GCLK</a>
 }</td></tr>
<tr class="memdesc:ga835d71d0dc4437429d00c63226803630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reference clock source of the DPLL module.  <a href="group__asfdoc__sam0__system__clock__group.html#ga835d71d0dc4437429d00c63226803630">More...</a><br /></td></tr>
<tr class="separator:ga835d71d0dc4437429d00c63226803630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7c19446d9be3e0f018db02e5dfd053"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga0e7c19446d9be3e0f018db02e5dfd053">system_clock_source_dpll_lock_time</a> { <br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga0e7c19446d9be3e0f018db02e5dfd053ad0daeca5d71aa8e0744df0fcd1551d42">SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga0e7c19446d9be3e0f018db02e5dfd053a17e54239fa3eb3b6b5f4498a7e38b093">SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_8MS</a> = 0x04, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga0e7c19446d9be3e0f018db02e5dfd053ae382ded903d0f5e62034bff4b8969b42">SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_9MS</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga0e7c19446d9be3e0f018db02e5dfd053a271bc386a5d938287ace898f4390a47f">SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_10MS</a>, 
<br />
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga0e7c19446d9be3e0f018db02e5dfd053a2de25682e0c649405ac97458ed0b19b9">SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_11MS</a>
<br />
 }</td></tr>
<tr class="memdesc:ga0e7c19446d9be3e0f018db02e5dfd053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock time-out value of the DPLL module.  <a href="group__asfdoc__sam0__system__clock__group.html#ga0e7c19446d9be3e0f018db02e5dfd053">More...</a><br /></td></tr>
<tr class="separator:ga0e7c19446d9be3e0f018db02e5dfd053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0948d16df62f85d2828679fe7ac71059"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga0948d16df62f85d2828679fe7ac71059">system_clock_source_dpll_filter</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga0948d16df62f85d2828679fe7ac71059a9d6b6666eb823c73f9e9b9993b766fdf">SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga0948d16df62f85d2828679fe7ac71059a395751739f91c8c6309586e1d01a3c5a">SYSTEM_CLOCK_SOURCE_DPLL_FILTER_LOW_BANDWIDTH_FILTER</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga0948d16df62f85d2828679fe7ac71059aaca5282866a9196d026bccb4a6cac299">SYSTEM_CLOCK_SOURCE_DPLL_FILTER_HIGH_BANDWIDTH_FILTER</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga0948d16df62f85d2828679fe7ac71059aa472aa5b443f1fccc0b7204b0ac47f65">SYSTEM_CLOCK_SOURCE_DPLL_FILTER_HIGH_DAMPING_FILTER</a>
 }</td></tr>
<tr class="memdesc:ga0948d16df62f85d2828679fe7ac71059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter type of the DPLL module.  <a href="group__asfdoc__sam0__system__clock__group.html#ga0948d16df62f85d2828679fe7ac71059">More...</a><br /></td></tr>
<tr class="separator:ga0948d16df62f85d2828679fe7ac71059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da00bfdf7ce6ad4695da16eabb9a1ed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga1da00bfdf7ce6ad4695da16eabb9a1ed">system_clock_source_dpll_prescaler</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga1da00bfdf7ce6ad4695da16eabb9a1eda08b39d98ca8e0264a07f41e106677ef7">SYSTEM_CLOCK_SOURCE_DPLL_DIV_1</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga1da00bfdf7ce6ad4695da16eabb9a1eda2475b7e397dfedf8a18f8fb6a4fcec56">SYSTEM_CLOCK_SOURCE_DPLL_DIV_2</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga1da00bfdf7ce6ad4695da16eabb9a1eda3553647335810ce0d455c054706c98fb">SYSTEM_CLOCK_SOURCE_DPLL_DIV_4</a>
 }</td></tr>
<tr class="memdesc:ga1da00bfdf7ce6ad4695da16eabb9a1ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Output Clock Prescaler.  <a href="group__asfdoc__sam0__system__clock__group.html#ga1da00bfdf7ce6ad4695da16eabb9a1ed">More...</a><br /></td></tr>
<tr class="separator:ga1da00bfdf7ce6ad4695da16eabb9a1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab9bb87560ad127ed982591b7d67311"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga1ab9bb87560ad127ed982591b7d67311">gclk_generator</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga1ab9bb87560ad127ed982591b7d67311a66f60c7b34b5fc16a9845d83370f7231">GCLK_GENERATOR_0</a>
 }</td></tr>
<tr class="memdesc:ga1ab9bb87560ad127ed982591b7d67311"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of available GCLK generators.  <a href="group__asfdoc__sam0__system__clock__group.html#ga1ab9bb87560ad127ed982591b7d67311">More...</a><br /></td></tr>
<tr class="separator:ga1ab9bb87560ad127ed982591b7d67311"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
External Oscillator Management</h2></td></tr>
<tr class="memitem:gacd16e7e13de08d55c028620d845a5cb5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gacd16e7e13de08d55c028620d845a5cb5">system_clock_source_xosc_set_config</a> (struct <a class="el" href="structsystem__clock__source__xosc__config.html">system_clock_source_xosc_config</a> *const config)</td></tr>
<tr class="memdesc:gacd16e7e13de08d55c028620d845a5cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the external oscillator clock source.  <a href="#gacd16e7e13de08d55c028620d845a5cb5">More...</a><br /></td></tr>
<tr class="separator:gacd16e7e13de08d55c028620d845a5cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
External 32KHz Oscillator Management</h2></td></tr>
<tr class="memitem:ga076bff009d78de95a0b2c9672f62b224"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga076bff009d78de95a0b2c9672f62b224">system_clock_source_xosc32k_set_config</a> (struct <a class="el" href="structsystem__clock__source__xosc32k__config.html">system_clock_source_xosc32k_config</a> *const config)</td></tr>
<tr class="memdesc:ga076bff009d78de95a0b2c9672f62b224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the XOSC32K external 32KHz oscillator clock source.  <a href="#ga076bff009d78de95a0b2c9672f62b224">More...</a><br /></td></tr>
<tr class="separator:ga076bff009d78de95a0b2c9672f62b224"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal 32KHz Oscillator Management</h2></td></tr>
<tr class="memitem:ga9c110273354846e5a6cf877d6180296f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga9c110273354846e5a6cf877d6180296f">system_clock_source_osc32k_set_config</a> (struct <a class="el" href="structsystem__clock__source__osc32k__config.html">system_clock_source_osc32k_config</a> *const config)</td></tr>
<tr class="memdesc:ga9c110273354846e5a6cf877d6180296f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the internal OSC32K oscillator clock source.  <a href="#ga9c110273354846e5a6cf877d6180296f">More...</a><br /></td></tr>
<tr class="separator:ga9c110273354846e5a6cf877d6180296f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal Ultra Low Power 32KHz Oscillator Management</h2></td></tr>
<tr class="memitem:gab4e78c66dccd26a38cbf1e32af9da6d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gab4e78c66dccd26a38cbf1e32af9da6d1">system_clock_source_osculp32k_set_config</a> (struct <a class="el" href="structsystem__clock__source__osculp32k__config.html">system_clock_source_osculp32k_config</a> *const config)</td></tr>
<tr class="memdesc:gab4e78c66dccd26a38cbf1e32af9da6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the internal OSCULP32K oscillator clock source.  <a href="#gab4e78c66dccd26a38cbf1e32af9da6d1">More...</a><br /></td></tr>
<tr class="separator:gab4e78c66dccd26a38cbf1e32af9da6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal 16MHz Oscillator Management</h2></td></tr>
<tr class="memitem:ga15179882c18d7e09753939c4d1d136cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga15179882c18d7e09753939c4d1d136cc">system_clock_source_osc16m_set_config</a> (struct <a class="el" href="structsystem__clock__source__osc16m__config.html">system_clock_source_osc16m_config</a> *const config)</td></tr>
<tr class="memdesc:ga15179882c18d7e09753939c4d1d136cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the internal OSC16M oscillator clock source.  <a href="#ga15179882c18d7e09753939c4d1d136cc">More...</a><br /></td></tr>
<tr class="separator:ga15179882c18d7e09753939c4d1d136cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal DFLL Management</h2></td></tr>
<tr class="memitem:gaa15073d0d4bd347bf8855ac20fd1b93c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaa15073d0d4bd347bf8855ac20fd1b93c">system_clock_source_dfll_set_config</a> (struct <a class="el" href="structsystem__clock__source__dfll__config.html">system_clock_source_dfll_config</a> *const config)</td></tr>
<tr class="memdesc:gaa15073d0d4bd347bf8855ac20fd1b93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the DFLL clock source.  <a href="#gaa15073d0d4bd347bf8855ac20fd1b93c">More...</a><br /></td></tr>
<tr class="separator:gaa15073d0d4bd347bf8855ac20fd1b93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Clock Source Management</h2></td></tr>
<tr class="memitem:ga9b801cecbdb70ee5eec6e556dc659997"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b801cecbdb70ee5eec6e556dc659997"></a>
enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a>&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_write_calibration</b> (const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a>, const uint16_t calibration_value, const uint8_t freq_range)</td></tr>
<tr class="separator:ga9b801cecbdb70ee5eec6e556dc659997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e70dd9d08ec72e6a1cbef848ff8189"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1e70dd9d08ec72e6a1cbef848ff8189"></a>
enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a>&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_enable</b> (const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a>)</td></tr>
<tr class="separator:gad1e70dd9d08ec72e6a1cbef848ff8189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea9ce7a68fc3b0b2a46f3a8c3d6d89b"><td class="memItemLeft" align="right" valign="top">enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gacea9ce7a68fc3b0b2a46f3a8c3d6d89b">system_clock_source_disable</a> (const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> clk_source)</td></tr>
<tr class="memdesc:gacea9ce7a68fc3b0b2a46f3a8c3d6d89b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables a clock source.  <a href="#gacea9ce7a68fc3b0b2a46f3a8c3d6d89b">More...</a><br /></td></tr>
<tr class="separator:gacea9ce7a68fc3b0b2a46f3a8c3d6d89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f18617c9770bf1c3ab8fdac5081e65e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga2f18617c9770bf1c3ab8fdac5081e65e">system_clock_source_is_ready</a> (const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> clk_source)</td></tr>
<tr class="memdesc:ga2f18617c9770bf1c3ab8fdac5081e65e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if a clock source is ready.  <a href="#ga2f18617c9770bf1c3ab8fdac5081e65e">More...</a><br /></td></tr>
<tr class="separator:ga2f18617c9770bf1c3ab8fdac5081e65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1894d901b7ed10e4c1e52a784c8962be"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga1894d901b7ed10e4c1e52a784c8962be">system_clock_source_get_hz</a> (const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> clk_source)</td></tr>
<tr class="memdesc:ga1894d901b7ed10e4c1e52a784c8962be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the frequency of a clock source.  <a href="#ga1894d901b7ed10e4c1e52a784c8962be">More...</a><br /></td></tr>
<tr class="separator:ga1894d901b7ed10e4c1e52a784c8962be"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal DPLL Management</h2></td></tr>
<tr class="memitem:ga9f77933df42fc50863b858b7d4201874"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga9f77933df42fc50863b858b7d4201874">system_clock_source_dpll_set_config</a> (struct <a class="el" href="structsystem__clock__source__dpll__config.html">system_clock_source_dpll_config</a> *const config)</td></tr>
<tr class="memdesc:ga9f77933df42fc50863b858b7d4201874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the DPLL clock source.  <a href="#ga9f77933df42fc50863b858b7d4201874">More...</a><br /></td></tr>
<tr class="separator:ga9f77933df42fc50863b858b7d4201874"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
System Clock Initialization</h2></td></tr>
<tr class="memitem:ga128236c1939f726786521434d8488b37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga128236c1939f726786521434d8488b37">system_clock_init</a> (void)</td></tr>
<tr class="memdesc:ga128236c1939f726786521434d8488b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize clock system based on the configuration in <a class="el" href="conf__clocks_8h.html" title="SAM L21 Clock configuration. ">conf_clocks.h</a>.  <a href="#ga128236c1939f726786521434d8488b37">More...</a><br /></td></tr>
<tr class="separator:ga128236c1939f726786521434d8488b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Generic Clock Management</h2></td></tr>
<tr class="memitem:ga2e73072514e6300d60f18039ca47bf09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga2e73072514e6300d60f18039ca47bf09">system_gclk_init</a> (void)</td></tr>
<tr class="memdesc:ga2e73072514e6300d60f18039ca47bf09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the GCLK driver.  <a href="#ga2e73072514e6300d60f18039ca47bf09">More...</a><br /></td></tr>
<tr class="separator:ga2e73072514e6300d60f18039ca47bf09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Generic Clock Management (Generators)</h2></td></tr>
<tr class="memitem:gacfd3360ccc8abb013f66b11ff44a5d0d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gacfd3360ccc8abb013f66b11ff44a5d0d">system_gclk_gen_set_config</a> (const uint8_t generator, struct <a class="el" href="structsystem__gclk__gen__config.html">system_gclk_gen_config</a> *const config)</td></tr>
<tr class="memdesc:gacfd3360ccc8abb013f66b11ff44a5d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a Generic Clock Generator configuration to the hardware module.  <a href="#gacfd3360ccc8abb013f66b11ff44a5d0d">More...</a><br /></td></tr>
<tr class="separator:gacfd3360ccc8abb013f66b11ff44a5d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bad007fcf1f649a3919dcc72dccea8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga2bad007fcf1f649a3919dcc72dccea8b">system_gclk_gen_enable</a> (const uint8_t generator)</td></tr>
<tr class="memdesc:ga2bad007fcf1f649a3919dcc72dccea8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a Generic Clock Generator that was previously configured.  <a href="#ga2bad007fcf1f649a3919dcc72dccea8b">More...</a><br /></td></tr>
<tr class="separator:ga2bad007fcf1f649a3919dcc72dccea8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a280a22a780c05e87c676f8c651dc3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga98a280a22a780c05e87c676f8c651dc3">system_gclk_gen_disable</a> (const uint8_t generator)</td></tr>
<tr class="memdesc:ga98a280a22a780c05e87c676f8c651dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables a Generic Clock Generator that was previously enabled.  <a href="#ga98a280a22a780c05e87c676f8c651dc3">More...</a><br /></td></tr>
<tr class="separator:ga98a280a22a780c05e87c676f8c651dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga113af9a430f74e082401383109e4eefd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga113af9a430f74e082401383109e4eefd">system_gclk_gen_is_enabled</a> (const uint8_t generator)</td></tr>
<tr class="memdesc:ga113af9a430f74e082401383109e4eefd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determins if the specified Generic Clock Generator is enabled.  <a href="#ga113af9a430f74e082401383109e4eefd">More...</a><br /></td></tr>
<tr class="separator:ga113af9a430f74e082401383109e4eefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Generic Clock Management (Channels)</h2></td></tr>
<tr class="memitem:ga0dfbe40e700101f619ddc5b4eb83d78b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga0dfbe40e700101f619ddc5b4eb83d78b">system_gclk_chan_set_config</a> (const uint8_t channel, struct <a class="el" href="structsystem__gclk__chan__config.html">system_gclk_chan_config</a> *const config)</td></tr>
<tr class="memdesc:ga0dfbe40e700101f619ddc5b4eb83d78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a Generic Clock configuration to the hardware module.  <a href="#ga0dfbe40e700101f619ddc5b4eb83d78b">More...</a><br /></td></tr>
<tr class="separator:ga0dfbe40e700101f619ddc5b4eb83d78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e46ab144632c877a635ab70a7b51e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga53e46ab144632c877a635ab70a7b51e1">system_gclk_chan_enable</a> (const uint8_t channel)</td></tr>
<tr class="memdesc:ga53e46ab144632c877a635ab70a7b51e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a Generic Clock that was previously configured.  <a href="#ga53e46ab144632c877a635ab70a7b51e1">More...</a><br /></td></tr>
<tr class="separator:ga53e46ab144632c877a635ab70a7b51e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b945c9deba13fe8640563de4e11a53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaa1b945c9deba13fe8640563de4e11a53">system_gclk_chan_disable</a> (const uint8_t channel)</td></tr>
<tr class="memdesc:gaa1b945c9deba13fe8640563de4e11a53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables a Generic Clock that was previously enabled.  <a href="#gaa1b945c9deba13fe8640563de4e11a53">More...</a><br /></td></tr>
<tr class="separator:gaa1b945c9deba13fe8640563de4e11a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2467f733c23f6ad18e58a4f60deae0bb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga2467f733c23f6ad18e58a4f60deae0bb">system_gclk_chan_is_enabled</a> (const uint8_t channel)</td></tr>
<tr class="memdesc:ga2467f733c23f6ad18e58a4f60deae0bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determins if the specified Generic Clock channel is enabled.  <a href="#ga2467f733c23f6ad18e58a4f60deae0bb">More...</a><br /></td></tr>
<tr class="separator:ga2467f733c23f6ad18e58a4f60deae0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59856030d55e3e50091116ffe930a356"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga59856030d55e3e50091116ffe930a356">system_gclk_chan_lock</a> (const uint8_t channel)</td></tr>
<tr class="memdesc:ga59856030d55e3e50091116ffe930a356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Locks a Generic Clock channel from further configuration writes.  <a href="#ga59856030d55e3e50091116ffe930a356">More...</a><br /></td></tr>
<tr class="separator:ga59856030d55e3e50091116ffe930a356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga343a0b14dce2d7f2724382292ac1d8ef"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga343a0b14dce2d7f2724382292ac1d8ef">system_gclk_chan_is_locked</a> (const uint8_t channel)</td></tr>
<tr class="memdesc:ga343a0b14dce2d7f2724382292ac1d8ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determins if the specified Generic Clock channel is locked.  <a href="#ga343a0b14dce2d7f2724382292ac1d8ef">More...</a><br /></td></tr>
<tr class="separator:ga343a0b14dce2d7f2724382292ac1d8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Generic Clock Frequency Retrieval</h2></td></tr>
<tr class="memitem:gaf5cd7b482ee14413084669c32eef84cb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf5cd7b482ee14413084669c32eef84cb">system_gclk_gen_get_hz</a> (const uint8_t generator)</td></tr>
<tr class="memdesc:gaf5cd7b482ee14413084669c32eef84cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieves the clock frequency of a Generic Clock generator.  <a href="#gaf5cd7b482ee14413084669c32eef84cb">More...</a><br /></td></tr>
<tr class="separator:gaf5cd7b482ee14413084669c32eef84cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6683b93425b58d6c94b850419dd4c860"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga6683b93425b58d6c94b850419dd4c860">system_gclk_chan_get_hz</a> (const uint8_t channel)</td></tr>
<tr class="memdesc:ga6683b93425b58d6c94b850419dd4c860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieves the clock frequency of a Generic Clock channel.  <a href="#ga6683b93425b58d6c94b850419dd4c860">More...</a><br /></td></tr>
<tr class="separator:ga6683b93425b58d6c94b850419dd4c860"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This driver for Atmel&reg; | SMART ARM&reg;-based microcontrollers provides an interface for the configuration and management of the device's clocking related functions. This includes the various clock sources, bus clocks, and generic clocks within the device, with functions to manage the enabling, disabling, source selection, and prescaling of clocks to various internal peripherals.</p>
<p>The following peripherals are used by this module:</p>
<ul>
<li>GCLK (Generic Clock Management)</li>
<li>PM (Power Management)</li>
<li>OSCCTRL (Oscillators Controller)</li>
<li>OSC32KCTRL (32K Oscillators Controller)</li>
<li>MCLK (Main Clock)</li>
</ul>
<p>The following devices can use this module:</p><ul>
<li>Atmel | SMART SAM L21</li>
</ul>
<p>The outline of this documentation is as follows:</p><ul>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_prerequisites">Prerequisites</a></li>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_module_overview">Module Overview</a></li>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_special_considerations">Special Considerations</a></li>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_extra_info">Extra Information</a></li>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_examples">Examples</a></li>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_api_overview">API Overview</a></li>
</ul>
<h1><a class="anchor" id="asfdoc_sam0_system_clock_prerequisites"></a>
Prerequisites</h1>
<p>There are no prerequisites for this module.</p>
<h1><a class="anchor" id="asfdoc_sam0_system_clock_module_overview"></a>
Module Overview</h1>
<p>The SAM devices contain a sophisticated clocking system, which is designed to give the maximum flexibility to the user application. This system allows a system designer to tune the performance and power consumption of the device in a dynamic manner, to achieve the best trade-off between the two for a particular application.</p>
<p>This driver provides a set of functions for the configuration and management of the various clock related functionalities within the device.</p>
<h2><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_clock_sources"></a>
Clock Sources</h2>
<p>The SAM devices have a number of master clock source modules, each of which being capable of producing a stabilized output frequency which can then be fed into the various peripherals and modules within the device.</p>
<p>Possible clock source modules include internal R/C oscillators, internal DFLL modules, as well as external crystal oscillators and/or clock inputs.</p>
<h2><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_cpu_clock"></a>
CPU / Bus Clocks</h2>
<p>The CPU and AHB/APBx buses are clocked by the same physical clock source (referred in this module as the Main Clock). The CPU and bus clocks are divided into a number of clock domains. Each clock domain can run at different frequencies.</p>
<p>There are three clock domains:</p>
<ul>
<li>CPU Clock Domain</li>
<li>Low Power Clock Domain(LP Clock Domain)</li>
<li>Backup Clock Domain(BUP Clock Domain)</li>
</ul>
<p>Each clock domain (CPU, LP, BUP) can be changed on the fly. To ensure correct operation, frequencies must be selected so that BUPDIV ≥ LPDIV ≥ HSDIV. Also, frequencies must never exceed the specified maximum frequency for each clock domain. A module may be connected to several clock domains (for instance, AHB and APB).</p>
<p>The general main clock tree for the CPU and associated buses is shown in <a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_module_clock_tree">the figure below</a>.</p>
<p><a class="anchor" id="asfdoc_sam0_system_clock_module_clock_tree"></a></p><div align="center">
</div>
<h2><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_clock_masking"></a>
Clock Masking</h2>
<p>To save power, the input clock to one or more peripherals on the AHB and APBx buses can be masked away. When masked, no clock is passed into the module. Disabling of clocks of unused modules will prevent all access to the masked module, but will reduce the overall device power consumption.</p>
<h2><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_gclk"></a>
Generic Clocks</h2>
<p>Within the SAM devices are a number of Generic Clocks; these are used to provide clocks to the various peripheral clock domains in the device in a standardized manner. One or more master source clocks can be selected as the input clock to a Generic Clock Generator, which can prescale down the input frequency to a slower rate for use in a peripheral.</p>
<p>Additionally, a number of individually selectable Generic Clock Channels are provided, which multiplex and gate the various generator outputs for one or more peripherals within the device. This setup allows for a single common generator to feed one or more channels, which can then be enabled or disabled individually as required.</p>
<p><a class="anchor" id="asfdoc_sam0_system_clock_module_chain_overview"></a></p><div align="center">
</div>
<h3><a class="anchor" id="asfdoc_sam0_system_clock_module_chain_example"></a>
Clock Chain Example</h3>
<p>An example setup of a complete clock chain within the device is shown in <a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_module_chain_example_fig">the figure below</a>.</p>
<p><a class="anchor" id="asfdoc_sam0_system_clock_module_chain_example_fig"></a></p><div align="center">
</div>
<h3><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_gclk_generators"></a>
Generic Clock Generators</h3>
<p>Each Generic Clock generator within the device can source its input clock from one of the provided Source Clocks, and prescale the output for one or more Generic Clock Channels in a one-to-many relationship. The generators thus allow for several clocks to be generated of different frequencies, power usages, and accuracies, which can be turned on and off individually to disable the clocks to multiple peripherals as a group.</p>
<h3><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_gclk_channels"></a>
Generic Clock Channels</h3>
<p>To connect a Generic Clock Generator to a peripheral within the device, a Generic Clock Channel is used. Each peripheral or peripheral group has an associated Generic Clock Channel, which serves as the clock input for the peripheral(s). To supply a clock to the peripheral module(s), the associated channel must be connected to a running Generic Clock Generator and the channel enabled.</p>
<h1><a class="anchor" id="asfdoc_sam0_system_clock_special_considerations"></a>
Special Considerations</h1>
<p>There are no special considerations for this module.</p>
<h1><a class="anchor" id="asfdoc_sam0_system_clock_extra_info"></a>
Extra Information</h1>
<p>For extra information, see <a class="el" href="asfdoc_sam0_system_clock_extra.html">Extra Information for SYSTEM CLOCK Driver</a>. This includes:</p><ul>
<li><a class="el" href="asfdoc_sam0_system_clock_extra.html#asfdoc_sam0_system_clock_extra_acronyms">Acronyms</a></li>
<li><a class="el" href="asfdoc_sam0_system_clock_extra.html#asfdoc_sam0_system_clock_extra_dependencies">Dependencies</a></li>
<li><a class="el" href="asfdoc_sam0_system_clock_extra.html#asfdoc_sam0_system_clock_extra_errata">Errata</a></li>
<li><a class="el" href="asfdoc_sam0_system_clock_extra.html#asfdoc_sam0_system_clock_extra_history">Module History</a></li>
</ul>
<h1><a class="anchor" id="asfdoc_sam0_system_clock_examples"></a>
Examples</h1>
<p>For a list of examples related to this driver, see <a class="el" href="asfdoc_sam0_system_clock_exqsg.html">Examples for System Clock Driver</a>.</p>
<h1><a class="anchor" id="asfdoc_sam0_system_clock_api_overview"></a>
API Overview</h1>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga1ab9bb87560ad127ed982591b7d67311"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga1ab9bb87560ad127ed982591b7d67311">gclk_generator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of available GCLK generators. </p>
<p>List of Available GCLK generators. This enum is used in the peripheral device drivers to select the GCLK generator to be used for its operation.</p>
<p>The number of GCLK generators available is device dependent. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga1ab9bb87560ad127ed982591b7d67311a66f60c7b34b5fc16a9845d83370f7231"></a>GCLK_GENERATOR_0&#160;</td><td class="fielddoc">
<p>GCLK generator channel 0 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gac4ca1e52df2ab46c663dc51b51f9f2d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gac4ca1e52df2ab46c663dc51b51f9f2d5">system_clock_apb_bus</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of APB peripheral buses. </p>
<p>Available bus clock domains on the APB bus. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac4ca1e52df2ab46c663dc51b51f9f2d5a25197a2c1efe6a444a5cdcef7d82a1de"></a>SYSTEM_CLOCK_APB_APBA&#160;</td><td class="fielddoc">
<p>Peripheral bus A on the APB bus </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac4ca1e52df2ab46c663dc51b51f9f2d5aa94daeca3198d35ba50839f69fa97fb2"></a>SYSTEM_CLOCK_APB_APBB&#160;</td><td class="fielddoc">
<p>Peripheral bus B on the APB bus </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac4ca1e52df2ab46c663dc51b51f9f2d5a53168b7d478e1634594203d1ec2a654a"></a>SYSTEM_CLOCK_APB_APBC&#160;</td><td class="fielddoc">
<p>Peripheral bus C on the APB bus </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac4ca1e52df2ab46c663dc51b51f9f2d5ae1c985a40aa020c1a824b3b5b626c97d"></a>SYSTEM_CLOCK_APB_APBD&#160;</td><td class="fielddoc">
<p>Peripheral bus D on the APB bus </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac4ca1e52df2ab46c663dc51b51f9f2d5ab5ecb95438c032f301cdff15db7cf495"></a>SYSTEM_CLOCK_APB_APBE&#160;</td><td class="fielddoc">
<p>Peripheral bus E on the APB bus </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga04ee95a872995397e3db9cf1494721e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga04ee95a872995397e3db9cf1494721e3">system_clock_dfll_chill_cycle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Chill cycle behavior of the DFLL module. </p>
<p>DFLL chill cycle behavior modes of the DFLL module. A chill cycle is a period of time when the DFLL output frequency is not measured by the unit, to allow the output to stabilize after a change in the input clock source. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga04ee95a872995397e3db9cf1494721e3ad75095e64d38dbba6451c496645b7e01"></a>SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE&#160;</td><td class="fielddoc">
<p>Enable a chill cycle, where the DFLL output frequency is not measured </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga04ee95a872995397e3db9cf1494721e3a1f84a60dcc044d7bc33cf71cddb985a3"></a>SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE&#160;</td><td class="fielddoc">
<p>Disable a chill cycle, where the DFLL output frequency is not measured </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaf264d9ce05843104cb8a393b1d9ddfa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf264d9ce05843104cb8a393b1d9ddfa2">system_clock_dfll_loop_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Operating modes of the DFLL clock source. </p>
<p>Available operating modes of the DFLL clock source module. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaf264d9ce05843104cb8a393b1d9ddfa2a3d9e15bfd0803e41da1f59f8b699184a"></a>SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN&#160;</td><td class="fielddoc">
<p>The DFLL is operating in open loop mode with no feedback </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf264d9ce05843104cb8a393b1d9ddfa2a1a18e1d9233792ba5e4663c978d7a46b"></a>SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED&#160;</td><td class="fielddoc">
<p>The DFLL is operating in closed loop mode with frequency feedback from a low frequency reference clock </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga56ab87696abcd4e0103d6259386017ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga56ab87696abcd4e0103d6259386017ae">system_clock_dfll_quick_lock</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QuickLock settings for the DFLL module. </p>
<p>DFLL QuickLock settings for the DFLL module, to allow for a faster lock of the DFLL output frequency at the expense of accuracy. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga56ab87696abcd4e0103d6259386017aea0599c04b640c394c9fba065ae8e8b616"></a>SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE&#160;</td><td class="fielddoc">
<p>Enable the QuickLock feature for looser lock requirements on the DFLL </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga56ab87696abcd4e0103d6259386017aea1d2b1b500737f7722a86e3242cf2250c"></a>SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE&#160;</td><td class="fielddoc">
<p>Disable the QuickLock feature for strict lock requirements on the DFLL </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaf9b0eb010541f1d7c8af3eeb0573043d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf9b0eb010541f1d7c8af3eeb0573043d">system_clock_dfll_stable_tracking</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fine tracking behavior for the DFLL once a lock has been acquired. </p>
<p>DFLL fine tracking behavior modes after a lock has been acquired. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaf9b0eb010541f1d7c8af3eeb0573043da4a92b58e1ea9c95123b83aa6ee4e3f21"></a>SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK&#160;</td><td class="fielddoc">
<p>Keep tracking after the DFLL has gotten a fine lock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf9b0eb010541f1d7c8af3eeb0573043da40176c0aa1d57b6ec9f7de182b937c5a"></a>SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK&#160;</td><td class="fielddoc">
<p>Stop tracking after the DFLL has gotten a fine lock </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga6ce68deec62f12bb85ddb2f8c103ada5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga6ce68deec62f12bb85ddb2f8c103ada5">system_clock_dfll_wakeup_lock</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Locking behavior for the DFLL during device wake-up. </p>
<p>DFLL lock behavior modes on device wake-up from sleep. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga6ce68deec62f12bb85ddb2f8c103ada5abbfd6c5e90f1ee8e9865723f6c1da64e"></a>SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP&#160;</td><td class="fielddoc">
<p>Keep DFLL lock when the device wakes from sleep </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6ce68deec62f12bb85ddb2f8c103ada5a291a819f86924e0d60fc5a2a14b5456c"></a>SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE&#160;</td><td class="fielddoc">
<p>Lose DFLL lock when the devices wakes from sleep </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gab463f9d80799466f12321e6252493e70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gab463f9d80799466f12321e6252493e70">system_clock_external</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External clock source types. </p>
<p>Available external clock source types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggab463f9d80799466f12321e6252493e70a1f1e123ed025f2e02f063d0d75b3ff56"></a>SYSTEM_CLOCK_EXTERNAL_CRYSTAL&#160;</td><td class="fielddoc">
<p>The external clock source is a crystal oscillator </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggab463f9d80799466f12321e6252493e70a1521ad5b8607dd8bf7a6b5df1adee2f3"></a>SYSTEM_CLOCK_EXTERNAL_CLOCK&#160;</td><td class="fielddoc">
<p>The connected clock source is an external logic level clock signal </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga86882dc960f2552722e9713da97fcc58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available clock sources in the system. </p>
<p>Clock sources available to the GCLK generators. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58ae024e98619acf7d4d7a96d692d981cc4"></a>SYSTEM_CLOCK_SOURCE_OSC16M&#160;</td><td class="fielddoc">
<p>Internal 16MHz RC oscillator </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58a558e3f5af5f17dad6386eaad5bfc5ea7"></a>SYSTEM_CLOCK_SOURCE_OSC32K&#160;</td><td class="fielddoc">
<p>Internal 32KHz RC oscillator </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58a3838555d84536119b61101649678ef4a"></a>SYSTEM_CLOCK_SOURCE_XOSC&#160;</td><td class="fielddoc">
<p>External oscillator </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58a122233d164de1b1847acc526e1d83360"></a>SYSTEM_CLOCK_SOURCE_XOSC32K&#160;</td><td class="fielddoc">
<p>External 32KHz oscillator </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58a6115cfc6953d6fceaaa84fbfcfd51212"></a>SYSTEM_CLOCK_SOURCE_DFLL&#160;</td><td class="fielddoc">
<p>Digital Frequency Locked Loop (DFLL) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58af5975ab246b9e6750998d0fcb313c288"></a>SYSTEM_CLOCK_SOURCE_ULP32K&#160;</td><td class="fielddoc">
<p>Internal Ultra Low Power 32KHz oscillator </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58aba00702aad6c05fe8c0a864dedf6dbea"></a>SYSTEM_CLOCK_SOURCE_GCLKIN&#160;</td><td class="fielddoc">
<p>Generator input pad </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58ab873ebe5b9dd823cb794be31ef0fc1ef"></a>SYSTEM_CLOCK_SOURCE_GCLKGEN1&#160;</td><td class="fielddoc">
<p>Generic clock generator one output </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58a2b8b452464b43d7f2ef752ff3cee7c99"></a>SYSTEM_CLOCK_SOURCE_DPLL&#160;</td><td class="fielddoc">
<p>Digital Phase Locked Loop (DPLL) </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga0948d16df62f85d2828679fe7ac71059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga0948d16df62f85d2828679fe7ac71059">system_clock_source_dpll_filter</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Filter type of the DPLL module. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga0948d16df62f85d2828679fe7ac71059a9d6b6666eb823c73f9e9b9993b766fdf"></a>SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT&#160;</td><td class="fielddoc">
<p>Default filter mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0948d16df62f85d2828679fe7ac71059a395751739f91c8c6309586e1d01a3c5a"></a>SYSTEM_CLOCK_SOURCE_DPLL_FILTER_LOW_BANDWIDTH_FILTER&#160;</td><td class="fielddoc">
<p>Low bandwidth filter </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0948d16df62f85d2828679fe7ac71059aaca5282866a9196d026bccb4a6cac299"></a>SYSTEM_CLOCK_SOURCE_DPLL_FILTER_HIGH_BANDWIDTH_FILTER&#160;</td><td class="fielddoc">
<p>High bandwidth filter </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0948d16df62f85d2828679fe7ac71059aa472aa5b443f1fccc0b7204b0ac47f65"></a>SYSTEM_CLOCK_SOURCE_DPLL_FILTER_HIGH_DAMPING_FILTER&#160;</td><td class="fielddoc">
<p>High damping filter </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga0e7c19446d9be3e0f018db02e5dfd053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga0e7c19446d9be3e0f018db02e5dfd053">system_clock_source_dpll_lock_time</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock time-out value of the DPLL module. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga0e7c19446d9be3e0f018db02e5dfd053ad0daeca5d71aa8e0744df0fcd1551d42"></a>SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT&#160;</td><td class="fielddoc">
<p>Set no time-out as default </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0e7c19446d9be3e0f018db02e5dfd053a17e54239fa3eb3b6b5f4498a7e38b093"></a>SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_8MS&#160;</td><td class="fielddoc">
<p>Set time-out if no lock within 8ms </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0e7c19446d9be3e0f018db02e5dfd053ae382ded903d0f5e62034bff4b8969b42"></a>SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_9MS&#160;</td><td class="fielddoc">
<p>Set time-out if no lock within 9ms </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0e7c19446d9be3e0f018db02e5dfd053a271bc386a5d938287ace898f4390a47f"></a>SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_10MS&#160;</td><td class="fielddoc">
<p>Set time-out if no lock within 10ms </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0e7c19446d9be3e0f018db02e5dfd053a2de25682e0c649405ac97458ed0b19b9"></a>SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_11MS&#160;</td><td class="fielddoc">
<p>Set time-out if no lock within 11ms </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga1da00bfdf7ce6ad4695da16eabb9a1ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga1da00bfdf7ce6ad4695da16eabb9a1ed">system_clock_source_dpll_prescaler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPLL Output Clock Prescaler. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga1da00bfdf7ce6ad4695da16eabb9a1eda08b39d98ca8e0264a07f41e106677ef7"></a>SYSTEM_CLOCK_SOURCE_DPLL_DIV_1&#160;</td><td class="fielddoc">
<p>DPLL output is divided by 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1da00bfdf7ce6ad4695da16eabb9a1eda2475b7e397dfedf8a18f8fb6a4fcec56"></a>SYSTEM_CLOCK_SOURCE_DPLL_DIV_2&#160;</td><td class="fielddoc">
<p>DPLL output is divided by 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1da00bfdf7ce6ad4695da16eabb9a1eda3553647335810ce0d455c054706c98fb"></a>SYSTEM_CLOCK_SOURCE_DPLL_DIV_4&#160;</td><td class="fielddoc">
<p>DPLL output is divided by 4 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga835d71d0dc4437429d00c63226803630"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga835d71d0dc4437429d00c63226803630">system_clock_source_dpll_reference_clock</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reference clock source of the DPLL module. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga835d71d0dc4437429d00c63226803630a8f52f2c9e2c9c3f6e570ab4f30a00e7b"></a>SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K&#160;</td><td class="fielddoc">
<p>Select XOSC32K as clock reference </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga835d71d0dc4437429d00c63226803630a11fe47185dd2d56032d954cdfa88d0b6"></a>SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC&#160;</td><td class="fielddoc">
<p>Select XOSC as clock reference </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga835d71d0dc4437429d00c63226803630afda5d2058732750622331a93804ad1e1"></a>SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_GCLK&#160;</td><td class="fielddoc">
<p>Select GCLK as clock reference </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga30e9b73868506309f3dc4935fbe9ce4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga30e9b73868506309f3dc4935fbe9ce4b">system_main_clock_div</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main CPU, Lowpower and Backup clock division. </p>
<p>Available division ratios for the CPU and Lowpower and Backup clocks. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4baa4e9b93b809ddfbdffb13f72da94c1d7"></a>SYSTEM_MAIN_CLOCK_DIV_1&#160;</td><td class="fielddoc">
<p>Divide Main clock by one </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4ba6b64d2dd96c00b24b5abe48c605959c4"></a>SYSTEM_MAIN_CLOCK_DIV_2&#160;</td><td class="fielddoc">
<p>Divide Main clock by two </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4ba6e6564b4069b1d0a3244697b525c516b"></a>SYSTEM_MAIN_CLOCK_DIV_4&#160;</td><td class="fielddoc">
<p>Divide Main clock by four </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4baa88dc289422295f74b1be13341bae02d"></a>SYSTEM_MAIN_CLOCK_DIV_8&#160;</td><td class="fielddoc">
<p>Divide Main clock by eight </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4ba6742ac478e6df1a9999bc1852ac90ea9"></a>SYSTEM_MAIN_CLOCK_DIV_16&#160;</td><td class="fielddoc">
<p>Divide Main clock by 16 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4ba739314ab4a798f75c254214f9c64f23b"></a>SYSTEM_MAIN_CLOCK_DIV_32&#160;</td><td class="fielddoc">
<p>Divide Main clock by 32 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4bae988c4e7ef255b846e552da9c9b4e11b"></a>SYSTEM_MAIN_CLOCK_DIV_64&#160;</td><td class="fielddoc">
<p>Divide Main clock by 64 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4baec6efb1ec57e2967ff513074e145d110"></a>SYSTEM_MAIN_CLOCK_DIV_128&#160;</td><td class="fielddoc">
<p>Divide Main clock by 128 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga85535cab6a2b215cc17a124819b45afd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga85535cab6a2b215cc17a124819b45afd">system_osc16m_fsel</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency selection for the internal 16MHz system clock. </p>
<p>Available frequency selection for the internal 16MHz (nominal) system clock. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga85535cab6a2b215cc17a124819b45afda794cb731dbabb7df3e616156885ff08c"></a>SYSTEM_OSC16M_4M&#160;</td><td class="fielddoc">
<p>Frequency Selection 4MHz </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga85535cab6a2b215cc17a124819b45afdaad2774d5c218ac259a64a5cd5008e36b"></a>SYSTEM_OSC16M_8M&#160;</td><td class="fielddoc">
<p>Frequency Selection 8MHz </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga85535cab6a2b215cc17a124819b45afdabc18422626cce3cb501fffabdfa994b1"></a>SYSTEM_OSC16M_12M&#160;</td><td class="fielddoc">
<p>Frequency Selection 12MHz </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga85535cab6a2b215cc17a124819b45afda82b51f6f2710df9a0e6dd9e2a2a3a0bb"></a>SYSTEM_OSC16M_16M&#160;</td><td class="fielddoc">
<p>Frequency Selection 16MHz </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaf2f527fc5dd85dcf1c7091d6059d05cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf2f527fc5dd85dcf1c7091d6059d05cb">system_osc32k_startup</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available start-up times for the OSC32K. </p>
<p>Available internal 32KHz oscillator start-up times, as a number of internal OSC32K clock cycles. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba5d0159245ad2909eec4256416f6fdb39"></a>SYSTEM_OSC32K_STARTUP_3&#160;</td><td class="fielddoc">
<p>Wait three clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba8fe93dbb45d1663d550847b93097f7ec"></a>SYSTEM_OSC32K_STARTUP_4&#160;</td><td class="fielddoc">
<p>Wait four clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba0608b4ca71442d2e2c52338849793ac9"></a>SYSTEM_OSC32K_STARTUP_6&#160;</td><td class="fielddoc">
<p>Wait six clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cbaba3eac44eee0816a8e79776d0e9f4e07"></a>SYSTEM_OSC32K_STARTUP_10&#160;</td><td class="fielddoc">
<p>Wait ten clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba2a852a8d4f9f7b93396d256372233d7a"></a>SYSTEM_OSC32K_STARTUP_18&#160;</td><td class="fielddoc">
<p>Wait 18 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba780a6ed8f1bd9d66190eb9296c47c5f6"></a>SYSTEM_OSC32K_STARTUP_34&#160;</td><td class="fielddoc">
<p>Wait 34 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba1d9a2791a3e0f3a49bd969e192be0d2c"></a>SYSTEM_OSC32K_STARTUP_66&#160;</td><td class="fielddoc">
<p>Wait 66 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cbab47cb8c22788fa124a7fa91d469972fa"></a>SYSTEM_OSC32K_STARTUP_130&#160;</td><td class="fielddoc">
<p>Wait 130 clock cycles until the clock source is considered stable </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga6a5226fe65f283da094a3d1bd6c5692f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga6a5226fe65f283da094a3d1bd6c5692f">system_xosc32k_startup</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available start-up times for the XOSC32K. </p>
<p>Available external 32KHz oscillator start-up times, as a number of external clock cycles. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fafa1cf29c3c5c3f74d1a2ffdd7c3199e3"></a>SYSTEM_XOSC32K_STARTUP_2048&#160;</td><td class="fielddoc">
<p>Wait 2048 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fa6c5f69164630ba16faa100873bd73dc0"></a>SYSTEM_XOSC32K_STARTUP_4096&#160;</td><td class="fielddoc">
<p>Wait 4096 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fae9d3c139f5442c2ba949a8d04ee7d38e"></a>SYSTEM_XOSC32K_STARTUP_16384&#160;</td><td class="fielddoc">
<p>Wait 16384 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fa78dab161af7b89436e8efde14b12b087"></a>SYSTEM_XOSC32K_STARTUP_32768&#160;</td><td class="fielddoc">
<p>Wait 32768 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fa7205636a0c4b4d7bc1b1aad12aaf9a49"></a>SYSTEM_XOSC32K_STARTUP_65536&#160;</td><td class="fielddoc">
<p>Wait 65536 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fab44c3b77e6d8a8e49a1ed5b474eca9c2"></a>SYSTEM_XOSC32K_STARTUP_131072&#160;</td><td class="fielddoc">
<p>Wait 131072 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fadf76c161a74f4e6ade8776338290c420"></a>SYSTEM_XOSC32K_STARTUP_262144&#160;</td><td class="fielddoc">
<p>Wait 262144 clock cycles until the clock source is considered stable </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga93797ad2901b27dd84fa8b7edc9bb5c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga93797ad2901b27dd84fa8b7edc9bb5c5">system_xosc_startup</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available start-up times for the XOSC. </p>
<p>Available external oscillator start-up times, as a number of external clock cycles. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a227f4495c112940e43509578037632ee"></a>SYSTEM_XOSC_STARTUP_1&#160;</td><td class="fielddoc">
<p>Wait one clock cycle until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5adf5e2fc400d091e4cbee763fbde41555"></a>SYSTEM_XOSC_STARTUP_2&#160;</td><td class="fielddoc">
<p>Wait two clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a71f9f687b6dec03eb27dc81a3aa4ffff"></a>SYSTEM_XOSC_STARTUP_4&#160;</td><td class="fielddoc">
<p>Wait four clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a654a284191eaaea5bcef63b7208edff0"></a>SYSTEM_XOSC_STARTUP_8&#160;</td><td class="fielddoc">
<p>Wait eight clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5aed33da000f564d1d359c71837cee5432"></a>SYSTEM_XOSC_STARTUP_16&#160;</td><td class="fielddoc">
<p>Wait 16 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a3f7b3d4801503461d11a422e8cc6f7a0"></a>SYSTEM_XOSC_STARTUP_32&#160;</td><td class="fielddoc">
<p>Wait 32 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a6cc582d7547628f75e628a1051a9ffd2"></a>SYSTEM_XOSC_STARTUP_64&#160;</td><td class="fielddoc">
<p>Wait 64 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5ae82c389b69fa1ca5e394b5d56c63bea9"></a>SYSTEM_XOSC_STARTUP_128&#160;</td><td class="fielddoc">
<p>Wait 128 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a4d289f922705cd65e0a3868a183a9b46"></a>SYSTEM_XOSC_STARTUP_256&#160;</td><td class="fielddoc">
<p>Wait 256 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a051d6e2bc0f94985cdf93c695f3db631"></a>SYSTEM_XOSC_STARTUP_512&#160;</td><td class="fielddoc">
<p>Wait 512 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a23f21ffa4d8f2b857e4d127ea4d8663e"></a>SYSTEM_XOSC_STARTUP_1024&#160;</td><td class="fielddoc">
<p>Wait 1024 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a3d1162a14cc1864dc5ccd14217e25e3a"></a>SYSTEM_XOSC_STARTUP_2048&#160;</td><td class="fielddoc">
<p>Wait 2048 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a20a913fb63eacee74498d44d062ee88f"></a>SYSTEM_XOSC_STARTUP_4096&#160;</td><td class="fielddoc">
<p>Wait 4096 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a096b8260e41cfc4937dfaf418eb512c4"></a>SYSTEM_XOSC_STARTUP_8192&#160;</td><td class="fielddoc">
<p>Wait 8192 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5ad3cf17457e11c5fecd12172c75d67229"></a>SYSTEM_XOSC_STARTUP_16384&#160;</td><td class="fielddoc">
<p>Wait 16384 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a1eff23f1ee9c792ec44683af90206d50"></a>SYSTEM_XOSC_STARTUP_32768&#160;</td><td class="fielddoc">
<p>Wait 32768 clock cycles until the clock source is considered stable </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga128236c1939f726786521434d8488b37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_clock_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize clock system based on the configuration in <a class="el" href="conf__clocks_8h.html" title="SAM L21 Clock configuration. ">conf_clocks.h</a>. </p>
<p>This function will apply the settings in <a class="el" href="conf__clocks_8h.html" title="SAM L21 Clock configuration. ">conf_clocks.h</a> when run from the user application. All clock sources and GCLK generators are running when this function returns.</p>
<dl class="section note"><dt>Note</dt><dd>OSC16M is always enabled and if user selects other clocks for GCLK generators, the OSC16M default enable can be disabled after system_clock_init. Make sure the clock switches successfully before disabling OSC8M. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa15073d0d4bd347bf8855ac20fd1b93c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_clock_source_dfll_set_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structsystem__clock__source__dfll__config.html">system_clock_source_dfll_config</a> *const&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the DFLL clock source. </p>
<p>Configures the Digital Frequency Locked Loop clock source with the given configuration settings.</p>
<dl class="section note"><dt>Note</dt><dd>The DFLL will be running when this function returns, as the DFLL module needs to be enabled in order to perform the module configuration.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>DFLL configuration structure containing the new config </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gacea9ce7a68fc3b0b2a46f3a8c3d6d89b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a> system_clock_source_disable </td>
          <td>(</td>
          <td class="paramtype">const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a>&#160;</td>
          <td class="paramname"><em>clock_source</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables a clock source. </p>
<p>Disables a clock source that was previously enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clock_source</td><td>Clock source to disable</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">STATUS_OK</td><td>Clock source was disabled successfully </td></tr>
    <tr><td class="paramname">STATUS_ERR_INVALID_ARG</td><td>An invalid or unavailable clock source was given </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga9f77933df42fc50863b858b7d4201874"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_clock_source_dpll_set_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structsystem__clock__source__dpll__config.html">system_clock_source_dpll_config</a> *const&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the DPLL clock source. </p>
<p>Configures the Digital Phase-Locked Loop clock source with the given configuration settings.</p>
<dl class="section note"><dt>Note</dt><dd>The DPLL will be running when this function returns, as the DPLL module needs to be enabled in order to perform the module configuration.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>DPLL configuration structure containing the new config </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1894d901b7ed10e4c1e52a784c8962be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t system_clock_source_get_hz </td>
          <td>(</td>
          <td class="paramtype">const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a>&#160;</td>
          <td class="paramname"><em>clock_source</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve the frequency of a clock source. </p>
<p>Determines the current operating frequency of a given clock source.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clock_source</td><td>Clock source</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Frequency of the given clock source, in Hz. </dd></dl>

</div>
</div>
<a class="anchor" id="ga2f18617c9770bf1c3ab8fdac5081e65e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool system_clock_source_is_ready </td>
          <td>(</td>
          <td class="paramtype">const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a>&#160;</td>
          <td class="paramname"><em>clock_source</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if a clock source is ready. </p>
<p>Checks if a given clock source is ready to be used.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clock_source</td><td>Clock source to check if ready</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Ready state of the given clock source.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Clock source is enabled and ready </td></tr>
    <tr><td class="paramname">false</td><td>Clock source is disabled or not yet ready </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga15179882c18d7e09753939c4d1d136cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_clock_source_osc16m_set_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structsystem__clock__source__osc16m__config.html">system_clock_source_osc16m_config</a> *const&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the internal OSC16M oscillator clock source. </p>
<p>Configures the 16MHz (nominal) internal RC oscillator with the given configuration settings.</p>
<dl class="section note"><dt>Note</dt><dd>Frequency selection can be done only when OSC16M is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>OSC16M configuration structure containing the new config </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga9c110273354846e5a6cf877d6180296f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_clock_source_osc32k_set_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structsystem__clock__source__osc32k__config.html">system_clock_source_osc32k_config</a> *const&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the internal OSC32K oscillator clock source. </p>
<p>Configures the 32KHz (nominal) internal RC oscillator with the given configuration settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>OSC32K configuration structure containing the new config </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab4e78c66dccd26a38cbf1e32af9da6d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_clock_source_osculp32k_set_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structsystem__clock__source__osculp32k__config.html">system_clock_source_osculp32k_config</a> *const&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the internal OSCULP32K oscillator clock source. </p>
<p>Configures the Ultra Low Power 32KHz internal RC oscillator with the given configuration settings.</p>
<dl class="section note"><dt>Note</dt><dd>The OSCULP32K is enabled by default after a Power On Reset (POR) and will always run except during POR.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>OSCULP32K configuration structure containing the new config </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga076bff009d78de95a0b2c9672f62b224"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_clock_source_xosc32k_set_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structsystem__clock__source__xosc32k__config.html">system_clock_source_xosc32k_config</a> *const&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the XOSC32K external 32KHz oscillator clock source. </p>
<p>Configures the external 32KHz oscillator clock source with the given configuration settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>XOSC32K configuration structure containing the new config </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gacd16e7e13de08d55c028620d845a5cb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_clock_source_xosc_set_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structsystem__clock__source__xosc__config.html">system_clock_source_xosc_config</a> *const&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the external oscillator clock source. </p>
<p>Configures the external oscillator clock source with the given configuration settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>External oscillator configuration structure containing the new config </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaa1b945c9deba13fe8640563de4e11a53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_gclk_chan_disable </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables a Generic Clock that was previously enabled. </p>
<p>Stops the clock generation of a Generic Clock that was previously started via a call to <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga53e46ab144632c877a635ab70a7b51e1">system_gclk_chan_enable()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Generic Clock channel to disable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga53e46ab144632c877a635ab70a7b51e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_gclk_chan_enable </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables a Generic Clock that was previously configured. </p>
<p>Starts the clock generation of a Generic Clock that was previously configured via a call to <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga0dfbe40e700101f619ddc5b4eb83d78b">system_gclk_chan_set_config()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Generic Clock channel to enable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6683b93425b58d6c94b850419dd4c860"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t system_gclk_chan_get_hz </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieves the clock frequency of a Generic Clock channel. </p>
<p>Determines the clock frequency (in Hz) of a specified Generic Clock channel, used as a source to a device peripheral module.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Generic Clock Channel index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The frequency of the generic clock channel, in Hz. </dd></dl>

</div>
</div>
<a class="anchor" id="ga2467f733c23f6ad18e58a4f60deae0bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool system_gclk_chan_is_enabled </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determins if the specified Generic Clock channel is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Generic Clock Channel index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The enabled status. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The Generic Clock channel is enabled </td></tr>
    <tr><td class="paramname">false</td><td>The Generic Clock channel is disabled </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga343a0b14dce2d7f2724382292ac1d8ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool system_gclk_chan_is_locked </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determins if the specified Generic Clock channel is locked. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Generic Clock Channel index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The lock status. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The Generic Clock channel is locked </td></tr>
    <tr><td class="paramname">false</td><td>The Generic Clock channel is not locked </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga59856030d55e3e50091116ffe930a356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_gclk_chan_lock </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Locks a Generic Clock channel from further configuration writes. </p>
<p>Locks a generic clock channel from further configuration writes. It is only possible to unlock the channel configuration through a power on reset.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Generic Clock channel to enable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga0dfbe40e700101f619ddc5b4eb83d78b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_gclk_chan_set_config </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structsystem__gclk__chan__config.html">system_gclk_chan_config</a> *const&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes a Generic Clock configuration to the hardware module. </p>
<p>Writes out a given configuration of a Generic Clock configuration to the hardware module. If the clock is currently running, it will be stopped.</p>
<dl class="section note"><dt>Note</dt><dd>Once called the clock will not be running; to start the clock, call <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga53e46ab144632c877a635ab70a7b51e1">system_gclk_chan_enable()</a> after configuring a clock channel.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Generic Clock channel to configure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Configuration settings for the clock </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga98a280a22a780c05e87c676f8c651dc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_gclk_gen_disable </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>generator</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables a Generic Clock Generator that was previously enabled. </p>
<p>Stops the clock generation of a Generic Clock Generator that was previously started via a call to <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga2bad007fcf1f649a3919dcc72dccea8b">system_gclk_gen_enable()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">generator</td><td>Generic Clock Generator index to disable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2bad007fcf1f649a3919dcc72dccea8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_gclk_gen_enable </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>generator</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables a Generic Clock Generator that was previously configured. </p>
<p>Starts the clock generation of a Generic Clock Generator that was previously configured via a call to <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gacfd3360ccc8abb013f66b11ff44a5d0d">system_gclk_gen_set_config()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">generator</td><td>Generic Clock Generator index to enable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf5cd7b482ee14413084669c32eef84cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t system_gclk_gen_get_hz </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>generator</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieves the clock frequency of a Generic Clock generator. </p>
<p>Determines the clock frequency (in Hz) of a specified Generic Clock generator, used as a source to a Generic Clock Channel module.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">generator</td><td>Generic Clock Generator index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The frequency of the generic clock generator, in Hz. </dd></dl>

</div>
</div>
<a class="anchor" id="ga113af9a430f74e082401383109e4eefd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool system_gclk_gen_is_enabled </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>generator</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determins if the specified Generic Clock Generator is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">generator</td><td>Generic Clock Generator index to check</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The enabled status. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The Generic Clock Generator is enabled </td></tr>
    <tr><td class="paramname">false</td><td>The Generic Clock Generator is disabled </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gacfd3360ccc8abb013f66b11ff44a5d0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_gclk_gen_set_config </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>generator</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structsystem__gclk__gen__config.html">system_gclk_gen_config</a> *const&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes a Generic Clock Generator configuration to the hardware module. </p>
<p>Writes out a given configuration of a Generic Clock Generator configuration to the hardware module.</p>
<dl class="section note"><dt>Note</dt><dd>Changing the clock source on the fly (on a running generator) can take additional time if the clock source is configured to only run on-demand (ONDEMAND bit is set) and it is not currently running (no peripheral is requesting the clock source). In this case the GCLK will request the new clock while still keeping a request to the old clock source until the new clock source is ready.</dd>
<dd>
This function will not start a generator that is not already running; to start the generator, call <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga2bad007fcf1f649a3919dcc72dccea8b">system_gclk_gen_enable()</a> after configuring a generator.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">generator</td><td>Generic Clock Generator index to configure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Configuration settings for the generator </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2e73072514e6300d60f18039ca47bf09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void system_gclk_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the GCLK driver. </p>
<p>Initializes the Generic Clock module, disabling and resetting all active Generic Clock Generators and Channels to their power-on default values. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 7 2017 00:22:44 for L21_AES by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.8
</small></address>
</body>
</html>
