// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cos_lut_ap_fixed_11_6_5_3_0_s.h"
#include "sin_lut_ap_fixed_11_6_5_3_0_s.h"
#include "myproject_mul_mul_6s_11s_16_1_1.h"
#include "myproject_mac_muladd_9ns_11s_16ns_16_1_1.h"
#include "myproject_mac_muladd_6ns_11s_16s_16_1_1.h"
#include "myproject_mac_mulsub_13s_13s_16ns_16_1_1.h"
#include "myproject_mac_muladd_8ns_11s_11ns_16_1_1.h"
#include "myproject_mac_muladd_8ns_11s_14ns_18_1_1.h"
#include "myproject_mac_muladd_8ns_11s_9ns_16_1_1.h"
#include "myproject_mac_muladd_18s_11s_21ns_21_1_1.h"
#include "myproject_mul_mul_11s_11s_22_1_1.h"
#include "myproject_mul_mul_13s_13s_26_1_1.h"
#include "myproject_mac_mul_sub_12s_7s_12s_18_1_1.h"
#include "myproject_mac_mulsub_11s_11s_16s_21_1_1.h"
#include "myproject_mac_muladd_11s_7s_16s_18_1_1.h"
#include "myproject_mac_muladd_6s_16s_21s_22_1_1.h"
#include "myproject_am_addmul_13s_14s_18s_36_1_1.h"
#include "myproject_mac_mulsub_18s_22s_31ns_31_1_1.h"
#include "myproject_mul_mul_22s_14s_38_1_1.h"
#include "myproject_mul_mul_16s_14s_30_1_1.h"
#include "myproject_mac_muladd_13s_7s_20s_21_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<176> > x_V;
    sc_out< sc_lv<11> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<11> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<11> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<11> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<11> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cos_lut_ap_fixed_11_6_5_3_0_s* grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231;
    cos_lut_ap_fixed_11_6_5_3_0_s* grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240;
    cos_lut_ap_fixed_11_6_5_3_0_s* grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249;
    cos_lut_ap_fixed_11_6_5_3_0_s* grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258;
    cos_lut_ap_fixed_11_6_5_3_0_s* grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267;
    cos_lut_ap_fixed_11_6_5_3_0_s* grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276;
    cos_lut_ap_fixed_11_6_5_3_0_s* grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285;
    cos_lut_ap_fixed_11_6_5_3_0_s* grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294;
    cos_lut_ap_fixed_11_6_5_3_0_s* grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303;
    sin_lut_ap_fixed_11_6_5_3_0_s* grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312;
    sin_lut_ap_fixed_11_6_5_3_0_s* grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321;
    sin_lut_ap_fixed_11_6_5_3_0_s* grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330;
    sin_lut_ap_fixed_11_6_5_3_0_s* grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339;
    sin_lut_ap_fixed_11_6_5_3_0_s* grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348;
    sin_lut_ap_fixed_11_6_5_3_0_s* grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357;
    sin_lut_ap_fixed_11_6_5_3_0_s* grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366;
    sin_lut_ap_fixed_11_6_5_3_0_s* grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375;
    sin_lut_ap_fixed_11_6_5_3_0_s* grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384;
    sin_lut_ap_fixed_11_6_5_3_0_s* grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393;
    myproject_mul_mul_6s_11s_16_1_1<1,1,6,11,16>* myproject_mul_mul_6s_11s_16_1_1_U17;
    myproject_mac_muladd_9ns_11s_16ns_16_1_1<1,1,9,11,16,16>* myproject_mac_muladd_9ns_11s_16ns_16_1_1_U18;
    myproject_mac_muladd_6ns_11s_16s_16_1_1<1,1,6,11,16,16>* myproject_mac_muladd_6ns_11s_16s_16_1_1_U19;
    myproject_mac_mulsub_13s_13s_16ns_16_1_1<1,1,13,13,16,16>* myproject_mac_mulsub_13s_13s_16ns_16_1_1_U20;
    myproject_mac_muladd_8ns_11s_11ns_16_1_1<1,1,8,11,11,16>* myproject_mac_muladd_8ns_11s_11ns_16_1_1_U21;
    myproject_mac_muladd_8ns_11s_14ns_18_1_1<1,1,8,11,14,18>* myproject_mac_muladd_8ns_11s_14ns_18_1_1_U22;
    myproject_mac_muladd_8ns_11s_9ns_16_1_1<1,1,8,11,9,16>* myproject_mac_muladd_8ns_11s_9ns_16_1_1_U23;
    myproject_mac_muladd_18s_11s_21ns_21_1_1<1,1,18,11,21,21>* myproject_mac_muladd_18s_11s_21ns_21_1_1_U24;
    myproject_mul_mul_11s_11s_22_1_1<1,1,11,11,22>* myproject_mul_mul_11s_11s_22_1_1_U25;
    myproject_mul_mul_13s_13s_26_1_1<1,1,13,13,26>* myproject_mul_mul_13s_13s_26_1_1_U26;
    myproject_mul_mul_6s_11s_16_1_1<1,1,6,11,16>* myproject_mul_mul_6s_11s_16_1_1_U27;
    myproject_mac_mul_sub_12s_7s_12s_18_1_1<1,1,12,7,12,18>* myproject_mac_mul_sub_12s_7s_12s_18_1_1_U28;
    myproject_mac_mulsub_11s_11s_16s_21_1_1<1,1,11,11,16,21>* myproject_mac_mulsub_11s_11s_16s_21_1_1_U29;
    myproject_mul_mul_11s_11s_22_1_1<1,1,11,11,22>* myproject_mul_mul_11s_11s_22_1_1_U30;
    myproject_mac_muladd_11s_7s_16s_18_1_1<1,1,11,7,16,18>* myproject_mac_muladd_11s_7s_16s_18_1_1_U31;
    myproject_mac_muladd_6s_16s_21s_22_1_1<1,1,6,16,21,22>* myproject_mac_muladd_6s_16s_21s_22_1_1_U32;
    myproject_am_addmul_13s_14s_18s_36_1_1<1,1,13,14,18,36>* myproject_am_addmul_13s_14s_18s_36_1_1_U33;
    myproject_mac_mulsub_18s_22s_31ns_31_1_1<1,1,18,22,31,31>* myproject_mac_mulsub_18s_22s_31ns_31_1_1_U34;
    myproject_mul_mul_22s_14s_38_1_1<1,1,22,14,38>* myproject_mul_mul_22s_14s_38_1_1_U35;
    myproject_mul_mul_16s_14s_30_1_1<1,1,16,14,30>* myproject_mul_mul_16s_14s_30_1_1_U36;
    myproject_mac_muladd_13s_7s_20s_21_1_1<1,1,13,7,20,21>* myproject_mac_muladd_13s_7s_20s_21_1_1_U37;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<176> > x_V_preg;
    sc_signal< sc_lv<176> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<11> > p_Val2_10_fu_402_p4;
    sc_signal< sc_lv<11> > p_Val2_10_reg_1502;
    sc_signal< sc_lv<11> > p_Val2_10_reg_1502_pp0_iter1_reg;
    sc_signal< sc_lv<11> > p_Val2_10_reg_1502_pp0_iter2_reg;
    sc_signal< sc_lv<11> > p_Val2_10_reg_1502_pp0_iter3_reg;
    sc_signal< sc_lv<11> > p_Val2_1_fu_416_p4;
    sc_signal< sc_lv<11> > p_Val2_1_reg_1513;
    sc_signal< sc_lv<11> > p_Val2_1_reg_1513_pp0_iter1_reg;
    sc_signal< sc_lv<11> > p_Val2_1_reg_1513_pp0_iter2_reg;
    sc_signal< sc_lv<11> > p_Val2_1_reg_1513_pp0_iter3_reg;
    sc_signal< sc_lv<11> > p_Val2_2_fu_426_p4;
    sc_signal< sc_lv<11> > p_Val2_2_reg_1522;
    sc_signal< sc_lv<11> > p_Val2_2_reg_1522_pp0_iter1_reg;
    sc_signal< sc_lv<11> > p_Val2_2_reg_1522_pp0_iter2_reg;
    sc_signal< sc_lv<11> > p_Val2_2_reg_1522_pp0_iter3_reg;
    sc_signal< sc_lv<11> > p_Val2_3_fu_436_p4;
    sc_signal< sc_lv<11> > p_Val2_3_reg_1534;
    sc_signal< sc_lv<11> > p_Val2_3_reg_1534_pp0_iter1_reg;
    sc_signal< sc_lv<11> > p_Val2_3_reg_1534_pp0_iter2_reg;
    sc_signal< sc_lv<11> > p_Val2_3_reg_1534_pp0_iter3_reg;
    sc_signal< sc_lv<16> > sext_ln728_fu_447_p1;
    sc_signal< sc_lv<16> > sext_ln728_reg_1544;
    sc_signal< sc_lv<16> > sext_ln728_reg_1544_pp0_iter1_reg;
    sc_signal< sc_lv<16> > sext_ln728_reg_1544_pp0_iter2_reg;
    sc_signal< sc_lv<16> > mul_ln1192_1_fu_1342_p2;
    sc_signal< sc_lv<16> > mul_ln1192_1_reg_1549;
    sc_signal< sc_lv<11> > p_Val2_7_fu_470_p4;
    sc_signal< sc_lv<11> > p_Val2_7_reg_1554;
    sc_signal< sc_lv<11> > p_Val2_7_reg_1554_pp0_iter1_reg;
    sc_signal< sc_lv<11> > p_Val2_7_reg_1554_pp0_iter2_reg;
    sc_signal< sc_lv<11> > trunc_ln708_9_reg_1567;
    sc_signal< sc_lv<11> > trunc_ln_reg_1572;
    sc_signal< sc_lv<16> > sext_ln1118_10_fu_526_p1;
    sc_signal< sc_lv<16> > sext_ln1118_10_reg_1577;
    sc_signal< sc_lv<16> > sext_ln1118_10_reg_1577_pp0_iter2_reg;
    sc_signal< sc_lv<12> > lhs_V_2_fu_558_p1;
    sc_signal< sc_lv<12> > lhs_V_2_reg_1582;
    sc_signal< sc_lv<12> > lhs_V_2_reg_1582_pp0_iter2_reg;
    sc_signal< sc_lv<11> > trunc_ln708_4_reg_1587;
    sc_signal< sc_lv<11> > trunc_ln708_6_reg_1592;
    sc_signal< sc_lv<18> > grp_fu_1383_p3;
    sc_signal< sc_lv<18> > ret_V_20_reg_1597;
    sc_signal< sc_lv<11> > trunc_ln708_s_reg_1602;
    sc_signal< sc_lv<11> > trunc_ln708_7_reg_1607;
    sc_signal< sc_lv<12> > r_V_30_fu_659_p3;
    sc_signal< sc_lv<12> > r_V_30_reg_1612;
    sc_signal< sc_lv<7> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_return;
    sc_signal< sc_lv<7> > p_Val2_s_reg_1617;
    sc_signal< sc_lv<7> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_return;
    sc_signal< sc_lv<7> > p_4_reg_1622;
    sc_signal< sc_lv<7> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_return;
    sc_signal< sc_lv<7> > p_Val2_5_reg_1627;
    sc_signal< sc_lv<7> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_return;
    sc_signal< sc_lv<7> > p_3_reg_1632;
    sc_signal< sc_lv<7> > p_3_reg_1632_pp0_iter4_reg;
    sc_signal< sc_lv<7> > p_3_reg_1632_pp0_iter5_reg;
    sc_signal< sc_lv<7> > p_3_reg_1632_pp0_iter6_reg;
    sc_signal< sc_lv<7> > p_3_reg_1632_pp0_iter7_reg;
    sc_signal< sc_lv<22> > r_V_13_fu_1409_p2;
    sc_signal< sc_lv<22> > r_V_13_reg_1638;
    sc_signal< sc_lv<26> > r_V_15_fu_1415_p2;
    sc_signal< sc_lv<26> > r_V_15_reg_1643;
    sc_signal< sc_lv<16> > mul_ln728_fu_1421_p2;
    sc_signal< sc_lv<16> > mul_ln728_reg_1648;
    sc_signal< sc_lv<8> > ret_V_16_fu_705_p2;
    sc_signal< sc_lv<8> > ret_V_16_reg_1653;
    sc_signal< sc_lv<15> > ret_V_28_fu_818_p2;
    sc_signal< sc_lv<15> > ret_V_28_reg_1658;
    sc_signal< sc_lv<15> > ret_V_28_reg_1658_pp0_iter5_reg;
    sc_signal< sc_lv<13> > add_ln1192_fu_843_p2;
    sc_signal< sc_lv<13> > add_ln1192_reg_1663;
    sc_signal< sc_lv<18> > grp_fu_1426_p3;
    sc_signal< sc_lv<18> > ret_V_6_reg_1668;
    sc_signal< sc_lv<7> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_return;
    sc_signal< sc_lv<7> > p_Val2_6_reg_1673;
    sc_signal< sc_lv<7> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_return;
    sc_signal< sc_lv<7> > p_Val2_4_reg_1678;
    sc_signal< sc_lv<22> > r_V_10_fu_1442_p2;
    sc_signal< sc_lv<22> > r_V_10_reg_1683;
    sc_signal< sc_lv<18> > grp_fu_1448_p3;
    sc_signal< sc_lv<18> > ret_V_9_reg_1688;
    sc_signal< sc_lv<21> > grp_fu_1434_p3;
    sc_signal< sc_lv<21> > sub_ln700_2_reg_1693;
    sc_signal< sc_lv<41> > mul_ln700_2_fu_924_p2;
    sc_signal< sc_lv<41> > mul_ln700_2_reg_1698;
    sc_signal< sc_lv<14> > r_V_16_fu_930_p2;
    sc_signal< sc_lv<14> > r_V_16_reg_1703;
    sc_signal< sc_lv<22> > grp_fu_1456_p3;
    sc_signal< sc_lv<22> > ret_V_38_reg_1708;
    sc_signal< sc_lv<8> > ret_V_23_fu_964_p2;
    sc_signal< sc_lv<8> > ret_V_23_reg_1713;
    sc_signal< sc_lv<7> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_return;
    sc_signal< sc_lv<7> > p_7_reg_1718;
    sc_signal< sc_lv<13> > add_ln1192_1_fu_987_p2;
    sc_signal< sc_lv<13> > add_ln1192_1_reg_1723;
    sc_signal< sc_lv<7> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_return;
    sc_signal< sc_lv<7> > p_1_reg_1728;
    sc_signal< sc_lv<7> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_return;
    sc_signal< sc_lv<7> > p_2_reg_1733;
    sc_signal< sc_lv<36> > grp_fu_1464_p3;
    sc_signal< sc_lv<36> > mul_ln1192_2_reg_1738;
    sc_signal< sc_lv<7> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_return;
    sc_signal< sc_lv<7> > p_8_reg_1743;
    sc_signal< sc_lv<11> > trunc_ln708_5_reg_1748;
    sc_signal< sc_lv<11> > trunc_ln708_5_reg_1748_pp0_iter6_reg;
    sc_signal< sc_lv<11> > trunc_ln708_5_reg_1748_pp0_iter7_reg;
    sc_signal< sc_lv<11> > trunc_ln708_5_reg_1748_pp0_iter8_reg;
    sc_signal< sc_lv<38> > r_V_18_fu_1481_p2;
    sc_signal< sc_lv<38> > r_V_18_reg_1753;
    sc_signal< sc_lv<7> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_return;
    sc_signal< sc_lv<7> > p_5_reg_1758;
    sc_signal< sc_lv<30> > r_V_23_fu_1487_p2;
    sc_signal< sc_lv<30> > r_V_23_reg_1763;
    sc_signal< sc_lv<7> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_return;
    sc_signal< sc_lv<7> > p_10_reg_1768;
    sc_signal< sc_lv<11> > trunc_ln708_1_reg_1773;
    sc_signal< sc_lv<11> > trunc_ln708_1_reg_1773_pp0_iter7_reg;
    sc_signal< sc_lv<11> > trunc_ln708_1_reg_1773_pp0_iter8_reg;
    sc_signal< sc_lv<41> > mul_ln1192_3_fu_1190_p2;
    sc_signal< sc_lv<41> > mul_ln1192_3_reg_1778;
    sc_signal< sc_lv<7> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_return;
    sc_signal< sc_lv<7> > p_9_reg_1783;
    sc_signal< sc_lv<51> > mul_ln1192_7_fu_1212_p2;
    sc_signal< sc_lv<51> > mul_ln1192_7_reg_1788;
    sc_signal< sc_lv<14> > r_V_20_fu_1222_p2;
    sc_signal< sc_lv<14> > r_V_20_reg_1793;
    sc_signal< sc_lv<44> > mul_ln1192_10_fu_1244_p2;
    sc_signal< sc_lv<44> > mul_ln1192_10_reg_1798;
    sc_signal< sc_lv<14> > r_V_27_fu_1254_p2;
    sc_signal< sc_lv<14> > r_V_27_reg_1803;
    sc_signal< sc_lv<41> > mul_ln1192_4_fu_1263_p2;
    sc_signal< sc_lv<41> > mul_ln1192_4_reg_1808;
    sc_signal< sc_lv<51> > mul_ln1192_8_fu_1271_p2;
    sc_signal< sc_lv<51> > mul_ln1192_8_reg_1813;
    sc_signal< sc_lv<46> > mul_ln1192_11_fu_1282_p2;
    sc_signal< sc_lv<46> > mul_ln1192_11_reg_1818;
    sc_signal< sc_lv<41> > mul_ln1192_5_fu_1291_p2;
    sc_signal< sc_lv<41> > mul_ln1192_5_reg_1823;
    sc_signal< sc_lv<11> > trunc_ln708_8_reg_1828;
    sc_signal< sc_lv<11> > trunc_ln708_11_reg_1833;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce;
    sc_signal< sc_lv<11> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call72;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call72;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call72;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call72;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call72;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call72;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call72;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call72;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call72;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call72;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp20;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce;
    sc_signal< sc_lv<11> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call77;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call77;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call77;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call77;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call77;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call77;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call77;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call77;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call77;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call77;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp22;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce;
    sc_signal< sc_lv<11> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call114;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call114;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call114;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call114;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call114;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call114;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call114;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call114;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call114;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call114;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp26;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call96;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call96;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call96;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call96;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call96;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call96;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call96;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call96;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call96;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call96;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp49;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce;
    sc_signal< sc_lv<11> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_input_V;
    sc_signal< sc_lv<7> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call38;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call38;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call38;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call38;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call38;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call38;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call38;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call38;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call38;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call38;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp74;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call187;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call187;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call187;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call187;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call187;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call187;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call187;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call187;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call187;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call187;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp88;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call226;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call226;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call226;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call226;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call226;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call226;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call226;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call226;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call226;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call226;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp96;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce;
    sc_signal< sc_lv<7> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call201;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call201;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call201;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call201;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call201;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call201;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call201;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call201;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call201;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call201;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp126;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce;
    sc_signal< sc_lv<11> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_input_V;
    sc_signal< sc_lv<7> > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call242;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call242;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call242;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call242;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call242;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call242;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call242;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call242;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call242;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp138;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce;
    sc_signal< sc_lv<11> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call82;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call82;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call82;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call82;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call82;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call82;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call82;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call82;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call82;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call82;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp24;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce;
    sc_signal< sc_lv<11> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_input_V;
    sc_signal< sc_lv<7> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call169;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call169;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call169;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call169;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call169;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call169;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call169;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call169;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call169;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call169;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp27;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce;
    sc_signal< sc_lv<7> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call32;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call32;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call32;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call32;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call32;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call32;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call32;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call32;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call32;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call32;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp33;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce;
    sc_signal< sc_lv<11> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call92;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call92;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call92;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call92;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call92;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call92;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call92;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call92;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call92;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call92;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp48;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call217;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call217;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call217;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call217;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call217;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call217;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call217;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call217;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call217;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call217;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp68;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call51;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call51;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call51;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call51;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call51;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call51;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call51;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call51;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call51;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call51;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp75;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce;
    sc_signal< sc_lv<11> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call61;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call61;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call61;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call61;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call61;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call61;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call61;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call61;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call61;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call61;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp78;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call107;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call107;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call107;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call107;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call107;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call107;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call107;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call107;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call107;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call107;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp84;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce;
    sc_signal< sc_lv<7> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call162;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call162;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call162;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call162;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call162;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call162;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call162;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call162;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call162;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call162;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp86;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce;
    sc_signal< sc_lv<11> > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call111;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call111;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call111;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call111;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call111;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call111;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call111;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call111;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call111;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call111;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp110;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > grp_fu_1348_p3;
    sc_signal< sc_lv<16> > grp_fu_1357_p3;
    sc_signal< sc_lv<16> > ret_V_30_fu_504_p2;
    sc_signal< sc_lv<15> > shl_ln1118_5_fu_519_p3;
    sc_signal< sc_lv<13> > shl_ln1118_6_fu_530_p3;
    sc_signal< sc_lv<16> > sext_ln1118_11_fu_537_p1;
    sc_signal< sc_lv<16> > r_V_33_fu_541_p2;
    sc_signal< sc_lv<12> > rhs_V_3_fu_561_p1;
    sc_signal< sc_lv<12> > ret_V_35_fu_564_p2;
    sc_signal< sc_lv<13> > lhs_V_4_fu_570_p1;
    sc_signal< sc_lv<13> > ret_V_13_fu_574_p2;
    sc_signal< sc_lv<16> > grp_fu_1365_p3;
    sc_signal< sc_lv<16> > grp_fu_1374_p3;
    sc_signal< sc_lv<16> > grp_fu_1391_p3;
    sc_signal< sc_lv<11> > sub_ln703_fu_626_p2;
    sc_signal< sc_lv<21> > grp_fu_1400_p3;
    sc_signal< sc_lv<12> > rhs_V_2_fu_679_p1;
    sc_signal< sc_lv<12> > ret_V_34_fu_682_p2;
    sc_signal< sc_lv<13> > lhs_V_3_fu_687_p1;
    sc_signal< sc_lv<13> > ret_V_11_fu_691_p2;
    sc_signal< sc_lv<8> > sext_ln703_10_fu_701_p1;
    sc_signal< sc_lv<16> > sext_ln1118_6_fu_666_p1;
    sc_signal< sc_lv<15> > shl_ln1118_7_fu_716_p3;
    sc_signal< sc_lv<12> > shl_ln1118_8_fu_727_p3;
    sc_signal< sc_lv<16> > sext_ln1118_20_fu_723_p1;
    sc_signal< sc_lv<16> > sext_ln1118_21_fu_734_p1;
    sc_signal< sc_lv<16> > r_V_37_fu_711_p2;
    sc_signal< sc_lv<16> > r_V_38_fu_738_p2;
    sc_signal< sc_lv<16> > add_ln1192_21_fu_744_p2;
    sc_signal< sc_lv<16> > ret_V_44_fu_750_p2;
    sc_signal< sc_lv<13> > shl_ln_fu_770_p3;
    sc_signal< sc_lv<14> > sext_ln1118_1_fu_777_p1;
    sc_signal< sc_lv<14> > sext_ln1118_fu_767_p1;
    sc_signal< sc_lv<13> > shl_ln1118_1_fu_793_p3;
    sc_signal< sc_lv<14> > sext_ln1118_4_fu_800_p1;
    sc_signal< sc_lv<14> > sext_ln1118_3_fu_790_p1;
    sc_signal< sc_lv<14> > r_V_28_fu_781_p2;
    sc_signal< sc_lv<14> > r_V_29_fu_804_p2;
    sc_signal< sc_lv<15> > sext_ln703_1_fu_810_p1;
    sc_signal< sc_lv<15> > sext_ln703_2_fu_814_p1;
    sc_signal< sc_lv<7> > sext_ln1118_7_fu_827_p0;
    sc_signal< sc_lv<7> > tmp_4_fu_831_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_831_p3;
    sc_signal< sc_lv<13> > sext_ln1118_5_fu_824_p1;
    sc_signal< sc_lv<13> > sext_ln1118_8_fu_839_p1;
    sc_signal< sc_lv<12> > r_V_fu_852_p1;
    sc_signal< sc_lv<12> > r_V_32_fu_855_p2;
    sc_signal< sc_lv<12> > sext_ln703_4_fu_861_p1;
    sc_signal< sc_lv<12> > ret_V_32_fu_864_p2;
    sc_signal< sc_lv<12> > ret_V_fu_870_p2;
    sc_signal< sc_lv<12> > tmp_7_fu_883_p3;
    sc_signal< sc_lv<16> > rhs_V_7_fu_900_p3;
    sc_signal< sc_lv<26> > mul_ln700_2_fu_924_p0;
    sc_signal< sc_lv<22> > mul_ln700_2_fu_924_p1;
    sc_signal< sc_lv<7> > r_V_16_fu_930_p0;
    sc_signal< sc_lv<14> > sext_ln1118_7_fu_827_p1;
    sc_signal< sc_lv<7> > r_V_16_fu_930_p1;
    sc_signal< sc_lv<8> > r_V_17_fu_939_p0;
    sc_signal< sc_lv<16> > sext_ln1116_4_fu_936_p1;
    sc_signal< sc_lv<8> > r_V_17_fu_939_p1;
    sc_signal< sc_lv<16> > r_V_17_fu_939_p2;
    sc_signal< sc_lv<21> > lhs_V_6_fu_949_p3;
    sc_signal< sc_lv<7> > sext_ln703_11_fu_960_p0;
    sc_signal< sc_lv<8> > sext_ln703_11_fu_960_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_970_p3;
    sc_signal< sc_lv<13> > sext_ln1193_fu_978_p1;
    sc_signal< sc_lv<13> > ret_V_29_fu_982_p2;
    sc_signal< sc_lv<8> > sext_ln1253_fu_993_p1;
    sc_signal< sc_lv<7> > r_V_35_fu_1005_p0;
    sc_signal< sc_lv<14> > sext_ln1116_1_fu_1002_p1;
    sc_signal< sc_lv<7> > r_V_35_fu_1005_p1;
    sc_signal< sc_lv<14> > r_V_35_fu_1005_p2;
    sc_signal< sc_lv<8> > r_V_34_fu_996_p2;
    sc_signal< sc_lv<13> > tmp_fu_1015_p3;
    sc_signal< sc_lv<14> > mul_ln700_3_fu_1046_p1;
    sc_signal< sc_lv<31> > grp_fu_1472_p3;
    sc_signal< sc_lv<41> > shl_ln700_1_fu_1051_p3;
    sc_signal< sc_lv<41> > mul_ln700_3_fu_1046_p2;
    sc_signal< sc_lv<37> > tmp_s_fu_1064_p3;
    sc_signal< sc_lv<41> > rhs_V_4_fu_1072_p1;
    sc_signal< sc_lv<41> > sub_ln700_1_fu_1058_p2;
    sc_signal< sc_lv<41> > ret_V_37_fu_1076_p2;
    sc_signal< sc_lv<22> > ret_V_18_fu_1092_p2;
    sc_signal< sc_lv<8> > r_V_21_fu_1108_p0;
    sc_signal< sc_lv<16> > sext_ln1116_7_fu_1105_p1;
    sc_signal< sc_lv<8> > r_V_21_fu_1108_p1;
    sc_signal< sc_lv<7> > r_V_22_fu_1117_p0;
    sc_signal< sc_lv<14> > sext_ln1116_8_fu_1114_p1;
    sc_signal< sc_lv<7> > r_V_22_fu_1117_p1;
    sc_signal< sc_lv<16> > r_V_21_fu_1108_p2;
    sc_signal< sc_lv<14> > r_V_22_fu_1117_p2;
    sc_signal< sc_lv<20> > lhs_V_fu_1137_p3;
    sc_signal< sc_lv<7> > r_V_31_fu_1151_p0;
    sc_signal< sc_lv<14> > sext_ln1116_fu_1148_p1;
    sc_signal< sc_lv<7> > r_V_31_fu_1151_p1;
    sc_signal< sc_lv<14> > r_V_31_fu_1151_p2;
    sc_signal< sc_lv<19> > tmp_6_fu_1157_p3;
    sc_signal< sc_lv<21> > rhs_V_fu_1165_p1;
    sc_signal< sc_lv<21> > grp_fu_1493_p3;
    sc_signal< sc_lv<21> > ret_V_31_fu_1169_p2;
    sc_signal< sc_lv<33> > mul_ln1192_3_fu_1190_p0;
    sc_signal< sc_lv<7> > mul_ln1192_3_fu_1190_p1;
    sc_signal< sc_lv<7> > r_V_19_fu_1199_p0;
    sc_signal< sc_lv<14> > sext_ln1116_5_fu_1196_p1;
    sc_signal< sc_lv<7> > r_V_19_fu_1199_p1;
    sc_signal< sc_lv<14> > r_V_19_fu_1199_p2;
    sc_signal< sc_lv<36> > mul_ln1192_7_fu_1212_p0;
    sc_signal< sc_lv<14> > mul_ln1192_7_fu_1212_p1;
    sc_signal< sc_lv<7> > r_V_20_fu_1222_p0;
    sc_signal< sc_lv<14> > sext_ln1116_6_fu_1218_p1;
    sc_signal< sc_lv<7> > r_V_20_fu_1222_p1;
    sc_signal< sc_lv<7> > r_V_24_fu_1231_p0;
    sc_signal< sc_lv<14> > sext_ln1116_10_fu_1228_p1;
    sc_signal< sc_lv<7> > r_V_24_fu_1231_p1;
    sc_signal< sc_lv<14> > r_V_24_fu_1231_p2;
    sc_signal< sc_lv<30> > mul_ln1192_10_fu_1244_p0;
    sc_signal< sc_lv<14> > mul_ln1192_10_fu_1244_p1;
    sc_signal< sc_lv<7> > r_V_27_fu_1254_p0;
    sc_signal< sc_lv<14> > sext_ln1116_11_fu_1250_p1;
    sc_signal< sc_lv<7> > r_V_27_fu_1254_p1;
    sc_signal< sc_lv<40> > mul_ln1192_4_fu_1263_p0;
    sc_signal< sc_lv<7> > mul_ln1192_4_fu_1263_p1;
    sc_signal< sc_lv<50> > mul_ln1192_8_fu_1271_p0;
    sc_signal< sc_lv<14> > mul_ln1192_8_fu_1271_p1;
    sc_signal< sc_lv<44> > mul_ln1192_11_fu_1282_p0;
    sc_signal< sc_lv<14> > mul_ln1192_11_fu_1282_p1;
    sc_signal< sc_lv<7> > mul_ln1192_5_fu_1291_p1;
    sc_signal< sc_lv<51> > ret_V_41_fu_1296_p2;
    sc_signal< sc_lv<46> > ret_V_45_fu_1311_p2;
    sc_signal< sc_lv<41> > ret_V_33_fu_1326_p2;
    sc_signal< sc_lv<6> > mul_ln1192_1_fu_1342_p0;
    sc_signal< sc_lv<9> > grp_fu_1348_p0;
    sc_signal< sc_lv<16> > grp_fu_1348_p2;
    sc_signal< sc_lv<6> > grp_fu_1357_p0;
    sc_signal< sc_lv<13> > grp_fu_1365_p0;
    sc_signal< sc_lv<16> > sext_ln1118_16_fu_580_p1;
    sc_signal< sc_lv<13> > grp_fu_1365_p1;
    sc_signal< sc_lv<16> > grp_fu_1365_p2;
    sc_signal< sc_lv<8> > grp_fu_1374_p0;
    sc_signal< sc_lv<11> > grp_fu_1374_p1;
    sc_signal< sc_lv<16> > sext_ln1118_18_fu_600_p1;
    sc_signal< sc_lv<11> > grp_fu_1374_p2;
    sc_signal< sc_lv<8> > grp_fu_1383_p0;
    sc_signal< sc_lv<14> > grp_fu_1383_p2;
    sc_signal< sc_lv<8> > grp_fu_1391_p0;
    sc_signal< sc_lv<11> > grp_fu_1391_p1;
    sc_signal< sc_lv<9> > grp_fu_1391_p2;
    sc_signal< sc_lv<21> > grp_fu_1400_p2;
    sc_signal< sc_lv<11> > r_V_13_fu_1409_p0;
    sc_signal< sc_lv<22> > r_V_12_fu_676_p1;
    sc_signal< sc_lv<11> > r_V_13_fu_1409_p1;
    sc_signal< sc_lv<13> > r_V_15_fu_1415_p0;
    sc_signal< sc_lv<26> > r_V_14_fu_697_p1;
    sc_signal< sc_lv<13> > r_V_15_fu_1415_p1;
    sc_signal< sc_lv<6> > mul_ln728_fu_1421_p0;
    sc_signal< sc_lv<11> > mul_ln728_fu_1421_p1;
    sc_signal< sc_lv<11> > r_V_10_fu_1442_p0;
    sc_signal< sc_lv<22> > r_V_9_fu_849_p1;
    sc_signal< sc_lv<11> > r_V_10_fu_1442_p1;
    sc_signal< sc_lv<6> > grp_fu_1456_p0;
    sc_signal< sc_lv<31> > grp_fu_1472_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to8;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<176> ap_const_lv176_lc_1;
    static const sc_lv<32> ap_const_lv32_9A;
    static const sc_lv<32> ap_const_lv32_A4;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_A5;
    static const sc_lv<32> ap_const_lv32_AF;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<11> ap_const_lv11_7F3;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_320;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<13> ap_const_lv13_16;
    static const sc_lv<11> ap_const_lv11_9;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<11> ap_const_lv11_7FE;
    static const sc_lv<13> ap_const_lv13_11;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<16> ap_const_lv16_180;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_67;
    static const sc_lv<8> ap_const_lv8_F;
    static const sc_lv<13> ap_const_lv13_1B20;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<22> ap_const_lv22_D400;
    static const sc_lv<51> ap_const_lv51_7E10000000000;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<46> ap_const_lv46_3F0000000000;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<41> ap_const_lv41_1F900000000;
    static const sc_lv<16> ap_const_lv16_FFEA;
    static const sc_lv<16> ap_const_lv16_9C;
    static const sc_lv<16> ap_const_lv16_16;
    static const sc_lv<16> ap_const_lv16_4B;
    static const sc_lv<16> ap_const_lv16_360;
    static const sc_lv<18> ap_const_lv18_4B;
    static const sc_lv<18> ap_const_lv18_11A0;
    static const sc_lv<16> ap_const_lv16_5B;
    static const sc_lv<16> ap_const_lv16_A0;
    static const sc_lv<16> ap_const_lv16_FFEB;
    static const sc_lv<22> ap_const_lv22_3FFFEB;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_1_fu_987_p2();
    void thread_add_ln1192_21_fu_744_p2();
    void thread_add_ln1192_fu_843_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp110();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp126();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp138();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp20();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp22();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp24();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp26();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp27();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp33();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp48();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp49();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp68();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp74();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp75();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp78();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp84();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp86();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp88();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp96();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call107();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call111();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call114();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call162();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call169();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call187();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call201();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call217();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call226();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call242();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call32();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call38();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call51();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call61();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call72();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call77();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call82();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call92();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call96();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call107();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call111();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call114();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call162();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call169();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call187();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call201();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call217();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call226();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call242();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call32();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call38();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call51();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call61();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call72();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call77();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call82();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call92();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call96();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call107();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call111();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call114();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call162();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call169();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call187();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call201();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call217();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call226();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call242();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call32();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call38();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call51();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call61();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call72();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call77();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call82();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call92();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call96();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call107();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call111();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call114();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call162();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call169();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call187();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call201();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call217();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call226();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call242();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call32();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call38();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call51();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call61();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call72();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call77();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call82();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call92();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call96();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call107();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call111();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call114();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call162();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call169();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call187();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call201();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call217();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call226();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call242();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call32();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call38();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call51();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call61();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call72();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call77();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call82();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call92();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call96();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call107();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call111();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call114();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call162();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call169();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call187();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call201();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call217();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call226();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call242();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call32();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call38();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call51();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call61();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call72();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call77();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call82();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call92();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call96();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call107();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call111();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call114();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call162();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call169();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call187();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call201();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call217();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call226();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call242();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call32();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call38();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call51();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call61();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call72();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call77();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call82();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call92();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call96();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call107();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call111();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call114();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call162();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call169();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call187();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call201();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call217();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call226();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call242();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call32();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call38();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call51();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call61();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call72();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call77();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call82();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call92();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call96();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call107();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call111();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call114();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call162();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call169();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call187();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call201();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call217();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call226();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call242();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call32();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call38();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call51();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call61();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call72();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call77();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call82();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call92();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call96();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call107();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call111();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call114();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call162();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call169();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call187();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call201();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call217();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call226();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call242();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call32();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call38();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call51();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call61();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call72();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call77();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call82();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call92();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call96();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to8();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_input_V();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_input_V();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_input_V();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_input_V();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start();
    void thread_grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_input_V();
    void thread_grp_fu_1348_p0();
    void thread_grp_fu_1348_p2();
    void thread_grp_fu_1357_p0();
    void thread_grp_fu_1365_p0();
    void thread_grp_fu_1365_p1();
    void thread_grp_fu_1365_p2();
    void thread_grp_fu_1374_p0();
    void thread_grp_fu_1374_p1();
    void thread_grp_fu_1374_p2();
    void thread_grp_fu_1383_p0();
    void thread_grp_fu_1383_p2();
    void thread_grp_fu_1391_p0();
    void thread_grp_fu_1391_p1();
    void thread_grp_fu_1391_p2();
    void thread_grp_fu_1400_p2();
    void thread_grp_fu_1456_p0();
    void thread_grp_fu_1472_p2();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_input_V();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_input_V();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_input_V();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_input_V();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start();
    void thread_grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_input_V();
    void thread_lhs_V_2_fu_558_p1();
    void thread_lhs_V_3_fu_687_p1();
    void thread_lhs_V_4_fu_570_p1();
    void thread_lhs_V_6_fu_949_p3();
    void thread_lhs_V_fu_1137_p3();
    void thread_mul_ln1192_10_fu_1244_p0();
    void thread_mul_ln1192_10_fu_1244_p1();
    void thread_mul_ln1192_10_fu_1244_p2();
    void thread_mul_ln1192_11_fu_1282_p0();
    void thread_mul_ln1192_11_fu_1282_p1();
    void thread_mul_ln1192_11_fu_1282_p2();
    void thread_mul_ln1192_1_fu_1342_p0();
    void thread_mul_ln1192_3_fu_1190_p0();
    void thread_mul_ln1192_3_fu_1190_p1();
    void thread_mul_ln1192_3_fu_1190_p2();
    void thread_mul_ln1192_4_fu_1263_p0();
    void thread_mul_ln1192_4_fu_1263_p1();
    void thread_mul_ln1192_4_fu_1263_p2();
    void thread_mul_ln1192_5_fu_1291_p1();
    void thread_mul_ln1192_5_fu_1291_p2();
    void thread_mul_ln1192_7_fu_1212_p0();
    void thread_mul_ln1192_7_fu_1212_p1();
    void thread_mul_ln1192_7_fu_1212_p2();
    void thread_mul_ln1192_8_fu_1271_p0();
    void thread_mul_ln1192_8_fu_1271_p1();
    void thread_mul_ln1192_8_fu_1271_p2();
    void thread_mul_ln700_2_fu_924_p0();
    void thread_mul_ln700_2_fu_924_p1();
    void thread_mul_ln700_2_fu_924_p2();
    void thread_mul_ln700_3_fu_1046_p1();
    void thread_mul_ln700_3_fu_1046_p2();
    void thread_mul_ln728_fu_1421_p0();
    void thread_mul_ln728_fu_1421_p1();
    void thread_p_Val2_10_fu_402_p4();
    void thread_p_Val2_1_fu_416_p4();
    void thread_p_Val2_2_fu_426_p4();
    void thread_p_Val2_3_fu_436_p4();
    void thread_p_Val2_7_fu_470_p4();
    void thread_r_V_10_fu_1442_p0();
    void thread_r_V_10_fu_1442_p1();
    void thread_r_V_12_fu_676_p1();
    void thread_r_V_13_fu_1409_p0();
    void thread_r_V_13_fu_1409_p1();
    void thread_r_V_14_fu_697_p1();
    void thread_r_V_15_fu_1415_p0();
    void thread_r_V_15_fu_1415_p1();
    void thread_r_V_16_fu_930_p0();
    void thread_r_V_16_fu_930_p1();
    void thread_r_V_16_fu_930_p2();
    void thread_r_V_17_fu_939_p0();
    void thread_r_V_17_fu_939_p1();
    void thread_r_V_17_fu_939_p2();
    void thread_r_V_19_fu_1199_p0();
    void thread_r_V_19_fu_1199_p1();
    void thread_r_V_19_fu_1199_p2();
    void thread_r_V_20_fu_1222_p0();
    void thread_r_V_20_fu_1222_p1();
    void thread_r_V_20_fu_1222_p2();
    void thread_r_V_21_fu_1108_p0();
    void thread_r_V_21_fu_1108_p1();
    void thread_r_V_21_fu_1108_p2();
    void thread_r_V_22_fu_1117_p0();
    void thread_r_V_22_fu_1117_p1();
    void thread_r_V_22_fu_1117_p2();
    void thread_r_V_24_fu_1231_p0();
    void thread_r_V_24_fu_1231_p1();
    void thread_r_V_24_fu_1231_p2();
    void thread_r_V_27_fu_1254_p0();
    void thread_r_V_27_fu_1254_p1();
    void thread_r_V_27_fu_1254_p2();
    void thread_r_V_28_fu_781_p2();
    void thread_r_V_29_fu_804_p2();
    void thread_r_V_30_fu_659_p3();
    void thread_r_V_31_fu_1151_p0();
    void thread_r_V_31_fu_1151_p1();
    void thread_r_V_31_fu_1151_p2();
    void thread_r_V_32_fu_855_p2();
    void thread_r_V_33_fu_541_p2();
    void thread_r_V_34_fu_996_p2();
    void thread_r_V_35_fu_1005_p0();
    void thread_r_V_35_fu_1005_p1();
    void thread_r_V_35_fu_1005_p2();
    void thread_r_V_37_fu_711_p2();
    void thread_r_V_38_fu_738_p2();
    void thread_r_V_9_fu_849_p1();
    void thread_r_V_fu_852_p1();
    void thread_ret_V_11_fu_691_p2();
    void thread_ret_V_13_fu_574_p2();
    void thread_ret_V_16_fu_705_p2();
    void thread_ret_V_18_fu_1092_p2();
    void thread_ret_V_23_fu_964_p2();
    void thread_ret_V_28_fu_818_p2();
    void thread_ret_V_29_fu_982_p2();
    void thread_ret_V_30_fu_504_p2();
    void thread_ret_V_31_fu_1169_p2();
    void thread_ret_V_32_fu_864_p2();
    void thread_ret_V_33_fu_1326_p2();
    void thread_ret_V_34_fu_682_p2();
    void thread_ret_V_35_fu_564_p2();
    void thread_ret_V_37_fu_1076_p2();
    void thread_ret_V_41_fu_1296_p2();
    void thread_ret_V_44_fu_750_p2();
    void thread_ret_V_45_fu_1311_p2();
    void thread_ret_V_fu_870_p2();
    void thread_rhs_V_2_fu_679_p1();
    void thread_rhs_V_3_fu_561_p1();
    void thread_rhs_V_4_fu_1072_p1();
    void thread_rhs_V_7_fu_900_p3();
    void thread_rhs_V_fu_1165_p1();
    void thread_sext_ln1116_10_fu_1228_p1();
    void thread_sext_ln1116_11_fu_1250_p1();
    void thread_sext_ln1116_1_fu_1002_p1();
    void thread_sext_ln1116_4_fu_936_p1();
    void thread_sext_ln1116_5_fu_1196_p1();
    void thread_sext_ln1116_6_fu_1218_p1();
    void thread_sext_ln1116_7_fu_1105_p1();
    void thread_sext_ln1116_8_fu_1114_p1();
    void thread_sext_ln1116_fu_1148_p1();
    void thread_sext_ln1118_10_fu_526_p1();
    void thread_sext_ln1118_11_fu_537_p1();
    void thread_sext_ln1118_16_fu_580_p1();
    void thread_sext_ln1118_18_fu_600_p1();
    void thread_sext_ln1118_1_fu_777_p1();
    void thread_sext_ln1118_20_fu_723_p1();
    void thread_sext_ln1118_21_fu_734_p1();
    void thread_sext_ln1118_3_fu_790_p1();
    void thread_sext_ln1118_4_fu_800_p1();
    void thread_sext_ln1118_5_fu_824_p1();
    void thread_sext_ln1118_6_fu_666_p1();
    void thread_sext_ln1118_7_fu_827_p0();
    void thread_sext_ln1118_7_fu_827_p1();
    void thread_sext_ln1118_8_fu_839_p1();
    void thread_sext_ln1118_fu_767_p1();
    void thread_sext_ln1193_fu_978_p1();
    void thread_sext_ln1253_fu_993_p1();
    void thread_sext_ln703_10_fu_701_p1();
    void thread_sext_ln703_11_fu_960_p0();
    void thread_sext_ln703_11_fu_960_p1();
    void thread_sext_ln703_1_fu_810_p1();
    void thread_sext_ln703_2_fu_814_p1();
    void thread_sext_ln703_4_fu_861_p1();
    void thread_sext_ln728_fu_447_p1();
    void thread_shl_ln1118_1_fu_793_p3();
    void thread_shl_ln1118_5_fu_519_p3();
    void thread_shl_ln1118_6_fu_530_p3();
    void thread_shl_ln1118_7_fu_716_p3();
    void thread_shl_ln1118_8_fu_727_p3();
    void thread_shl_ln700_1_fu_1051_p3();
    void thread_shl_ln_fu_770_p3();
    void thread_sub_ln700_1_fu_1058_p2();
    void thread_sub_ln703_fu_626_p2();
    void thread_tmp_4_fu_831_p1();
    void thread_tmp_4_fu_831_p3();
    void thread_tmp_5_fu_970_p3();
    void thread_tmp_6_fu_1157_p3();
    void thread_tmp_7_fu_883_p3();
    void thread_tmp_fu_1015_p3();
    void thread_tmp_s_fu_1064_p3();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
