<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3901" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3901{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3901{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3901{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3901{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_3901{left:152px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_3901{left:70px;bottom:1059px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t7_3901{left:70px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3901{left:70px;bottom:1025px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t9_3901{left:70px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3901{left:70px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_3901{left:70px;bottom:933px;letter-spacing:0.14px;}
#tc_3901{left:152px;bottom:933px;letter-spacing:0.17px;word-spacing:0.01px;}
#td_3901{left:70px;bottom:909px;letter-spacing:-0.18px;word-spacing:-1.32px;}
#te_3901{left:729px;bottom:909px;letter-spacing:-0.04px;}
#tf_3901{left:744px;bottom:909px;letter-spacing:-0.13px;word-spacing:-1.43px;}
#tg_3901{left:70px;bottom:892px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#th_3901{left:70px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#ti_3901{left:70px;bottom:859px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3901{left:70px;bottom:842px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#tk_3901{left:818px;bottom:842px;letter-spacing:-0.09px;}
#tl_3901{left:70px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tm_3901{left:70px;bottom:808px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tn_3901{left:70px;bottom:784px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#to_3901{left:70px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tp_3901{left:70px;bottom:750px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_3901{left:70px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_3901{left:70px;bottom:716px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ts_3901{left:70px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_3901{left:70px;bottom:675px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tu_3901{left:70px;bottom:658px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_3901{left:70px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3901{left:70px;bottom:617px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#tx_3901{left:70px;bottom:600px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#ty_3901{left:70px;bottom:584px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tz_3901{left:70px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t10_3901{left:70px;bottom:508px;letter-spacing:0.14px;}
#t11_3901{left:152px;bottom:508px;letter-spacing:0.16px;word-spacing:0.01px;}
#t12_3901{left:70px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_3901{left:70px;bottom:434px;letter-spacing:-0.1px;}
#t14_3901{left:156px;bottom:434px;letter-spacing:-0.14px;}
#t15_3901{left:70px;bottom:410px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t16_3901{left:70px;bottom:393px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t17_3901{left:70px;bottom:377px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t18_3901{left:70px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_3901{left:70px;bottom:335px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1a_3901{left:70px;bottom:318px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_3901{left:70px;bottom:294px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#t1c_3901{left:70px;bottom:277px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1d_3901{left:70px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_3901{left:70px;bottom:210px;letter-spacing:-0.1px;}
#t1f_3901{left:156px;bottom:210px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1g_3901{left:70px;bottom:186px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1h_3901{left:70px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1i_3901{left:70px;bottom:153px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_3901{left:70px;bottom:136px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_3901{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3901{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3901{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3901{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3901{font-size:14px;font-family:Arial_b5v;color:#000;}
.s6_3901{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3901" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3901Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3901" style="-webkit-user-select: none;"><object width="935" height="1210" data="3901/3901.svg" type="image/svg+xml" id="pdf3901" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3901" class="t s1_3901">Vol. 3B </span><span id="t2_3901" class="t s1_3901">23-9 </span>
<span id="t3_3901" class="t s2_3901">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3901" class="t s3_3901">23.18.3 </span><span id="t5_3901" class="t s3_3901">x87 FPU Control Word </span>
<span id="t6_3901" class="t s4_3901">Only affine closure is supported for infinity control on a 32-bit x87 FPU. The infinity control flag (bit 12 of the x87 </span>
<span id="t7_3901" class="t s4_3901">FPU control word) remains programmable on these processors, but has no effect. This change was made to </span>
<span id="t8_3901" class="t s4_3901">conform to the IEEE Standard 754 for Floating-Point Arithmetic. On a 16-bit IA-32 math coprocessor, both affine </span>
<span id="t9_3901" class="t s4_3901">and projective closures are supported, as determined by the setting of bit 12. After a hardware reset, the default </span>
<span id="ta_3901" class="t s4_3901">value of bit 12 is projective. Software that requires projective infinity arithmetic may give different results. </span>
<span id="tb_3901" class="t s3_3901">23.18.4 </span><span id="tc_3901" class="t s3_3901">x87 FPU Tag Word </span>
<span id="td_3901" class="t s4_3901">When loading the tag word of a 32-bit x87 FPU, using an FLDENV, FRSTOR, or FXRSTOR (Pentium </span><span id="te_3901" class="t s5_3901">III </span><span id="tf_3901" class="t s4_3901">processor only) </span>
<span id="tg_3901" class="t s4_3901">instruction, the processor examines the incoming tag and classifies the location only as empty or non-empty. Thus, </span>
<span id="th_3901" class="t s4_3901">tag values of 00, 01, and 10 are interpreted by the processor to indicate a non-empty location. The tag value of 11 </span>
<span id="ti_3901" class="t s4_3901">is interpreted by the processor to indicate an empty location. Subsequent operations on a non-empty register </span>
<span id="tj_3901" class="t s4_3901">always examine the value in the register, not the value in its tag. The FSTENV, FSAVE, and FXSAVE (Pentium </span><span id="tk_3901" class="t s5_3901">III </span>
<span id="tl_3901" class="t s4_3901">processor only) instructions examine the non-empty registers and put the correct values in the tags before storing </span>
<span id="tm_3901" class="t s4_3901">the tag word. </span>
<span id="tn_3901" class="t s4_3901">The corresponding tag for a 16-bit IA-32 math coprocessor is checked before each register access to determine the </span>
<span id="to_3901" class="t s4_3901">class of operand in the register; the tag is updated after every change to a register so that the tag always reflects </span>
<span id="tp_3901" class="t s4_3901">the most recent status of the register. Software can load a tag with a value that disagrees with the contents of a </span>
<span id="tq_3901" class="t s4_3901">register (for example, the register contains a valid value, but the tag says special). Here, the 16-bit IA-32 math </span>
<span id="tr_3901" class="t s4_3901">coprocessors honor the tag and do not examine the register. </span>
<span id="ts_3901" class="t s4_3901">Software written to run on a 16-bit IA-32 math coprocessor may not operate correctly on a 16-bit x87 FPU, if it </span>
<span id="tt_3901" class="t s4_3901">uses the FLDENV, FRSTOR, or FXRSTOR instructions to change tags to values (other than to empty) that are </span>
<span id="tu_3901" class="t s4_3901">different from actual register contents. </span>
<span id="tv_3901" class="t s4_3901">The encoding in the tag word for the 32-bit x87 FPUs for unsupported data formats (including pseudo-zero and </span>
<span id="tw_3901" class="t s4_3901">unnormal) is special (10B), to comply with IEEE Standard 754. The encoding in the 16-bit IA-32 math coprocessors </span>
<span id="tx_3901" class="t s4_3901">for pseudo-zero and unnormal is valid (00B) and the encoding for other unsupported data formats is special (10B). </span>
<span id="ty_3901" class="t s4_3901">Code that recognizes the pseudo-zero or unnormal format as valid must therefore be changed if it is ported to a 32- </span>
<span id="tz_3901" class="t s4_3901">bit x87 FPU. </span>
<span id="t10_3901" class="t s3_3901">23.18.5 </span><span id="t11_3901" class="t s3_3901">Data Types </span>
<span id="t12_3901" class="t s4_3901">This section discusses the differences of data types for the various x87 FPUs and math coprocessors. </span>
<span id="t13_3901" class="t s6_3901">23.18.5.1 </span><span id="t14_3901" class="t s6_3901">NaNs </span>
<span id="t15_3901" class="t s4_3901">The 32-bit x87 FPUs distinguish between signaling NaNs (SNaNs) and quiet NaNs (QNaNs). These x87 FPUs only </span>
<span id="t16_3901" class="t s4_3901">generate QNaNs and normally do not generate an exception upon encountering a QNaN. An invalid-operation </span>
<span id="t17_3901" class="t s4_3901">exception (#I) is generated only upon encountering a SNaN, except for the FCOM, FIST, and FBSTP instructions, </span>
<span id="t18_3901" class="t s4_3901">which also generates an invalid-operation exceptions for a QNaNs. This behavior matches IEEE Standard 754. </span>
<span id="t19_3901" class="t s4_3901">The 16-bit IA-32 math coprocessors only generate one kind of NaN (the equivalent of a QNaN), but the raise an </span>
<span id="t1a_3901" class="t s4_3901">invalid-operation exception upon encountering any kind of NaN. </span>
<span id="t1b_3901" class="t s4_3901">When porting software written to run on a 16-bit IA-32 math coprocessor to a 32-bit x87 FPU, uninitialized memory </span>
<span id="t1c_3901" class="t s4_3901">locations that contain QNaNs should be changed to SNaNs to cause the x87 FPU or math coprocessor to fault when </span>
<span id="t1d_3901" class="t s4_3901">uninitialized memory locations are referenced. </span>
<span id="t1e_3901" class="t s6_3901">23.18.5.2 </span><span id="t1f_3901" class="t s6_3901">Pseudo-zero, Pseudo-NaN, Pseudo-infinity, and Unnormal Formats </span>
<span id="t1g_3901" class="t s4_3901">The 32-bit x87 FPUs neither generate nor support the pseudo-zero, pseudo-NaN, pseudo-infinity, and unnormal </span>
<span id="t1h_3901" class="t s4_3901">formats. Whenever they encounter them in an arithmetic operation, they raise an invalid-operation exception. The </span>
<span id="t1i_3901" class="t s4_3901">16-bit IA-32 math coprocessors define and support special handling for these formats. Support for these formats </span>
<span id="t1j_3901" class="t s4_3901">was dropped to conform with IEEE Standard 754 for Floating-Point Arithmetic. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
