

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4'
================================================================
* Date:           Tue Feb 27 22:16:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  27.457 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      322|     5442|  8.841 us|  0.149 ms|  322|  5442|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_52_3_VITIS_LOOP_54_4  |      320|     5440|        21|         20|          1|  16 ~ 272|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 20, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 24 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 25 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 28 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 29 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln52_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln52"   --->   Operation 30 'read' 'zext_ln52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvars_iv79_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv79"   --->   Operation 31 'read' 'indvars_iv79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 32 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 33 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_cast1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_cast1"   --->   Operation 34 'read' 'i_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%store_ln0 = store i4 0, i4 %j_2"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j = load i4 %j_2" [syr2k_no_taffo.c:54]   --->   Operation 39 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%k_3 = load i5 %k"   --->   Operation 40 'load' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [syr2k_no_taffo.c:52]   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:53]   --->   Operation 43 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i5 %k_3"   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %i_cast1_read, i4 %empty, i2 0"   --->   Operation 45 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast19 = zext i10 %tmp_4"   --->   Operation 46 'zext' 'p_cast19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.81ns)   --->   "%empty_33 = add i64 %p_cast19, i64 %B_read"   --->   Operation 47 'add' 'empty_33' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.81ns)   --->   "%empty_34 = add i64 %p_cast19, i64 %A_read"   --->   Operation 48 'add' 'empty_34' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_33, i32 2, i32 63"   --->   Operation 49 'partselect' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_34, i32 2, i32 63"   --->   Operation 50 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %j" [syr2k_no_taffo.c:54]   --->   Operation 51 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.87ns)   --->   "%icmp_ln54 = icmp_eq  i5 %zext_ln54, i5 %indvars_iv79_read" [syr2k_no_taffo.c:54]   --->   Operation 52 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.90ns)   --->   "%icmp_ln52 = icmp_eq  i9 %indvar_flatten_load, i9 %zext_ln52_read" [syr2k_no_taffo.c:52]   --->   Operation 53 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.35ns)   --->   "%add_ln52_1 = add i9 %indvar_flatten_load, i9 1" [syr2k_no_taffo.c:52]   --->   Operation 54 'add' 'add_ln52_1' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc40, void %for.inc43.exitStub" [syr2k_no_taffo.c:52]   --->   Operation 55 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.58ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i4 0, i4 %j" [syr2k_no_taffo.c:53]   --->   Operation 56 'select' 'select_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.09ns)   --->   "%add_ln52 = add i5 %k_3, i5 1" [syr2k_no_taffo.c:52]   --->   Operation 57 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_36 = trunc i5 %add_ln52" [syr2k_no_taffo.c:52]   --->   Operation 58 'trunc' 'empty_36' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.58ns)   --->   "%select_ln53_1 = select i1 %icmp_ln54, i4 %empty_36, i4 %empty" [syr2k_no_taffo.c:53]   --->   Operation 59 'select' 'select_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %i_cast1_read, i4 %empty_36, i2 0" [syr2k_no_taffo.c:52]   --->   Operation 60 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast19_mid1 = zext i10 %p_mid1" [syr2k_no_taffo.c:52]   --->   Operation 61 'zext' 'p_cast19_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.81ns)   --->   "%p_mid1230 = add i64 %p_cast19_mid1, i64 %B_read" [syr2k_no_taffo.c:52]   --->   Operation 62 'add' 'p_mid1230' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.81ns)   --->   "%p_mid1232 = add i64 %p_cast19_mid1, i64 %A_read" [syr2k_no_taffo.c:52]   --->   Operation 63 'add' 'p_mid1232' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1230, i32 2, i32 63" [syr2k_no_taffo.c:52]   --->   Operation 64 'partselect' 'p_cast2_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.62ns)   --->   "%select_ln53_2 = select i1 %icmp_ln54, i62 %p_cast2_mid1, i62 %p_cast2" [syr2k_no_taffo.c:53]   --->   Operation 65 'select' 'select_ln53_2' <Predicate = (!icmp_ln52)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %select_ln53_2" [syr2k_no_taffo.c:53]   --->   Operation 66 'sext' 'sext_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln53" [syr2k_no_taffo.c:53]   --->   Operation 67 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast3_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1232, i32 2, i32 63" [syr2k_no_taffo.c:52]   --->   Operation 68 'partselect' 'p_cast3_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.62ns)   --->   "%select_ln53_3 = select i1 %icmp_ln54, i62 %p_cast3_mid1, i62 %p_cast3" [syr2k_no_taffo.c:53]   --->   Operation 69 'select' 'select_ln53_3' <Predicate = (!icmp_ln52)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i62 %select_ln53_3" [syr2k_no_taffo.c:53]   --->   Operation 70 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln53_1" [syr2k_no_taffo.c:53]   --->   Operation 71 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.62ns)   --->   "%select_ln52 = select i1 %icmp_ln54, i5 %add_ln52, i5 %k_3" [syr2k_no_taffo.c:52]   --->   Operation 72 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %select_ln53, i4 %select_ln53_1, i2 0" [syr2k_no_taffo.c:57]   --->   Operation 73 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %shl_ln1" [syr2k_no_taffo.c:57]   --->   Operation 74 'zext' 'zext_ln57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.81ns)   --->   "%add_ln57 = add i64 %zext_ln57, i64 %A_read" [syr2k_no_taffo.c:57]   --->   Operation 75 'add' 'add_ln57' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57, i32 2, i32 63" [syr2k_no_taffo.c:57]   --->   Operation 76 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i62 %trunc_ln1" [syr2k_no_taffo.c:57]   --->   Operation 77 'sext' 'sext_ln57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln57" [syr2k_no_taffo.c:57]   --->   Operation 78 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.81ns)   --->   "%add_ln57_1 = add i64 %zext_ln57, i64 %B_read" [syr2k_no_taffo.c:57]   --->   Operation 79 'add' 'add_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57_1, i32 2, i32 63" [syr2k_no_taffo.c:57]   --->   Operation 80 'partselect' 'trunc_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i62 %trunc_ln57_1" [syr2k_no_taffo.c:57]   --->   Operation 81 'sext' 'sext_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln57_1" [syr2k_no_taffo.c:57]   --->   Operation 82 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln57_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %i_cast1_read, i4 %select_ln53, i2 0" [syr2k_no_taffo.c:57]   --->   Operation 83 'bitconcatenate' 'shl_ln57_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i10 %shl_ln57_4" [syr2k_no_taffo.c:57]   --->   Operation 84 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln57_2 = add i64 %zext_ln57_1, i64 %C_read" [syr2k_no_taffo.c:57]   --->   Operation 85 'add' 'add_ln57_2' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln57_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57_2, i32 2, i32 63" [syr2k_no_taffo.c:57]   --->   Operation 86 'partselect' 'trunc_ln57_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln57_2 = sext i62 %trunc_ln57_2" [syr2k_no_taffo.c:57]   --->   Operation 87 'sext' 'sext_ln57_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln57_2" [syr2k_no_taffo.c:57]   --->   Operation 88 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.01ns)   --->   "%add_ln54 = add i4 %select_ln53, i4 1" [syr2k_no_taffo.c:54]   --->   Operation 89 'add' 'add_ln54' <Predicate = (!icmp_ln52)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.84ns)   --->   "%store_ln54 = store i9 %add_ln52_1, i9 %indvar_flatten" [syr2k_no_taffo.c:54]   --->   Operation 90 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.84>
ST_1 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln54 = store i5 %select_ln52, i5 %k" [syr2k_no_taffo.c:54]   --->   Operation 91 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.84>
ST_1 : Operation 92 [1/1] (0.84ns)   --->   "%store_ln54 = store i4 %add_ln54, i4 %j_2" [syr2k_no_taffo.c:54]   --->   Operation 92 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.84>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 165 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 93 [7/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 93 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 94 [6/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 94 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 95 [7/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 95 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 96 [5/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 96 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 97 [6/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 97 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 98 [7/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 98 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 99 [4/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 99 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [5/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 100 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [6/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 101 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 102 [7/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 102 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 103 [3/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 103 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [4/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 104 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 105 [5/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 105 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 106 [6/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 106 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [7/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 107 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 108 [2/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 108 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [3/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 109 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 110 [4/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 110 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 111 [5/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 111 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 112 [6/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 112 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 113 [1/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 113 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 114 [2/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 114 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 115 [3/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 115 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 116 [4/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 116 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 117 [5/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 117 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 118 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [syr2k_no_taffo.c:53]   --->   Operation 118 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 119 [1/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 119 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [2/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 120 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [3/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 121 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 122 [4/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 122 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 123 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [syr2k_no_taffo.c:53]   --->   Operation 123 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 124 [1/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 124 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 125 [2/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 125 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [3/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 126 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 23.0>
ST_11 : Operation 127 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [syr2k_no_taffo.c:57]   --->   Operation 127 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %gmem_addr_4_read" [syr2k_no_taffo.c:57]   --->   Operation 128 'bitcast' 'bitcast_ln57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 129 [2/2] (8.46ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 129 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 130 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 131 [2/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 131 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 23.0>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %gmem_addr_1_read" [syr2k_no_taffo.c:53]   --->   Operation 132 'bitcast' 'bitcast_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 133 [1/2] (8.46ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 133 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [2/2] (8.46ns)   --->   "%mul1 = fmul i32 %mul, i32 %bitcast_ln53" [syr2k_no_taffo.c:57]   --->   Operation 134 'fmul' 'mul1' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (14.6ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [syr2k_no_taffo.c:57]   --->   Operation 135 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %gmem_addr_5_read" [syr2k_no_taffo.c:57]   --->   Operation 136 'bitcast' 'bitcast_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 137 [2/2] (8.46ns)   --->   "%mul2 = fmul i32 %bitcast_ln57_1, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 137 'fmul' 'mul2' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 138 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 16.9>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln53_1 = bitcast i32 %gmem_addr_2_read" [syr2k_no_taffo.c:53]   --->   Operation 139 'bitcast' 'bitcast_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 140 [1/2] (8.46ns)   --->   "%mul1 = fmul i32 %mul, i32 %bitcast_ln53" [syr2k_no_taffo.c:57]   --->   Operation 140 'fmul' 'mul1' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/2] (8.46ns)   --->   "%mul2 = fmul i32 %bitcast_ln57_1, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 141 'fmul' 'mul2' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [2/2] (8.46ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln53_1" [syr2k_no_taffo.c:57]   --->   Operation 142 'fmul' 'mul3' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (14.6ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [syr2k_no_taffo.c:57]   --->   Operation 143 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 21.3>
ST_14 : Operation 144 [1/2] (8.46ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln53_1" [syr2k_no_taffo.c:57]   --->   Operation 144 'fmul' 'mul3' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [2/2] (12.8ns)   --->   "%add = fadd i32 %mul1, i32 %mul3" [syr2k_no_taffo.c:57]   --->   Operation 145 'fadd' 'add' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 25.7>
ST_15 : Operation 146 [1/2] (12.8ns)   --->   "%add = fadd i32 %mul1, i32 %mul3" [syr2k_no_taffo.c:57]   --->   Operation 146 'fadd' 'add' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln57_2 = bitcast i32 %gmem_addr_6_read" [syr2k_no_taffo.c:57]   --->   Operation 147 'bitcast' 'bitcast_ln57_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 148 [2/2] (12.8ns)   --->   "%add1 = fadd i32 %bitcast_ln57_2, i32 %add" [syr2k_no_taffo.c:57]   --->   Operation 148 'fadd' 'add1' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (14.6ns)   --->   "%gmem_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 149 'writereq' 'gmem_addr_6_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 27.4>
ST_16 : Operation 150 [1/2] (12.8ns)   --->   "%add1 = fadd i32 %bitcast_ln57_2, i32 %add" [syr2k_no_taffo.c:57]   --->   Operation 150 'fadd' 'add1' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln57_3 = bitcast i32 %add1" [syr2k_no_taffo.c:57]   --->   Operation 151 'bitcast' 'bitcast_ln57_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (14.6ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_6, i32 %bitcast_ln57_3, i4 15" [syr2k_no_taffo.c:57]   --->   Operation 152 'write' 'write_ln57' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 153 [5/5] (14.6ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6" [syr2k_no_taffo.c:57]   --->   Operation 153 'writeresp' 'gmem_addr_6_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 154 [4/5] (14.6ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6" [syr2k_no_taffo.c:57]   --->   Operation 154 'writeresp' 'gmem_addr_6_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 155 [3/5] (14.6ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6" [syr2k_no_taffo.c:57]   --->   Operation 155 'writeresp' 'gmem_addr_6_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 156 [2/5] (14.6ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6" [syr2k_no_taffo.c:57]   --->   Operation 156 'writeresp' 'gmem_addr_6_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:53]   --->   Operation 157 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_3_VITIS_LOOP_54_4_str"   --->   Operation 158 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 272, i64 0"   --->   Operation 159 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:53]   --->   Operation 160 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:56]   --->   Operation 161 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [syr2k_no_taffo.c:42]   --->   Operation 162 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/5] (14.6ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6" [syr2k_no_taffo.c:57]   --->   Operation 163 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc37" [syr2k_no_taffo.c:54]   --->   Operation 164 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 3.53ns
The critical path consists of the following:
	'alloca' operation ('k') [10]  (0 ns)
	'load' operation ('k') on local variable 'k' [26]  (0 ns)
	'add' operation ('add_ln52', syr2k_no_taffo.c:52) [48]  (1.1 ns)
	'add' operation ('p_mid1230', syr2k_no_taffo.c:52) [53]  (1.81 ns)
	'select' operation ('select_ln53_2', syr2k_no_taffo.c:53) [56]  (0.621 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53) [59]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53) [59]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53) [59]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53) [59]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53) [59]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53) [59]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53) [59]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53) [60]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53) [67]  (14.6 ns)

 <State 11>: 23.1ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) [79]  (14.6 ns)
	'fmul' operation ('mul', syr2k_no_taffo.c:57) [81]  (8.46 ns)

 <State 12>: 23.1ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) [88]  (14.6 ns)
	'fmul' operation ('mul2', syr2k_no_taffo.c:57) [90]  (8.46 ns)

 <State 13>: 16.9ns
The critical path consists of the following:
	'fmul' operation ('mul2', syr2k_no_taffo.c:57) [90]  (8.46 ns)
	'fmul' operation ('mul3', syr2k_no_taffo.c:57) [91]  (8.46 ns)

 <State 14>: 21.3ns
The critical path consists of the following:
	'fmul' operation ('mul3', syr2k_no_taffo.c:57) [91]  (8.46 ns)
	'fadd' operation ('add', syr2k_no_taffo.c:57) [92]  (12.9 ns)

 <State 15>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('add', syr2k_no_taffo.c:57) [92]  (12.9 ns)
	'fadd' operation ('add1', syr2k_no_taffo.c:57) [102]  (12.9 ns)

 <State 16>: 27.5ns
The critical path consists of the following:
	'fadd' operation ('add1', syr2k_no_taffo.c:57) [102]  (12.9 ns)
	bus write operation ('write_ln57', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) [105]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_6_resp', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) [106]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_6_resp', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) [106]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_6_resp', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) [106]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_6_resp', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) [106]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_6_resp', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) [106]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
