# Vector4
### Solution
```Verilog
module top_module (
	input [7:0] in,
	output [31:0] out
);
	assign out = { {24{in[7]}}, in };
endmodule
```
[code](./18.v)
