// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module IFU(	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  output        io_fetch_req_ready,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
  input         io_fetch_req_valid,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
  input  [63:0] io_fetch_req_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
  input         io_toIbuffer_ready,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
  output        io_toIbuffer_valid,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
  output [63:0] io_toIbuffer_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
  output [31:0] io_toIbuffer_bits_instructions_0,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_toIbuffer_bits_instructions_1,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_toIbuffer_bits_instructions_2,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_toIbuffer_bits_instructions_3,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_toIbuffer_bits_instructions_4,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_toIbuffer_bits_instructions_5,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_toIbuffer_bits_instructions_6,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_toIbuffer_bits_instructions_7,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
  input  [31:0] io_insts_in_0,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_insts_in_1,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_insts_in_2,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_insts_in_3,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_insts_in_4,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_insts_in_5,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_insts_in_6,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
                io_insts_in_7	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:8:14
);

  assign io_fetch_req_ready = io_toIbuffer_ready;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  assign io_toIbuffer_valid = io_fetch_req_valid;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  assign io_toIbuffer_bits_pc = io_fetch_req_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  assign io_toIbuffer_bits_instructions_0 = io_insts_in_0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  assign io_toIbuffer_bits_instructions_1 = io_insts_in_1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  assign io_toIbuffer_bits_instructions_2 = io_insts_in_2;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  assign io_toIbuffer_bits_instructions_3 = io_insts_in_3;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  assign io_toIbuffer_bits_instructions_4 = io_insts_in_4;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  assign io_toIbuffer_bits_instructions_5 = io_insts_in_5;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  assign io_toIbuffer_bits_instructions_6 = io_insts_in_6;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
  assign io_toIbuffer_bits_instructions_7 = io_insts_in_7;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IFU.scala:7:7
endmodule

