INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nisal D Ranathunga/Desktop/NEW_MICRO/NEW_MICRO.sim/RCA_S/RCA_S_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_Ssim
