

================================================================
== Vitis HLS Report for 'MUL_MOD'
================================================================
* Date:           Thu Feb 27 10:54:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    610|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|       0|     88|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|    1401|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1401|    936|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_15ns_16ns_31_1_0_U32  |mul_15ns_16ns_31_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U21  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U22  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U23  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U25  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U26  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U27  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U28  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U30  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U31  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mux_3_2_20_1_0_U24        |mux_3_2_20_1_0        |        0|   0|  0|  14|    0|
    |mux_3_2_31_1_0_U29        |mux_3_2_31_1_0        |        0|   0|  0|  14|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  10|  0|  88|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------------+----------------------------------+--------------+
    |               Instance               |              Module              |  Expression  |
    +--------------------------------------+----------------------------------+--------------+
    |mac_muladd_16ns_15ns_32ns_33_4_0_U34  |mac_muladd_16ns_15ns_32ns_33_4_0  |  i0 * i1 + i2|
    |mac_muladd_16ns_16ns_32ns_33_4_0_U33  |mac_muladd_16ns_16ns_32ns_33_4_0  |  i0 + i1 * i2|
    +--------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln30_3_fu_285_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln30_5_fu_281_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln98_fu_305_p2        |         +|   0|  0|  55|          48|          48|
    |res_mult_fu_195_p2        |         +|   0|  0|  71|          64|          64|
    |res_mult_shift_fu_353_p2  |         +|   0|  0|  71|          64|          64|
    |res_shift_fu_439_p2       |         -|   0|  0|  64|          64|          64|
    |sub_ln109_fu_444_p2       |         -|   0|  0|  64|          64|          64|
    |sub_ln113_fu_453_p2       |         -|   0|  0|  71|          64|          64|
    |sub_ln114_fu_469_p2       |         -|   0|  0|  71|          64|          64|
    |select_ln116_2_fu_509_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln116_fu_501_p3    |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 610|         499|         561|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |MOD_INDEX_int_reg                          |   2|   0|    2|          0|
    |MOD_INDEX_read_reg_533                     |   2|   0|    2|          0|
    |add_ln30_3_reg_639                         |  33|   0|   33|          0|
    |add_ln30_4_reg_698                         |  33|   0|   33|          0|
    |add_ln30_reg_581                           |  33|   0|   33|          0|
    |ap_ce_reg                                  |   1|   0|    1|          0|
    |ap_return_int_reg                          |  32|   0|   32|          0|
    |input1_high_2_reg_601                      |  16|   0|   16|          0|
    |input1_low_3_reg_596                       |  16|   0|   16|          0|
    |input1_low_reg_539                         |  16|   0|   16|          0|
    |input1_val_int_reg                         |  32|   0|   32|          0|
    |input2_high_3_reg_606                      |   4|   0|    4|          0|
    |input2_high_reg_556                        |  16|   0|   16|          0|
    |input2_low_3_reg_586                       |  16|   0|   16|          0|
    |input2_low_4_reg_656                       |  16|   0|   16|          0|
    |input2_val_int_reg                         |  32|   0|   32|          0|
    |mod_reg_650                                |  31|   0|   31|          0|
    |res_mult_reg_591                           |  64|   0|   64|          0|
    |res_mult_shift_part_reg_644                |  16|   0|   16|          0|
    |res_mult_shift_part_reg_644_pp0_iter7_reg  |  16|   0|   16|          0|
    |sub_ln109_reg_703                          |  64|   0|   64|          0|
    |temp1_3_reg_611                            |  32|   0|   32|          0|
    |temp1_3_reg_611_pp0_iter6_reg              |  32|   0|   32|          0|
    |temp1_4_reg_678                            |  32|   0|   32|          0|
    |temp1_reg_561                              |  32|   0|   32|          0|
    |temp2_3_reg_617                            |  32|   0|   32|          0|
    |temp2_reg_566                              |  32|   0|   32|          0|
    |temp3_3_reg_623                            |  32|   0|   32|          0|
    |temp3_4_reg_683                            |  32|   0|   32|          0|
    |temp4_3_reg_629                            |  32|   0|   32|          0|
    |temp4_3_reg_629_pp0_iter6_reg              |  32|   0|   32|          0|
    |temp4_4_reg_688                            |  31|   0|   31|          0|
    |temp4_reg_571                              |  32|   0|   32|          0|
    |trunc_ln29_reg_634                         |  16|   0|   16|          0|
    |trunc_ln6_reg_672                          |  16|   0|   16|          0|
    |zext_ln18_reg_544                          |  16|   0|   32|         16|
    |zext_ln19_reg_550                          |  16|   0|   32|         16|
    |zext_ln20_4_reg_666                        |  15|   0|   31|         16|
    |MOD_INDEX_read_reg_533                     |  64|  32|    2|          0|
    |mod_reg_650                                |  64|  32|   31|          0|
    |res_mult_reg_591                           |  64|  32|   64|          0|
    |temp1_4_reg_678                            |  64|  32|   32|          0|
    |temp1_reg_561                              |  64|  32|   32|          0|
    |temp4_4_reg_688                            |  64|  32|   31|          0|
    |temp4_reg_571                              |  64|  32|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1401| 224| 1225|         48|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       MUL_MOD|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       MUL_MOD|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|       MUL_MOD|  return value|
|ap_ce       |   in|    1|  ap_ctrl_hs|       MUL_MOD|  return value|
|input1_val  |   in|   32|     ap_none|    input1_val|        scalar|
|input2_val  |   in|   32|     ap_none|    input2_val|        scalar|
|MOD_INDEX   |   in|    2|     ap_none|     MOD_INDEX|        scalar|
+------------+-----+-----+------------+--------------+--------------+

