// Seed: 2805211414
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    output id_9,
    output logic id_10,
    output id_11
);
  always @(negedge 1);
  type_0 id_12 (
      .id_0(1'b0),
      .id_1(id_3)
  );
  assign id_3 = 1 << id_0;
endmodule
