#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_079CDAB8 .scope module, "mips32_processor" "mips32_processor" 2 1;
 .timescale 0 0;
L_07A07290 .functor AND 1, v079CB030_0, L_07A078F0, C4<1>, C4<1>;
v079CB768_0 .net *"_s13", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v079CBA80_0 .net *"_s16", 15 0, L_07A07478; 1 drivers
v079CBAD8_0 .net *"_s17", 31 0, L_07A07EC8; 1 drivers
v079CBB30_0 .net *"_s20", 15 0, C4<0000000000000000>; 1 drivers
v079CB870_0 .net *"_s21", 31 0, L_07A07688; 1 drivers
v079CBBE0_0 .net *"_s24", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v07A06AD8_0 .net *"_s30", 2 0, C4<000>; 1 drivers
v07A06768_0 .net *"_s35", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v07A06978_0 .net *"_s40", 4 0, L_07A07528; 1 drivers
v07A068C8_0 .net *"_s42", 4 0, L_07A07790; 1 drivers
v07A06920_0 .net *"_s46", 3 0, L_07A077E8; 1 drivers
v07A06B30_0 .net *"_s48", 25 0, L_07A07840; 1 drivers
v07A069D0_0 .net *"_s49", 1 0, C4<00>; 1 drivers
v07A06B88_0 .net *"_s51", 31 0, L_07A07BB0; 1 drivers
v07A06A28_0 .net *"_s53", 33 0, L_07A07898; 1 drivers
v07A06A80_0 .net *"_s56", 1 0, C4<00>; 1 drivers
v07A06818_0 .net *"_s57", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v07A06870_0 .net *"_s59", 0 0, L_07A078F0; 1 drivers
v07A06BE0_0 .net *"_s61", 0 0, L_07A07290; 1 drivers
v07A067C0_0 .net *"_s63", 33 0, L_07A07C08; 1 drivers
v07A066B8_0 .net *"_s66", 1 0, C4<00>; 1 drivers
v07A06450_0 .net *"_s67", 33 0, C4<0000000000000000000000000000000100>; 1 drivers
v07A064A8_0 .net *"_s69", 33 0, L_07A07C60; 1 drivers
v07A06190_0 .net *"_s72", 15 0, L_07A07948; 1 drivers
v07A063A0_0 .net *"_s73", 33 0, L_07A07E70; 1 drivers
v07A06088_0 .net *"_s76", 17 0, C4<000000000000000000>; 1 drivers
v07A060E0_0 .net *"_s77", 33 0, L_07A07F20; 1 drivers
v07A06298_0 .net *"_s79", 31 0, L_07A079A0; 1 drivers
v07A05E20_0 .net *"_s81", 1 0, C4<00>; 1 drivers
v07A05F80_0 .net *"_s83", 33 0, L_07A074D0; 1 drivers
v07A06660_0 .net *"_s85", 33 0, L_07A08130; 1 drivers
v07A06710_0 .net *"_s88", 1 0, C4<00>; 1 drivers
v07A05DC8_0 .net *"_s89", 33 0, C4<0000000000000000000000000000000100>; 1 drivers
v07A05FD8_0 .net *"_s91", 33 0, L_07A080D8; 1 drivers
v07A06030_0 .net *"_s93", 33 0, L_07A08290; 1 drivers
v07A06138_0 .net *"_s95", 33 0, L_07A07FD0; 1 drivers
v07A05D70_0 .net "alu_control", 0 0, C4<z>; 0 drivers
v07A065B0_0 .net "alu_result", 31 0, v079CB6B8_0; 1 drivers
v07A05CC0_0 .net "alu_src", 0 0, v079CAFD8_0; 1 drivers
v07A06608_0 .net "branch", 0 0, v079CB030_0; 1 drivers
v07A061E8_0 .net "clk", 0 0, C4<z>; 0 drivers
v07A05E78_0 .net "instruction", 31 0, v079CB8C8_0; 1 drivers
v07A063F8_0 .net "jump", 0 0, v079CB2F0_0; 1 drivers
v07A06240_0 .net "mem_read", 0 0, v079CB3F8_0; 1 drivers
v07A06558_0 .net "mem_to_reg", 0 0, v079CB348_0; 1 drivers
v07A062F0_0 .net "mem_write", 0 0, v079CB3A0_0; 1 drivers
v07A06500_0 .net "pc", 31 0, v079CB9D0_0; 1 drivers
v07A05C68_0 .net "pc_next", 31 0, L_07A08188; 1 drivers
v07A06348_0 .net "read_data", 31 0, v079CB1E8_0; 1 drivers
v07A05ED0_0 .net "read_data1", 0 0, L_07A07580; 1 drivers
v07A05F28_0 .net "read_data2", 0 0, L_07A07D10; 1 drivers
v07A05D18_0 .net "reg_dst", 0 0, v079CB558_0; 1 drivers
v07A075D8_0 .net "reg_write_addr", 4 0, L_07A07A50; 1 drivers
v07A07B00_0 .net "reg_write_data", 31 0, L_07A07E18; 1 drivers
v07A07AA8_0 .net "reg_write_enable", 0 0, v079CB818_0; 1 drivers
v07A07B58_0 .net "reset", 0 0, C4<z>; 0 drivers
L_07A07630 .part v079CB8C8_0, 26, 6;
L_07A07738 .part v079CB8C8_0, 21, 5;
L_07A07CB8 .part v079CB8C8_0, 16, 5;
L_07A07580 .part v079CAED0_0, 0, 1;
L_07A07D10 .part v079CB710_0, 0, 1;
L_07A079F8 .concat [ 1 31 0 0], L_07A07580, C4<0000000000000000000000000000000>;
L_07A07478 .part v079CB8C8_0, 0, 16;
L_07A07EC8 .concat [ 16 16 0 0], L_07A07478, C4<0000000000000000>;
L_07A07688 .concat [ 1 31 0 0], L_07A07D10, C4<0000000000000000000000000000000>;
L_07A07D68 .functor MUXZ 32, L_07A07688, L_07A07EC8, v079CAFD8_0, C4<>;
L_07A07DC0 .concat [ 1 3 0 0], C4<z>, C4<000>;
L_07A076E0 .concat [ 1 31 0 0], L_07A07D10, C4<0000000000000000000000000000000>;
L_07A07E18 .functor MUXZ 32, v079CB6B8_0, v079CB1E8_0, v079CB348_0, C4<>;
L_07A07528 .part v079CB8C8_0, 11, 5;
L_07A07790 .part v079CB8C8_0, 16, 5;
L_07A07A50 .functor MUXZ 5, L_07A07790, L_07A07528, v079CB558_0, C4<>;
L_07A077E8 .part v079CB9D0_0, 28, 4;
L_07A07840 .part v079CB8C8_0, 0, 26;
L_07A07BB0 .concat [ 2 26 4 0], C4<00>, L_07A07840, L_07A077E8;
L_07A07898 .concat [ 32 2 0 0], L_07A07BB0, C4<00>;
L_07A078F0 .cmp/eq 32, v079CB6B8_0, C4<00000000000000000000000000000000>;
L_07A07C08 .concat [ 32 2 0 0], v079CB9D0_0, C4<00>;
L_07A07C60 .arith/sum 34, L_07A07C08, C4<0000000000000000000000000000000100>;
L_07A07948 .part v079CB8C8_0, 0, 16;
L_07A07E70 .concat [ 16 18 0 0], L_07A07948, C4<000000000000000000>;
L_07A079A0 .part L_07A07E70, 0, 32;
L_07A07F20 .concat [ 2 32 0 0], C4<00>, L_07A079A0;
L_07A074D0 .arith/sum 34, L_07A07C60, L_07A07F20;
L_07A08130 .concat [ 32 2 0 0], v079CB9D0_0, C4<00>;
L_07A080D8 .arith/sum 34, L_07A08130, C4<0000000000000000000000000000000100>;
L_07A08290 .functor MUXZ 34, L_07A080D8, L_07A074D0, L_07A07290, C4<>;
L_07A07FD0 .functor MUXZ 34, L_07A08290, L_07A07898, v079CB2F0_0, C4<>;
L_07A08188 .part L_07A07FD0, 0, 32;
S_079CCD70 .scope module, "pc_reg" "pc_register" 2 12, 3 1, S_079CDAB8;
 .timescale 0 0;
v079CB978_0 .alias "clk", 0 0, v07A061E8_0;
v079CB9D0_0 .var "pc", 31 0;
v079CBA28_0 .alias "pc_next", 31 0, v07A05C68_0;
v079CBB88_0 .alias "reset", 0 0, v07A07B58_0;
E_079CA4A8 .event posedge, v079CBB88_0, v079CB298_0;
S_079CD2C0 .scope module, "inst_mem" "instruction_memory" 2 20, 4 1, S_079CDAB8;
 .timescale 0 0;
v079CB7C0_0 .alias "address", 31 0, v07A06500_0;
v079CB8C8_0 .var "instruction", 31 0;
v079CB920 .array "memory", 255 0, 31 0;
v079CB920_0 .array/port v079CB920, 0;
v079CB920_1 .array/port v079CB920, 1;
v079CB920_2 .array/port v079CB920, 2;
E_079CA188/0 .event edge, v079CB7C0_0, v079CB920_0, v079CB920_1, v079CB920_2;
v079CB920_3 .array/port v079CB920, 3;
v079CB920_4 .array/port v079CB920, 4;
v079CB920_5 .array/port v079CB920, 5;
v079CB920_6 .array/port v079CB920, 6;
E_079CA188/1 .event edge, v079CB920_3, v079CB920_4, v079CB920_5, v079CB920_6;
v079CB920_7 .array/port v079CB920, 7;
v079CB920_8 .array/port v079CB920, 8;
v079CB920_9 .array/port v079CB920, 9;
v079CB920_10 .array/port v079CB920, 10;
E_079CA188/2 .event edge, v079CB920_7, v079CB920_8, v079CB920_9, v079CB920_10;
v079CB920_11 .array/port v079CB920, 11;
v079CB920_12 .array/port v079CB920, 12;
v079CB920_13 .array/port v079CB920, 13;
v079CB920_14 .array/port v079CB920, 14;
E_079CA188/3 .event edge, v079CB920_11, v079CB920_12, v079CB920_13, v079CB920_14;
v079CB920_15 .array/port v079CB920, 15;
v079CB920_16 .array/port v079CB920, 16;
v079CB920_17 .array/port v079CB920, 17;
v079CB920_18 .array/port v079CB920, 18;
E_079CA188/4 .event edge, v079CB920_15, v079CB920_16, v079CB920_17, v079CB920_18;
v079CB920_19 .array/port v079CB920, 19;
v079CB920_20 .array/port v079CB920, 20;
v079CB920_21 .array/port v079CB920, 21;
v079CB920_22 .array/port v079CB920, 22;
E_079CA188/5 .event edge, v079CB920_19, v079CB920_20, v079CB920_21, v079CB920_22;
v079CB920_23 .array/port v079CB920, 23;
v079CB920_24 .array/port v079CB920, 24;
v079CB920_25 .array/port v079CB920, 25;
v079CB920_26 .array/port v079CB920, 26;
E_079CA188/6 .event edge, v079CB920_23, v079CB920_24, v079CB920_25, v079CB920_26;
v079CB920_27 .array/port v079CB920, 27;
v079CB920_28 .array/port v079CB920, 28;
v079CB920_29 .array/port v079CB920, 29;
v079CB920_30 .array/port v079CB920, 30;
E_079CA188/7 .event edge, v079CB920_27, v079CB920_28, v079CB920_29, v079CB920_30;
v079CB920_31 .array/port v079CB920, 31;
v079CB920_32 .array/port v079CB920, 32;
v079CB920_33 .array/port v079CB920, 33;
v079CB920_34 .array/port v079CB920, 34;
E_079CA188/8 .event edge, v079CB920_31, v079CB920_32, v079CB920_33, v079CB920_34;
v079CB920_35 .array/port v079CB920, 35;
v079CB920_36 .array/port v079CB920, 36;
v079CB920_37 .array/port v079CB920, 37;
v079CB920_38 .array/port v079CB920, 38;
E_079CA188/9 .event edge, v079CB920_35, v079CB920_36, v079CB920_37, v079CB920_38;
v079CB920_39 .array/port v079CB920, 39;
v079CB920_40 .array/port v079CB920, 40;
v079CB920_41 .array/port v079CB920, 41;
v079CB920_42 .array/port v079CB920, 42;
E_079CA188/10 .event edge, v079CB920_39, v079CB920_40, v079CB920_41, v079CB920_42;
v079CB920_43 .array/port v079CB920, 43;
v079CB920_44 .array/port v079CB920, 44;
v079CB920_45 .array/port v079CB920, 45;
v079CB920_46 .array/port v079CB920, 46;
E_079CA188/11 .event edge, v079CB920_43, v079CB920_44, v079CB920_45, v079CB920_46;
v079CB920_47 .array/port v079CB920, 47;
v079CB920_48 .array/port v079CB920, 48;
v079CB920_49 .array/port v079CB920, 49;
v079CB920_50 .array/port v079CB920, 50;
E_079CA188/12 .event edge, v079CB920_47, v079CB920_48, v079CB920_49, v079CB920_50;
v079CB920_51 .array/port v079CB920, 51;
v079CB920_52 .array/port v079CB920, 52;
v079CB920_53 .array/port v079CB920, 53;
v079CB920_54 .array/port v079CB920, 54;
E_079CA188/13 .event edge, v079CB920_51, v079CB920_52, v079CB920_53, v079CB920_54;
v079CB920_55 .array/port v079CB920, 55;
v079CB920_56 .array/port v079CB920, 56;
v079CB920_57 .array/port v079CB920, 57;
v079CB920_58 .array/port v079CB920, 58;
E_079CA188/14 .event edge, v079CB920_55, v079CB920_56, v079CB920_57, v079CB920_58;
v079CB920_59 .array/port v079CB920, 59;
v079CB920_60 .array/port v079CB920, 60;
v079CB920_61 .array/port v079CB920, 61;
v079CB920_62 .array/port v079CB920, 62;
E_079CA188/15 .event edge, v079CB920_59, v079CB920_60, v079CB920_61, v079CB920_62;
v079CB920_63 .array/port v079CB920, 63;
v079CB920_64 .array/port v079CB920, 64;
v079CB920_65 .array/port v079CB920, 65;
v079CB920_66 .array/port v079CB920, 66;
E_079CA188/16 .event edge, v079CB920_63, v079CB920_64, v079CB920_65, v079CB920_66;
v079CB920_67 .array/port v079CB920, 67;
v079CB920_68 .array/port v079CB920, 68;
v079CB920_69 .array/port v079CB920, 69;
v079CB920_70 .array/port v079CB920, 70;
E_079CA188/17 .event edge, v079CB920_67, v079CB920_68, v079CB920_69, v079CB920_70;
v079CB920_71 .array/port v079CB920, 71;
v079CB920_72 .array/port v079CB920, 72;
v079CB920_73 .array/port v079CB920, 73;
v079CB920_74 .array/port v079CB920, 74;
E_079CA188/18 .event edge, v079CB920_71, v079CB920_72, v079CB920_73, v079CB920_74;
v079CB920_75 .array/port v079CB920, 75;
v079CB920_76 .array/port v079CB920, 76;
v079CB920_77 .array/port v079CB920, 77;
v079CB920_78 .array/port v079CB920, 78;
E_079CA188/19 .event edge, v079CB920_75, v079CB920_76, v079CB920_77, v079CB920_78;
v079CB920_79 .array/port v079CB920, 79;
v079CB920_80 .array/port v079CB920, 80;
v079CB920_81 .array/port v079CB920, 81;
v079CB920_82 .array/port v079CB920, 82;
E_079CA188/20 .event edge, v079CB920_79, v079CB920_80, v079CB920_81, v079CB920_82;
v079CB920_83 .array/port v079CB920, 83;
v079CB920_84 .array/port v079CB920, 84;
v079CB920_85 .array/port v079CB920, 85;
v079CB920_86 .array/port v079CB920, 86;
E_079CA188/21 .event edge, v079CB920_83, v079CB920_84, v079CB920_85, v079CB920_86;
v079CB920_87 .array/port v079CB920, 87;
v079CB920_88 .array/port v079CB920, 88;
v079CB920_89 .array/port v079CB920, 89;
v079CB920_90 .array/port v079CB920, 90;
E_079CA188/22 .event edge, v079CB920_87, v079CB920_88, v079CB920_89, v079CB920_90;
v079CB920_91 .array/port v079CB920, 91;
v079CB920_92 .array/port v079CB920, 92;
v079CB920_93 .array/port v079CB920, 93;
v079CB920_94 .array/port v079CB920, 94;
E_079CA188/23 .event edge, v079CB920_91, v079CB920_92, v079CB920_93, v079CB920_94;
v079CB920_95 .array/port v079CB920, 95;
v079CB920_96 .array/port v079CB920, 96;
v079CB920_97 .array/port v079CB920, 97;
v079CB920_98 .array/port v079CB920, 98;
E_079CA188/24 .event edge, v079CB920_95, v079CB920_96, v079CB920_97, v079CB920_98;
v079CB920_99 .array/port v079CB920, 99;
v079CB920_100 .array/port v079CB920, 100;
v079CB920_101 .array/port v079CB920, 101;
v079CB920_102 .array/port v079CB920, 102;
E_079CA188/25 .event edge, v079CB920_99, v079CB920_100, v079CB920_101, v079CB920_102;
v079CB920_103 .array/port v079CB920, 103;
v079CB920_104 .array/port v079CB920, 104;
v079CB920_105 .array/port v079CB920, 105;
v079CB920_106 .array/port v079CB920, 106;
E_079CA188/26 .event edge, v079CB920_103, v079CB920_104, v079CB920_105, v079CB920_106;
v079CB920_107 .array/port v079CB920, 107;
v079CB920_108 .array/port v079CB920, 108;
v079CB920_109 .array/port v079CB920, 109;
v079CB920_110 .array/port v079CB920, 110;
E_079CA188/27 .event edge, v079CB920_107, v079CB920_108, v079CB920_109, v079CB920_110;
v079CB920_111 .array/port v079CB920, 111;
v079CB920_112 .array/port v079CB920, 112;
v079CB920_113 .array/port v079CB920, 113;
v079CB920_114 .array/port v079CB920, 114;
E_079CA188/28 .event edge, v079CB920_111, v079CB920_112, v079CB920_113, v079CB920_114;
v079CB920_115 .array/port v079CB920, 115;
v079CB920_116 .array/port v079CB920, 116;
v079CB920_117 .array/port v079CB920, 117;
v079CB920_118 .array/port v079CB920, 118;
E_079CA188/29 .event edge, v079CB920_115, v079CB920_116, v079CB920_117, v079CB920_118;
v079CB920_119 .array/port v079CB920, 119;
v079CB920_120 .array/port v079CB920, 120;
v079CB920_121 .array/port v079CB920, 121;
v079CB920_122 .array/port v079CB920, 122;
E_079CA188/30 .event edge, v079CB920_119, v079CB920_120, v079CB920_121, v079CB920_122;
v079CB920_123 .array/port v079CB920, 123;
v079CB920_124 .array/port v079CB920, 124;
v079CB920_125 .array/port v079CB920, 125;
v079CB920_126 .array/port v079CB920, 126;
E_079CA188/31 .event edge, v079CB920_123, v079CB920_124, v079CB920_125, v079CB920_126;
v079CB920_127 .array/port v079CB920, 127;
v079CB920_128 .array/port v079CB920, 128;
v079CB920_129 .array/port v079CB920, 129;
v079CB920_130 .array/port v079CB920, 130;
E_079CA188/32 .event edge, v079CB920_127, v079CB920_128, v079CB920_129, v079CB920_130;
v079CB920_131 .array/port v079CB920, 131;
v079CB920_132 .array/port v079CB920, 132;
v079CB920_133 .array/port v079CB920, 133;
v079CB920_134 .array/port v079CB920, 134;
E_079CA188/33 .event edge, v079CB920_131, v079CB920_132, v079CB920_133, v079CB920_134;
v079CB920_135 .array/port v079CB920, 135;
v079CB920_136 .array/port v079CB920, 136;
v079CB920_137 .array/port v079CB920, 137;
v079CB920_138 .array/port v079CB920, 138;
E_079CA188/34 .event edge, v079CB920_135, v079CB920_136, v079CB920_137, v079CB920_138;
v079CB920_139 .array/port v079CB920, 139;
v079CB920_140 .array/port v079CB920, 140;
v079CB920_141 .array/port v079CB920, 141;
v079CB920_142 .array/port v079CB920, 142;
E_079CA188/35 .event edge, v079CB920_139, v079CB920_140, v079CB920_141, v079CB920_142;
v079CB920_143 .array/port v079CB920, 143;
v079CB920_144 .array/port v079CB920, 144;
v079CB920_145 .array/port v079CB920, 145;
v079CB920_146 .array/port v079CB920, 146;
E_079CA188/36 .event edge, v079CB920_143, v079CB920_144, v079CB920_145, v079CB920_146;
v079CB920_147 .array/port v079CB920, 147;
v079CB920_148 .array/port v079CB920, 148;
v079CB920_149 .array/port v079CB920, 149;
v079CB920_150 .array/port v079CB920, 150;
E_079CA188/37 .event edge, v079CB920_147, v079CB920_148, v079CB920_149, v079CB920_150;
v079CB920_151 .array/port v079CB920, 151;
v079CB920_152 .array/port v079CB920, 152;
v079CB920_153 .array/port v079CB920, 153;
v079CB920_154 .array/port v079CB920, 154;
E_079CA188/38 .event edge, v079CB920_151, v079CB920_152, v079CB920_153, v079CB920_154;
v079CB920_155 .array/port v079CB920, 155;
v079CB920_156 .array/port v079CB920, 156;
v079CB920_157 .array/port v079CB920, 157;
v079CB920_158 .array/port v079CB920, 158;
E_079CA188/39 .event edge, v079CB920_155, v079CB920_156, v079CB920_157, v079CB920_158;
v079CB920_159 .array/port v079CB920, 159;
v079CB920_160 .array/port v079CB920, 160;
v079CB920_161 .array/port v079CB920, 161;
v079CB920_162 .array/port v079CB920, 162;
E_079CA188/40 .event edge, v079CB920_159, v079CB920_160, v079CB920_161, v079CB920_162;
v079CB920_163 .array/port v079CB920, 163;
v079CB920_164 .array/port v079CB920, 164;
v079CB920_165 .array/port v079CB920, 165;
v079CB920_166 .array/port v079CB920, 166;
E_079CA188/41 .event edge, v079CB920_163, v079CB920_164, v079CB920_165, v079CB920_166;
v079CB920_167 .array/port v079CB920, 167;
v079CB920_168 .array/port v079CB920, 168;
v079CB920_169 .array/port v079CB920, 169;
v079CB920_170 .array/port v079CB920, 170;
E_079CA188/42 .event edge, v079CB920_167, v079CB920_168, v079CB920_169, v079CB920_170;
v079CB920_171 .array/port v079CB920, 171;
v079CB920_172 .array/port v079CB920, 172;
v079CB920_173 .array/port v079CB920, 173;
v079CB920_174 .array/port v079CB920, 174;
E_079CA188/43 .event edge, v079CB920_171, v079CB920_172, v079CB920_173, v079CB920_174;
v079CB920_175 .array/port v079CB920, 175;
v079CB920_176 .array/port v079CB920, 176;
v079CB920_177 .array/port v079CB920, 177;
v079CB920_178 .array/port v079CB920, 178;
E_079CA188/44 .event edge, v079CB920_175, v079CB920_176, v079CB920_177, v079CB920_178;
v079CB920_179 .array/port v079CB920, 179;
v079CB920_180 .array/port v079CB920, 180;
v079CB920_181 .array/port v079CB920, 181;
v079CB920_182 .array/port v079CB920, 182;
E_079CA188/45 .event edge, v079CB920_179, v079CB920_180, v079CB920_181, v079CB920_182;
v079CB920_183 .array/port v079CB920, 183;
v079CB920_184 .array/port v079CB920, 184;
v079CB920_185 .array/port v079CB920, 185;
v079CB920_186 .array/port v079CB920, 186;
E_079CA188/46 .event edge, v079CB920_183, v079CB920_184, v079CB920_185, v079CB920_186;
v079CB920_187 .array/port v079CB920, 187;
v079CB920_188 .array/port v079CB920, 188;
v079CB920_189 .array/port v079CB920, 189;
v079CB920_190 .array/port v079CB920, 190;
E_079CA188/47 .event edge, v079CB920_187, v079CB920_188, v079CB920_189, v079CB920_190;
v079CB920_191 .array/port v079CB920, 191;
v079CB920_192 .array/port v079CB920, 192;
v079CB920_193 .array/port v079CB920, 193;
v079CB920_194 .array/port v079CB920, 194;
E_079CA188/48 .event edge, v079CB920_191, v079CB920_192, v079CB920_193, v079CB920_194;
v079CB920_195 .array/port v079CB920, 195;
v079CB920_196 .array/port v079CB920, 196;
v079CB920_197 .array/port v079CB920, 197;
v079CB920_198 .array/port v079CB920, 198;
E_079CA188/49 .event edge, v079CB920_195, v079CB920_196, v079CB920_197, v079CB920_198;
v079CB920_199 .array/port v079CB920, 199;
v079CB920_200 .array/port v079CB920, 200;
v079CB920_201 .array/port v079CB920, 201;
v079CB920_202 .array/port v079CB920, 202;
E_079CA188/50 .event edge, v079CB920_199, v079CB920_200, v079CB920_201, v079CB920_202;
v079CB920_203 .array/port v079CB920, 203;
v079CB920_204 .array/port v079CB920, 204;
v079CB920_205 .array/port v079CB920, 205;
v079CB920_206 .array/port v079CB920, 206;
E_079CA188/51 .event edge, v079CB920_203, v079CB920_204, v079CB920_205, v079CB920_206;
v079CB920_207 .array/port v079CB920, 207;
v079CB920_208 .array/port v079CB920, 208;
v079CB920_209 .array/port v079CB920, 209;
v079CB920_210 .array/port v079CB920, 210;
E_079CA188/52 .event edge, v079CB920_207, v079CB920_208, v079CB920_209, v079CB920_210;
v079CB920_211 .array/port v079CB920, 211;
v079CB920_212 .array/port v079CB920, 212;
v079CB920_213 .array/port v079CB920, 213;
v079CB920_214 .array/port v079CB920, 214;
E_079CA188/53 .event edge, v079CB920_211, v079CB920_212, v079CB920_213, v079CB920_214;
v079CB920_215 .array/port v079CB920, 215;
v079CB920_216 .array/port v079CB920, 216;
v079CB920_217 .array/port v079CB920, 217;
v079CB920_218 .array/port v079CB920, 218;
E_079CA188/54 .event edge, v079CB920_215, v079CB920_216, v079CB920_217, v079CB920_218;
v079CB920_219 .array/port v079CB920, 219;
v079CB920_220 .array/port v079CB920, 220;
v079CB920_221 .array/port v079CB920, 221;
v079CB920_222 .array/port v079CB920, 222;
E_079CA188/55 .event edge, v079CB920_219, v079CB920_220, v079CB920_221, v079CB920_222;
v079CB920_223 .array/port v079CB920, 223;
v079CB920_224 .array/port v079CB920, 224;
v079CB920_225 .array/port v079CB920, 225;
v079CB920_226 .array/port v079CB920, 226;
E_079CA188/56 .event edge, v079CB920_223, v079CB920_224, v079CB920_225, v079CB920_226;
v079CB920_227 .array/port v079CB920, 227;
v079CB920_228 .array/port v079CB920, 228;
v079CB920_229 .array/port v079CB920, 229;
v079CB920_230 .array/port v079CB920, 230;
E_079CA188/57 .event edge, v079CB920_227, v079CB920_228, v079CB920_229, v079CB920_230;
v079CB920_231 .array/port v079CB920, 231;
v079CB920_232 .array/port v079CB920, 232;
v079CB920_233 .array/port v079CB920, 233;
v079CB920_234 .array/port v079CB920, 234;
E_079CA188/58 .event edge, v079CB920_231, v079CB920_232, v079CB920_233, v079CB920_234;
v079CB920_235 .array/port v079CB920, 235;
v079CB920_236 .array/port v079CB920, 236;
v079CB920_237 .array/port v079CB920, 237;
v079CB920_238 .array/port v079CB920, 238;
E_079CA188/59 .event edge, v079CB920_235, v079CB920_236, v079CB920_237, v079CB920_238;
v079CB920_239 .array/port v079CB920, 239;
v079CB920_240 .array/port v079CB920, 240;
v079CB920_241 .array/port v079CB920, 241;
v079CB920_242 .array/port v079CB920, 242;
E_079CA188/60 .event edge, v079CB920_239, v079CB920_240, v079CB920_241, v079CB920_242;
v079CB920_243 .array/port v079CB920, 243;
v079CB920_244 .array/port v079CB920, 244;
v079CB920_245 .array/port v079CB920, 245;
v079CB920_246 .array/port v079CB920, 246;
E_079CA188/61 .event edge, v079CB920_243, v079CB920_244, v079CB920_245, v079CB920_246;
v079CB920_247 .array/port v079CB920, 247;
v079CB920_248 .array/port v079CB920, 248;
v079CB920_249 .array/port v079CB920, 249;
v079CB920_250 .array/port v079CB920, 250;
E_079CA188/62 .event edge, v079CB920_247, v079CB920_248, v079CB920_249, v079CB920_250;
v079CB920_251 .array/port v079CB920, 251;
v079CB920_252 .array/port v079CB920, 252;
v079CB920_253 .array/port v079CB920, 253;
v079CB920_254 .array/port v079CB920, 254;
E_079CA188/63 .event edge, v079CB920_251, v079CB920_252, v079CB920_253, v079CB920_254;
v079CB920_255 .array/port v079CB920, 255;
E_079CA188/64 .event edge, v079CB920_255;
E_079CA188 .event/or E_079CA188/0, E_079CA188/1, E_079CA188/2, E_079CA188/3, E_079CA188/4, E_079CA188/5, E_079CA188/6, E_079CA188/7, E_079CA188/8, E_079CA188/9, E_079CA188/10, E_079CA188/11, E_079CA188/12, E_079CA188/13, E_079CA188/14, E_079CA188/15, E_079CA188/16, E_079CA188/17, E_079CA188/18, E_079CA188/19, E_079CA188/20, E_079CA188/21, E_079CA188/22, E_079CA188/23, E_079CA188/24, E_079CA188/25, E_079CA188/26, E_079CA188/27, E_079CA188/28, E_079CA188/29, E_079CA188/30, E_079CA188/31, E_079CA188/32, E_079CA188/33, E_079CA188/34, E_079CA188/35, E_079CA188/36, E_079CA188/37, E_079CA188/38, E_079CA188/39, E_079CA188/40, E_079CA188/41, E_079CA188/42, E_079CA188/43, E_079CA188/44, E_079CA188/45, E_079CA188/46, E_079CA188/47, E_079CA188/48, E_079CA188/49, E_079CA188/50, E_079CA188/51, E_079CA188/52, E_079CA188/53, E_079CA188/54, E_079CA188/55, E_079CA188/56, E_079CA188/57, E_079CA188/58, E_079CA188/59, E_079CA188/60, E_079CA188/61, E_079CA188/62, E_079CA188/63, E_079CA188/64;
S_079CD5F0 .scope module, "ctrl" "control_unit" 2 26, 5 1, S_079CDAB8;
 .timescale 0 0;
v079CAFD8_0 .var "alu_src", 0 0;
v079CB030_0 .var "branch", 0 0;
v079CB2F0_0 .var "jump", 0 0;
v079CB3F8_0 .var "mem_read", 0 0;
v079CB348_0 .var "mem_to_reg", 0 0;
v079CB3A0_0 .var "mem_write", 0 0;
v079CB4A8_0 .net "opcode", 5 0, L_07A07630; 1 drivers
v079CB558_0 .var "reg_dst", 0 0;
v079CB818_0 .var "reg_write", 0 0;
E_079CA2E8 .event edge, v079CB4A8_0;
S_079CD920 .scope module, "reg_file" "register_file" 2 39, 6 1, S_079CDAB8;
 .timescale 0 0;
v079CB298_0 .alias "clk", 0 0, v07A061E8_0;
v079CAED0_0 .var "read_data1", 31 0;
v079CB710_0 .var "read_data2", 31 0;
v079CB500_0 .net "read_reg1", 4 0, L_07A07738; 1 drivers
v079CACC0_0 .net "read_reg2", 4 0, L_07A07CB8; 1 drivers
v079CAD18_0 .alias "reg_write_addr", 4 0, v07A075D8_0;
v079CAE78_0 .alias "reg_write_data", 31 0, v07A07B00_0;
v079CAE20_0 .alias "reg_write_enable", 0 0, v07A07AA8_0;
v079CAF80 .array "registers", 31 0, 31 0;
v079CAF80_0 .array/port v079CAF80, 0;
v079CAF80_1 .array/port v079CAF80, 1;
v079CAF80_2 .array/port v079CAF80, 2;
E_079CA0A8/0 .event edge, v079CB500_0, v079CAF80_0, v079CAF80_1, v079CAF80_2;
v079CAF80_3 .array/port v079CAF80, 3;
v079CAF80_4 .array/port v079CAF80, 4;
v079CAF80_5 .array/port v079CAF80, 5;
v079CAF80_6 .array/port v079CAF80, 6;
E_079CA0A8/1 .event edge, v079CAF80_3, v079CAF80_4, v079CAF80_5, v079CAF80_6;
v079CAF80_7 .array/port v079CAF80, 7;
v079CAF80_8 .array/port v079CAF80, 8;
v079CAF80_9 .array/port v079CAF80, 9;
v079CAF80_10 .array/port v079CAF80, 10;
E_079CA0A8/2 .event edge, v079CAF80_7, v079CAF80_8, v079CAF80_9, v079CAF80_10;
v079CAF80_11 .array/port v079CAF80, 11;
v079CAF80_12 .array/port v079CAF80, 12;
v079CAF80_13 .array/port v079CAF80, 13;
v079CAF80_14 .array/port v079CAF80, 14;
E_079CA0A8/3 .event edge, v079CAF80_11, v079CAF80_12, v079CAF80_13, v079CAF80_14;
v079CAF80_15 .array/port v079CAF80, 15;
v079CAF80_16 .array/port v079CAF80, 16;
v079CAF80_17 .array/port v079CAF80, 17;
v079CAF80_18 .array/port v079CAF80, 18;
E_079CA0A8/4 .event edge, v079CAF80_15, v079CAF80_16, v079CAF80_17, v079CAF80_18;
v079CAF80_19 .array/port v079CAF80, 19;
v079CAF80_20 .array/port v079CAF80, 20;
v079CAF80_21 .array/port v079CAF80, 21;
v079CAF80_22 .array/port v079CAF80, 22;
E_079CA0A8/5 .event edge, v079CAF80_19, v079CAF80_20, v079CAF80_21, v079CAF80_22;
v079CAF80_23 .array/port v079CAF80, 23;
v079CAF80_24 .array/port v079CAF80, 24;
v079CAF80_25 .array/port v079CAF80, 25;
v079CAF80_26 .array/port v079CAF80, 26;
E_079CA0A8/6 .event edge, v079CAF80_23, v079CAF80_24, v079CAF80_25, v079CAF80_26;
v079CAF80_27 .array/port v079CAF80, 27;
v079CAF80_28 .array/port v079CAF80, 28;
v079CAF80_29 .array/port v079CAF80, 29;
v079CAF80_30 .array/port v079CAF80, 30;
E_079CA0A8/7 .event edge, v079CAF80_27, v079CAF80_28, v079CAF80_29, v079CAF80_30;
v079CAF80_31 .array/port v079CAF80, 31;
E_079CA0A8/8 .event edge, v079CAF80_31, v079CACC0_0;
E_079CA0A8 .event/or E_079CA0A8/0, E_079CA0A8/1, E_079CA0A8/2, E_079CA0A8/3, E_079CA0A8/4, E_079CA0A8/5, E_079CA0A8/6, E_079CA0A8/7, E_079CA0A8/8;
E_079CA268 .event posedge, v079CB298_0;
S_079CCF90 .scope module, "alu_unit" "alu" 2 51, 7 1, S_079CDAB8;
 .timescale 0 0;
v079CAC68_0 .net "alu_control", 3 0, L_07A07DC0; 1 drivers
v079CB6B8_0 .var "alu_result", 31 0;
v079CB240_0 .net "input1", 31 0, L_07A079F8; 1 drivers
v079CAF28_0 .net "input2", 31 0, L_07A07D68; 1 drivers
E_079CA028 .event edge, v079CAC68_0, v079CB240_0, v079CAF28_0;
S_079CDB40 .scope module, "data_mem" "data_memory" 2 59, 8 1, S_079CDAB8;
 .timescale 0 0;
v079CB138_0 .alias "address", 31 0, v07A065B0_0;
v079CB0E0_0 .alias "mem_read", 0 0, v07A06240_0;
v079CB190_0 .alias "mem_write", 0 0, v07A062F0_0;
v079CB608 .array "memory", 255 0, 31 0;
v079CB1E8_0 .var "read_data", 31 0;
v079CB660_0 .net "write_data", 31 0, L_07A076E0; 1 drivers
v079CB608_0 .array/port v079CB608, 0;
v079CB608_1 .array/port v079CB608, 1;
E_079CA0C8/0 .event edge, v079CB0E0_0, v079CB138_0, v079CB608_0, v079CB608_1;
v079CB608_2 .array/port v079CB608, 2;
v079CB608_3 .array/port v079CB608, 3;
v079CB608_4 .array/port v079CB608, 4;
v079CB608_5 .array/port v079CB608, 5;
E_079CA0C8/1 .event edge, v079CB608_2, v079CB608_3, v079CB608_4, v079CB608_5;
v079CB608_6 .array/port v079CB608, 6;
v079CB608_7 .array/port v079CB608, 7;
v079CB608_8 .array/port v079CB608, 8;
v079CB608_9 .array/port v079CB608, 9;
E_079CA0C8/2 .event edge, v079CB608_6, v079CB608_7, v079CB608_8, v079CB608_9;
v079CB608_10 .array/port v079CB608, 10;
v079CB608_11 .array/port v079CB608, 11;
v079CB608_12 .array/port v079CB608, 12;
v079CB608_13 .array/port v079CB608, 13;
E_079CA0C8/3 .event edge, v079CB608_10, v079CB608_11, v079CB608_12, v079CB608_13;
v079CB608_14 .array/port v079CB608, 14;
v079CB608_15 .array/port v079CB608, 15;
v079CB608_16 .array/port v079CB608, 16;
v079CB608_17 .array/port v079CB608, 17;
E_079CA0C8/4 .event edge, v079CB608_14, v079CB608_15, v079CB608_16, v079CB608_17;
v079CB608_18 .array/port v079CB608, 18;
v079CB608_19 .array/port v079CB608, 19;
v079CB608_20 .array/port v079CB608, 20;
v079CB608_21 .array/port v079CB608, 21;
E_079CA0C8/5 .event edge, v079CB608_18, v079CB608_19, v079CB608_20, v079CB608_21;
v079CB608_22 .array/port v079CB608, 22;
v079CB608_23 .array/port v079CB608, 23;
v079CB608_24 .array/port v079CB608, 24;
v079CB608_25 .array/port v079CB608, 25;
E_079CA0C8/6 .event edge, v079CB608_22, v079CB608_23, v079CB608_24, v079CB608_25;
v079CB608_26 .array/port v079CB608, 26;
v079CB608_27 .array/port v079CB608, 27;
v079CB608_28 .array/port v079CB608, 28;
v079CB608_29 .array/port v079CB608, 29;
E_079CA0C8/7 .event edge, v079CB608_26, v079CB608_27, v079CB608_28, v079CB608_29;
v079CB608_30 .array/port v079CB608, 30;
v079CB608_31 .array/port v079CB608, 31;
v079CB608_32 .array/port v079CB608, 32;
v079CB608_33 .array/port v079CB608, 33;
E_079CA0C8/8 .event edge, v079CB608_30, v079CB608_31, v079CB608_32, v079CB608_33;
v079CB608_34 .array/port v079CB608, 34;
v079CB608_35 .array/port v079CB608, 35;
v079CB608_36 .array/port v079CB608, 36;
v079CB608_37 .array/port v079CB608, 37;
E_079CA0C8/9 .event edge, v079CB608_34, v079CB608_35, v079CB608_36, v079CB608_37;
v079CB608_38 .array/port v079CB608, 38;
v079CB608_39 .array/port v079CB608, 39;
v079CB608_40 .array/port v079CB608, 40;
v079CB608_41 .array/port v079CB608, 41;
E_079CA0C8/10 .event edge, v079CB608_38, v079CB608_39, v079CB608_40, v079CB608_41;
v079CB608_42 .array/port v079CB608, 42;
v079CB608_43 .array/port v079CB608, 43;
v079CB608_44 .array/port v079CB608, 44;
v079CB608_45 .array/port v079CB608, 45;
E_079CA0C8/11 .event edge, v079CB608_42, v079CB608_43, v079CB608_44, v079CB608_45;
v079CB608_46 .array/port v079CB608, 46;
v079CB608_47 .array/port v079CB608, 47;
v079CB608_48 .array/port v079CB608, 48;
v079CB608_49 .array/port v079CB608, 49;
E_079CA0C8/12 .event edge, v079CB608_46, v079CB608_47, v079CB608_48, v079CB608_49;
v079CB608_50 .array/port v079CB608, 50;
v079CB608_51 .array/port v079CB608, 51;
v079CB608_52 .array/port v079CB608, 52;
v079CB608_53 .array/port v079CB608, 53;
E_079CA0C8/13 .event edge, v079CB608_50, v079CB608_51, v079CB608_52, v079CB608_53;
v079CB608_54 .array/port v079CB608, 54;
v079CB608_55 .array/port v079CB608, 55;
v079CB608_56 .array/port v079CB608, 56;
v079CB608_57 .array/port v079CB608, 57;
E_079CA0C8/14 .event edge, v079CB608_54, v079CB608_55, v079CB608_56, v079CB608_57;
v079CB608_58 .array/port v079CB608, 58;
v079CB608_59 .array/port v079CB608, 59;
v079CB608_60 .array/port v079CB608, 60;
v079CB608_61 .array/port v079CB608, 61;
E_079CA0C8/15 .event edge, v079CB608_58, v079CB608_59, v079CB608_60, v079CB608_61;
v079CB608_62 .array/port v079CB608, 62;
v079CB608_63 .array/port v079CB608, 63;
v079CB608_64 .array/port v079CB608, 64;
v079CB608_65 .array/port v079CB608, 65;
E_079CA0C8/16 .event edge, v079CB608_62, v079CB608_63, v079CB608_64, v079CB608_65;
v079CB608_66 .array/port v079CB608, 66;
v079CB608_67 .array/port v079CB608, 67;
v079CB608_68 .array/port v079CB608, 68;
v079CB608_69 .array/port v079CB608, 69;
E_079CA0C8/17 .event edge, v079CB608_66, v079CB608_67, v079CB608_68, v079CB608_69;
v079CB608_70 .array/port v079CB608, 70;
v079CB608_71 .array/port v079CB608, 71;
v079CB608_72 .array/port v079CB608, 72;
v079CB608_73 .array/port v079CB608, 73;
E_079CA0C8/18 .event edge, v079CB608_70, v079CB608_71, v079CB608_72, v079CB608_73;
v079CB608_74 .array/port v079CB608, 74;
v079CB608_75 .array/port v079CB608, 75;
v079CB608_76 .array/port v079CB608, 76;
v079CB608_77 .array/port v079CB608, 77;
E_079CA0C8/19 .event edge, v079CB608_74, v079CB608_75, v079CB608_76, v079CB608_77;
v079CB608_78 .array/port v079CB608, 78;
v079CB608_79 .array/port v079CB608, 79;
v079CB608_80 .array/port v079CB608, 80;
v079CB608_81 .array/port v079CB608, 81;
E_079CA0C8/20 .event edge, v079CB608_78, v079CB608_79, v079CB608_80, v079CB608_81;
v079CB608_82 .array/port v079CB608, 82;
v079CB608_83 .array/port v079CB608, 83;
v079CB608_84 .array/port v079CB608, 84;
v079CB608_85 .array/port v079CB608, 85;
E_079CA0C8/21 .event edge, v079CB608_82, v079CB608_83, v079CB608_84, v079CB608_85;
v079CB608_86 .array/port v079CB608, 86;
v079CB608_87 .array/port v079CB608, 87;
v079CB608_88 .array/port v079CB608, 88;
v079CB608_89 .array/port v079CB608, 89;
E_079CA0C8/22 .event edge, v079CB608_86, v079CB608_87, v079CB608_88, v079CB608_89;
v079CB608_90 .array/port v079CB608, 90;
v079CB608_91 .array/port v079CB608, 91;
v079CB608_92 .array/port v079CB608, 92;
v079CB608_93 .array/port v079CB608, 93;
E_079CA0C8/23 .event edge, v079CB608_90, v079CB608_91, v079CB608_92, v079CB608_93;
v079CB608_94 .array/port v079CB608, 94;
v079CB608_95 .array/port v079CB608, 95;
v079CB608_96 .array/port v079CB608, 96;
v079CB608_97 .array/port v079CB608, 97;
E_079CA0C8/24 .event edge, v079CB608_94, v079CB608_95, v079CB608_96, v079CB608_97;
v079CB608_98 .array/port v079CB608, 98;
v079CB608_99 .array/port v079CB608, 99;
v079CB608_100 .array/port v079CB608, 100;
v079CB608_101 .array/port v079CB608, 101;
E_079CA0C8/25 .event edge, v079CB608_98, v079CB608_99, v079CB608_100, v079CB608_101;
v079CB608_102 .array/port v079CB608, 102;
v079CB608_103 .array/port v079CB608, 103;
v079CB608_104 .array/port v079CB608, 104;
v079CB608_105 .array/port v079CB608, 105;
E_079CA0C8/26 .event edge, v079CB608_102, v079CB608_103, v079CB608_104, v079CB608_105;
v079CB608_106 .array/port v079CB608, 106;
v079CB608_107 .array/port v079CB608, 107;
v079CB608_108 .array/port v079CB608, 108;
v079CB608_109 .array/port v079CB608, 109;
E_079CA0C8/27 .event edge, v079CB608_106, v079CB608_107, v079CB608_108, v079CB608_109;
v079CB608_110 .array/port v079CB608, 110;
v079CB608_111 .array/port v079CB608, 111;
v079CB608_112 .array/port v079CB608, 112;
v079CB608_113 .array/port v079CB608, 113;
E_079CA0C8/28 .event edge, v079CB608_110, v079CB608_111, v079CB608_112, v079CB608_113;
v079CB608_114 .array/port v079CB608, 114;
v079CB608_115 .array/port v079CB608, 115;
v079CB608_116 .array/port v079CB608, 116;
v079CB608_117 .array/port v079CB608, 117;
E_079CA0C8/29 .event edge, v079CB608_114, v079CB608_115, v079CB608_116, v079CB608_117;
v079CB608_118 .array/port v079CB608, 118;
v079CB608_119 .array/port v079CB608, 119;
v079CB608_120 .array/port v079CB608, 120;
v079CB608_121 .array/port v079CB608, 121;
E_079CA0C8/30 .event edge, v079CB608_118, v079CB608_119, v079CB608_120, v079CB608_121;
v079CB608_122 .array/port v079CB608, 122;
v079CB608_123 .array/port v079CB608, 123;
v079CB608_124 .array/port v079CB608, 124;
v079CB608_125 .array/port v079CB608, 125;
E_079CA0C8/31 .event edge, v079CB608_122, v079CB608_123, v079CB608_124, v079CB608_125;
v079CB608_126 .array/port v079CB608, 126;
v079CB608_127 .array/port v079CB608, 127;
v079CB608_128 .array/port v079CB608, 128;
v079CB608_129 .array/port v079CB608, 129;
E_079CA0C8/32 .event edge, v079CB608_126, v079CB608_127, v079CB608_128, v079CB608_129;
v079CB608_130 .array/port v079CB608, 130;
v079CB608_131 .array/port v079CB608, 131;
v079CB608_132 .array/port v079CB608, 132;
v079CB608_133 .array/port v079CB608, 133;
E_079CA0C8/33 .event edge, v079CB608_130, v079CB608_131, v079CB608_132, v079CB608_133;
v079CB608_134 .array/port v079CB608, 134;
v079CB608_135 .array/port v079CB608, 135;
v079CB608_136 .array/port v079CB608, 136;
v079CB608_137 .array/port v079CB608, 137;
E_079CA0C8/34 .event edge, v079CB608_134, v079CB608_135, v079CB608_136, v079CB608_137;
v079CB608_138 .array/port v079CB608, 138;
v079CB608_139 .array/port v079CB608, 139;
v079CB608_140 .array/port v079CB608, 140;
v079CB608_141 .array/port v079CB608, 141;
E_079CA0C8/35 .event edge, v079CB608_138, v079CB608_139, v079CB608_140, v079CB608_141;
v079CB608_142 .array/port v079CB608, 142;
v079CB608_143 .array/port v079CB608, 143;
v079CB608_144 .array/port v079CB608, 144;
v079CB608_145 .array/port v079CB608, 145;
E_079CA0C8/36 .event edge, v079CB608_142, v079CB608_143, v079CB608_144, v079CB608_145;
v079CB608_146 .array/port v079CB608, 146;
v079CB608_147 .array/port v079CB608, 147;
v079CB608_148 .array/port v079CB608, 148;
v079CB608_149 .array/port v079CB608, 149;
E_079CA0C8/37 .event edge, v079CB608_146, v079CB608_147, v079CB608_148, v079CB608_149;
v079CB608_150 .array/port v079CB608, 150;
v079CB608_151 .array/port v079CB608, 151;
v079CB608_152 .array/port v079CB608, 152;
v079CB608_153 .array/port v079CB608, 153;
E_079CA0C8/38 .event edge, v079CB608_150, v079CB608_151, v079CB608_152, v079CB608_153;
v079CB608_154 .array/port v079CB608, 154;
v079CB608_155 .array/port v079CB608, 155;
v079CB608_156 .array/port v079CB608, 156;
v079CB608_157 .array/port v079CB608, 157;
E_079CA0C8/39 .event edge, v079CB608_154, v079CB608_155, v079CB608_156, v079CB608_157;
v079CB608_158 .array/port v079CB608, 158;
v079CB608_159 .array/port v079CB608, 159;
v079CB608_160 .array/port v079CB608, 160;
v079CB608_161 .array/port v079CB608, 161;
E_079CA0C8/40 .event edge, v079CB608_158, v079CB608_159, v079CB608_160, v079CB608_161;
v079CB608_162 .array/port v079CB608, 162;
v079CB608_163 .array/port v079CB608, 163;
v079CB608_164 .array/port v079CB608, 164;
v079CB608_165 .array/port v079CB608, 165;
E_079CA0C8/41 .event edge, v079CB608_162, v079CB608_163, v079CB608_164, v079CB608_165;
v079CB608_166 .array/port v079CB608, 166;
v079CB608_167 .array/port v079CB608, 167;
v079CB608_168 .array/port v079CB608, 168;
v079CB608_169 .array/port v079CB608, 169;
E_079CA0C8/42 .event edge, v079CB608_166, v079CB608_167, v079CB608_168, v079CB608_169;
v079CB608_170 .array/port v079CB608, 170;
v079CB608_171 .array/port v079CB608, 171;
v079CB608_172 .array/port v079CB608, 172;
v079CB608_173 .array/port v079CB608, 173;
E_079CA0C8/43 .event edge, v079CB608_170, v079CB608_171, v079CB608_172, v079CB608_173;
v079CB608_174 .array/port v079CB608, 174;
v079CB608_175 .array/port v079CB608, 175;
v079CB608_176 .array/port v079CB608, 176;
v079CB608_177 .array/port v079CB608, 177;
E_079CA0C8/44 .event edge, v079CB608_174, v079CB608_175, v079CB608_176, v079CB608_177;
v079CB608_178 .array/port v079CB608, 178;
v079CB608_179 .array/port v079CB608, 179;
v079CB608_180 .array/port v079CB608, 180;
v079CB608_181 .array/port v079CB608, 181;
E_079CA0C8/45 .event edge, v079CB608_178, v079CB608_179, v079CB608_180, v079CB608_181;
v079CB608_182 .array/port v079CB608, 182;
v079CB608_183 .array/port v079CB608, 183;
v079CB608_184 .array/port v079CB608, 184;
v079CB608_185 .array/port v079CB608, 185;
E_079CA0C8/46 .event edge, v079CB608_182, v079CB608_183, v079CB608_184, v079CB608_185;
v079CB608_186 .array/port v079CB608, 186;
v079CB608_187 .array/port v079CB608, 187;
v079CB608_188 .array/port v079CB608, 188;
v079CB608_189 .array/port v079CB608, 189;
E_079CA0C8/47 .event edge, v079CB608_186, v079CB608_187, v079CB608_188, v079CB608_189;
v079CB608_190 .array/port v079CB608, 190;
v079CB608_191 .array/port v079CB608, 191;
v079CB608_192 .array/port v079CB608, 192;
v079CB608_193 .array/port v079CB608, 193;
E_079CA0C8/48 .event edge, v079CB608_190, v079CB608_191, v079CB608_192, v079CB608_193;
v079CB608_194 .array/port v079CB608, 194;
v079CB608_195 .array/port v079CB608, 195;
v079CB608_196 .array/port v079CB608, 196;
v079CB608_197 .array/port v079CB608, 197;
E_079CA0C8/49 .event edge, v079CB608_194, v079CB608_195, v079CB608_196, v079CB608_197;
v079CB608_198 .array/port v079CB608, 198;
v079CB608_199 .array/port v079CB608, 199;
v079CB608_200 .array/port v079CB608, 200;
v079CB608_201 .array/port v079CB608, 201;
E_079CA0C8/50 .event edge, v079CB608_198, v079CB608_199, v079CB608_200, v079CB608_201;
v079CB608_202 .array/port v079CB608, 202;
v079CB608_203 .array/port v079CB608, 203;
v079CB608_204 .array/port v079CB608, 204;
v079CB608_205 .array/port v079CB608, 205;
E_079CA0C8/51 .event edge, v079CB608_202, v079CB608_203, v079CB608_204, v079CB608_205;
v079CB608_206 .array/port v079CB608, 206;
v079CB608_207 .array/port v079CB608, 207;
v079CB608_208 .array/port v079CB608, 208;
v079CB608_209 .array/port v079CB608, 209;
E_079CA0C8/52 .event edge, v079CB608_206, v079CB608_207, v079CB608_208, v079CB608_209;
v079CB608_210 .array/port v079CB608, 210;
v079CB608_211 .array/port v079CB608, 211;
v079CB608_212 .array/port v079CB608, 212;
v079CB608_213 .array/port v079CB608, 213;
E_079CA0C8/53 .event edge, v079CB608_210, v079CB608_211, v079CB608_212, v079CB608_213;
v079CB608_214 .array/port v079CB608, 214;
v079CB608_215 .array/port v079CB608, 215;
v079CB608_216 .array/port v079CB608, 216;
v079CB608_217 .array/port v079CB608, 217;
E_079CA0C8/54 .event edge, v079CB608_214, v079CB608_215, v079CB608_216, v079CB608_217;
v079CB608_218 .array/port v079CB608, 218;
v079CB608_219 .array/port v079CB608, 219;
v079CB608_220 .array/port v079CB608, 220;
v079CB608_221 .array/port v079CB608, 221;
E_079CA0C8/55 .event edge, v079CB608_218, v079CB608_219, v079CB608_220, v079CB608_221;
v079CB608_222 .array/port v079CB608, 222;
v079CB608_223 .array/port v079CB608, 223;
v079CB608_224 .array/port v079CB608, 224;
v079CB608_225 .array/port v079CB608, 225;
E_079CA0C8/56 .event edge, v079CB608_222, v079CB608_223, v079CB608_224, v079CB608_225;
v079CB608_226 .array/port v079CB608, 226;
v079CB608_227 .array/port v079CB608, 227;
v079CB608_228 .array/port v079CB608, 228;
v079CB608_229 .array/port v079CB608, 229;
E_079CA0C8/57 .event edge, v079CB608_226, v079CB608_227, v079CB608_228, v079CB608_229;
v079CB608_230 .array/port v079CB608, 230;
v079CB608_231 .array/port v079CB608, 231;
v079CB608_232 .array/port v079CB608, 232;
v079CB608_233 .array/port v079CB608, 233;
E_079CA0C8/58 .event edge, v079CB608_230, v079CB608_231, v079CB608_232, v079CB608_233;
v079CB608_234 .array/port v079CB608, 234;
v079CB608_235 .array/port v079CB608, 235;
v079CB608_236 .array/port v079CB608, 236;
v079CB608_237 .array/port v079CB608, 237;
E_079CA0C8/59 .event edge, v079CB608_234, v079CB608_235, v079CB608_236, v079CB608_237;
v079CB608_238 .array/port v079CB608, 238;
v079CB608_239 .array/port v079CB608, 239;
v079CB608_240 .array/port v079CB608, 240;
v079CB608_241 .array/port v079CB608, 241;
E_079CA0C8/60 .event edge, v079CB608_238, v079CB608_239, v079CB608_240, v079CB608_241;
v079CB608_242 .array/port v079CB608, 242;
v079CB608_243 .array/port v079CB608, 243;
v079CB608_244 .array/port v079CB608, 244;
v079CB608_245 .array/port v079CB608, 245;
E_079CA0C8/61 .event edge, v079CB608_242, v079CB608_243, v079CB608_244, v079CB608_245;
v079CB608_246 .array/port v079CB608, 246;
v079CB608_247 .array/port v079CB608, 247;
v079CB608_248 .array/port v079CB608, 248;
v079CB608_249 .array/port v079CB608, 249;
E_079CA0C8/62 .event edge, v079CB608_246, v079CB608_247, v079CB608_248, v079CB608_249;
v079CB608_250 .array/port v079CB608, 250;
v079CB608_251 .array/port v079CB608, 251;
v079CB608_252 .array/port v079CB608, 252;
v079CB608_253 .array/port v079CB608, 253;
E_079CA0C8/63 .event edge, v079CB608_250, v079CB608_251, v079CB608_252, v079CB608_253;
v079CB608_254 .array/port v079CB608, 254;
v079CB608_255 .array/port v079CB608, 255;
E_079CA0C8/64 .event edge, v079CB608_254, v079CB608_255;
E_079CA0C8 .event/or E_079CA0C8/0, E_079CA0C8/1, E_079CA0C8/2, E_079CA0C8/3, E_079CA0C8/4, E_079CA0C8/5, E_079CA0C8/6, E_079CA0C8/7, E_079CA0C8/8, E_079CA0C8/9, E_079CA0C8/10, E_079CA0C8/11, E_079CA0C8/12, E_079CA0C8/13, E_079CA0C8/14, E_079CA0C8/15, E_079CA0C8/16, E_079CA0C8/17, E_079CA0C8/18, E_079CA0C8/19, E_079CA0C8/20, E_079CA0C8/21, E_079CA0C8/22, E_079CA0C8/23, E_079CA0C8/24, E_079CA0C8/25, E_079CA0C8/26, E_079CA0C8/27, E_079CA0C8/28, E_079CA0C8/29, E_079CA0C8/30, E_079CA0C8/31, E_079CA0C8/32, E_079CA0C8/33, E_079CA0C8/34, E_079CA0C8/35, E_079CA0C8/36, E_079CA0C8/37, E_079CA0C8/38, E_079CA0C8/39, E_079CA0C8/40, E_079CA0C8/41, E_079CA0C8/42, E_079CA0C8/43, E_079CA0C8/44, E_079CA0C8/45, E_079CA0C8/46, E_079CA0C8/47, E_079CA0C8/48, E_079CA0C8/49, E_079CA0C8/50, E_079CA0C8/51, E_079CA0C8/52, E_079CA0C8/53, E_079CA0C8/54, E_079CA0C8/55, E_079CA0C8/56, E_079CA0C8/57, E_079CA0C8/58, E_079CA0C8/59, E_079CA0C8/60, E_079CA0C8/61, E_079CA0C8/62, E_079CA0C8/63, E_079CA0C8/64;
E_079CA168 .event posedge, v079CB190_0;
    .scope S_079CCD70;
T_0 ;
    %wait E_079CA4A8;
    %load/v 8, v079CBB88_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v079CB9D0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v079CBA28_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v079CB9D0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_079CD2C0;
T_1 ;
    %vpi_call 4 9 "$readmemh", "instructions.hex", v079CB920;
    %end;
    .thread T_1;
    .scope S_079CD2C0;
T_2 ;
    %wait E_079CA188;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.0, 4;
    %load/x1p 40, v079CB7C0_0, 30;
    %jmp T_2.1;
T_2.0 ;
    %mov 40, 2, 30;
T_2.1 ;
; Save base=40 wid=30 in lookaside.
    %ix/get 3, 40, 30;
    %load/av 8, v079CB920, 32;
    %set/v v079CB8C8_0, 8, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_079CD5F0;
T_3 ;
    %wait E_079CA2E8;
    %set/v v079CB558_0, 0, 1;
    %set/v v079CAFD8_0, 0, 1;
    %set/v v079CB348_0, 0, 1;
    %set/v v079CB818_0, 0, 1;
    %set/v v079CB3F8_0, 0, 1;
    %set/v v079CB3A0_0, 0, 1;
    %set/v v079CB030_0, 0, 1;
    %set/v v079CB2F0_0, 0, 1;
    %load/v 8, v079CB4A8_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %set/v v079CB558_0, 1, 1;
    %set/v v079CB818_0, 1, 1;
    %jmp T_3.5;
T_3.1 ;
    %set/v v079CAFD8_0, 1, 1;
    %set/v v079CB348_0, 1, 1;
    %set/v v079CB818_0, 1, 1;
    %set/v v079CB3F8_0, 1, 1;
    %jmp T_3.5;
T_3.2 ;
    %set/v v079CAFD8_0, 1, 1;
    %set/v v079CB3A0_0, 1, 1;
    %jmp T_3.5;
T_3.3 ;
    %set/v v079CB030_0, 1, 1;
    %jmp T_3.5;
T_3.4 ;
    %set/v v079CB2F0_0, 1, 1;
    %jmp T_3.5;
T_3.5 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_079CD920;
T_4 ;
    %wait E_079CA268;
    %load/v 8, v079CAE20_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v079CAE78_0, 32;
    %ix/getv 3, v079CAD18_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v079CAF80, 0, 8;
t_0 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_079CD920;
T_5 ;
    %wait E_079CA0A8;
    %ix/getv 3, v079CB500_0;
    %load/av 8, v079CAF80, 32;
    %set/v v079CAED0_0, 8, 32;
    %ix/getv 3, v079CACC0_0;
    %load/av 8, v079CAF80, 32;
    %set/v v079CB710_0, 8, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_079CCF90;
T_6 ;
    %wait E_079CA028;
    %load/v 8, v079CAC68_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_6.3, 6;
    %set/v v079CB6B8_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/v 8, v079CB240_0, 32;
    %load/v 40, v079CAF28_0, 32;
    %add 8, 40, 32;
    %set/v v079CB6B8_0, 8, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/v 8, v079CB240_0, 32;
    %load/v 40, v079CAF28_0, 32;
    %sub 8, 40, 32;
    %set/v v079CB6B8_0, 8, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/v 8, v079CB240_0, 32;
    %load/v 40, v079CAF28_0, 32;
    %and 8, 40, 32;
    %set/v v079CB6B8_0, 8, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/v 8, v079CB240_0, 32;
    %load/v 40, v079CAF28_0, 32;
    %or 8, 40, 32;
    %set/v v079CB6B8_0, 8, 32;
    %jmp T_6.5;
T_6.5 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_079CDB40;
T_7 ;
    %wait E_079CA168;
    %load/v 8, v079CB660_0, 32;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 40, v079CB138_0, 30;
    %jmp T_7.1;
T_7.0 ;
    %mov 40, 2, 30;
T_7.1 ;
; Save base=40 wid=30 in lookaside.
    %ix/get 3, 40, 30;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v079CB608, 0, 8;
t_1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_079CDB40;
T_8 ;
    %wait E_079CA0C8;
    %load/v 8, v079CB0E0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.2, 4;
    %load/x1p 40, v079CB138_0, 30;
    %jmp T_8.3;
T_8.2 ;
    %mov 40, 2, 30;
T_8.3 ;
; Save base=40 wid=30 in lookaside.
    %ix/get 3, 40, 30;
    %load/av 8, v079CB608, 32;
    %set/v v079CB1E8_0, 8, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "mips32_processor.v";
    "pc_register.v";
    "instruction_memory.v";
    "control_unit.v";
    "register_file.v";
    "alu.v";
    "data_memory.v";
