Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed May 13 11:26:18 2020
| Host         : fpgadev running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1719 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 328 register/latch pins with no clock driven by root clock pin: clkout (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fpgaagc/traya/a24/NOR49204/y_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5985 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 103 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.324        0.000                      0                26080        0.144        0.000                      0                26024        3.000        0.000                       0                 13710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                  ------------       ----------      --------------
clk_fpga_0                                             {0.000 5.000}      10.000          100.000         
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_prop_clock_divider                          {0.000 9.766}      19.531          51.200          
  clkfbout_prop_clock_divider                          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_prop_clock_divider                                1.324        0.000                      0                13964        0.144        0.000                      0                13964        9.266        0.000                       0                 13706  
  clkfbout_prop_clock_divider                                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_prop_clock_divider  clk_out1_prop_clock_divider        1.774        0.000                      0                12060        0.815        0.000                      0                12060  
**default**                                                                                997.755        0.000                      0                   56                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
  To Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        1.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33116/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52308/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 0.580ns (7.079%)  route 7.613ns (92.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.484 - 9.766 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.869     1.869    fpgaagc/traya/a07/NOR33116/prop_clk
    SLICE_X111Y51        FDCE                                         r  fpgaagc/traya/a07/NOR33116/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDCE (Prop_fdce_C_Q)         0.456     2.325 f  fpgaagc/traya/a07/NOR33116/y_reg/Q
                         net (fo=35, routed)          7.613     9.938    fpgaagc/traya/a09/NOR52308/b
    SLICE_X61Y149        LUT4 (Prop_lut4_I2_O)        0.124    10.062 r  fpgaagc/traya/a09/NOR52308/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.062    fpgaagc/traya/a09/NOR52308/next_val0
    SLICE_X61Y149        FDCE                                         r  fpgaagc/traya/a09/NOR52308/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.718    11.484    fpgaagc/traya/a09/NOR52308/prop_clk
    SLICE_X61Y149        FDCE                                         r  fpgaagc/traya/a09/NOR52308/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.498    
                         clock uncertainty           -0.144    11.354    
    SLICE_X61Y149        FDCE (Setup_fdce_C_D)        0.032    11.386    fpgaagc/traya/a09/NOR52308/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33116/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52408/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.225ns  (logic 0.580ns (7.052%)  route 7.645ns (92.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.480 - 9.766 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.869     1.869    fpgaagc/traya/a07/NOR33116/prop_clk
    SLICE_X111Y51        FDCE                                         r  fpgaagc/traya/a07/NOR33116/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDCE (Prop_fdce_C_Q)         0.456     2.325 f  fpgaagc/traya/a07/NOR33116/y_reg/Q
                         net (fo=35, routed)          7.645     9.970    fpgaagc/traya/a09/NOR52408/b
    SLICE_X58Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.094 r  fpgaagc/traya/a09/NOR52408/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.094    fpgaagc/traya/a09/NOR52408/next_val0
    SLICE_X58Y144        FDCE                                         r  fpgaagc/traya/a09/NOR52408/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.714    11.480    fpgaagc/traya/a09/NOR52408/prop_clk
    SLICE_X58Y144        FDCE                                         r  fpgaagc/traya/a09/NOR52408/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.494    
                         clock uncertainty           -0.144    11.350    
    SLICE_X58Y144        FDCE (Setup_fdce_C_D)        0.082    11.432    fpgaagc/traya/a09/NOR52408/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a09/NOR52452/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a24/NOR49155/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.580ns (7.363%)  route 7.297ns (92.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.319 - 9.766 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.981     1.981    fpgaagc/traya/a09/NOR52452/prop_clk
    SLICE_X99Y148        FDCE                                         r  fpgaagc/traya/a09/NOR52452/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y148        FDCE (Prop_fdce_C_Q)         0.456     2.437 f  fpgaagc/traya/a09/NOR52452/y_reg/Q
                         net (fo=6, routed)           7.297     9.734    fpgaagc/traya/a24/NOR49155/a
    SLICE_X62Y45         LUT3 (Prop_lut3_I2_O)        0.124     9.858 r  fpgaagc/traya/a24/NOR49155/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.858    fpgaagc/traya/a24/NOR49155/next_val_i_1_n_0
    SLICE_X62Y45         FDCE                                         r  fpgaagc/traya/a24/NOR49155/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.553    11.319    fpgaagc/traya/a24/NOR49155/prop_clk
    SLICE_X62Y45         FDCE                                         r  fpgaagc/traya/a24/NOR49155/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.319    
                         clock uncertainty           -0.144    11.175    
    SLICE_X62Y45         FDCE (Setup_fdce_C_D)        0.082    11.257    fpgaagc/traya/a24/NOR49155/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33131/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a10/NOR53238/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 0.580ns (7.009%)  route 7.694ns (92.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 11.553 - 9.766 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.791     1.791    fpgaagc/traya/a07/NOR33131/prop_clk
    SLICE_X97Y33         FDPE                                         r  fpgaagc/traya/a07/NOR33131/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.247 f  fpgaagc/traya/a07/NOR33131/y_reg/Q
                         net (fo=20, routed)          7.694     9.941    fpgaagc/traya/a10/NOR53238/a
    SLICE_X102Y147       LUT4 (Prop_lut4_I3_O)        0.124    10.065 r  fpgaagc/traya/a10/NOR53238/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.065    fpgaagc/traya/a10/NOR53238/next_val0
    SLICE_X102Y147       FDCE                                         r  fpgaagc/traya/a10/NOR53238/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.787    11.553    fpgaagc/traya/a10/NOR53238/prop_clk
    SLICE_X102Y147       FDCE                                         r  fpgaagc/traya/a10/NOR53238/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.553    
                         clock uncertainty           -0.144    11.409    
    SLICE_X102Y147       FDCE (Setup_fdce_C_D)        0.082    11.491    fpgaagc/traya/a10/NOR53238/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33116/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52108/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 0.580ns (7.182%)  route 7.496ns (92.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.478 - 9.766 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.869     1.869    fpgaagc/traya/a07/NOR33116/prop_clk
    SLICE_X111Y51        FDCE                                         r  fpgaagc/traya/a07/NOR33116/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDCE (Prop_fdce_C_Q)         0.456     2.325 f  fpgaagc/traya/a07/NOR33116/y_reg/Q
                         net (fo=35, routed)          7.496     9.821    fpgaagc/traya/a09/NOR52108/b
    SLICE_X57Y139        LUT4 (Prop_lut4_I2_O)        0.124     9.945 r  fpgaagc/traya/a09/NOR52108/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.945    fpgaagc/traya/a09/NOR52108/next_val0
    SLICE_X57Y139        FDCE                                         r  fpgaagc/traya/a09/NOR52108/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.712    11.478    fpgaagc/traya/a09/NOR52108/prop_clk
    SLICE_X57Y139        FDCE                                         r  fpgaagc/traya/a09/NOR52108/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.492    
                         clock uncertainty           -0.144    11.348    
    SLICE_X57Y139        FDCE (Setup_fdce_C_D)        0.032    11.380    fpgaagc/traya/a09/NOR52108/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33116/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52104/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 0.580ns (7.182%)  route 7.496ns (92.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.482 - 9.766 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.869     1.869    fpgaagc/traya/a07/NOR33116/prop_clk
    SLICE_X111Y51        FDCE                                         r  fpgaagc/traya/a07/NOR33116/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDCE (Prop_fdce_C_Q)         0.456     2.325 f  fpgaagc/traya/a07/NOR33116/y_reg/Q
                         net (fo=35, routed)          7.496     9.821    fpgaagc/traya/a09/NOR52104/c
    SLICE_X60Y141        LUT5 (Prop_lut5_I2_O)        0.124     9.945 r  fpgaagc/traya/a09/NOR52104/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.945    fpgaagc/traya/a09/NOR52104/next_val0
    SLICE_X60Y141        FDCE                                         r  fpgaagc/traya/a09/NOR52104/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.716    11.482    fpgaagc/traya/a09/NOR52104/prop_clk
    SLICE_X60Y141        FDCE                                         r  fpgaagc/traya/a09/NOR52104/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.496    
                         clock uncertainty           -0.144    11.352    
    SLICE_X60Y141        FDCE (Setup_fdce_C_D)        0.032    11.384    fpgaagc/traya/a09/NOR52104/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33402/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52242/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 0.580ns (7.186%)  route 7.491ns (92.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.479 - 9.766 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.869     1.869    fpgaagc/traya/a07/NOR33402/prop_clk
    SLICE_X113Y52        FDCE                                         r  fpgaagc/traya/a07/NOR33402/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.456     2.325 f  fpgaagc/traya/a07/NOR33402/y_reg/Q
                         net (fo=18, routed)          7.491     9.816    fpgaagc/traya/a09/NOR52242/b
    SLICE_X65Y114        LUT4 (Prop_lut4_I2_O)        0.124     9.940 r  fpgaagc/traya/a09/NOR52242/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.940    fpgaagc/traya/a09/NOR52242/next_val0
    SLICE_X65Y114        FDCE                                         r  fpgaagc/traya/a09/NOR52242/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.713    11.479    fpgaagc/traya/a09/NOR52242/prop_clk
    SLICE_X65Y114        FDCE                                         r  fpgaagc/traya/a09/NOR52242/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.493    
                         clock uncertainty           -0.144    11.349    
    SLICE_X65Y114        FDCE (Setup_fdce_C_D)        0.032    11.381    fpgaagc/traya/a09/NOR52242/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33116/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52304/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 0.580ns (7.203%)  route 7.472ns (92.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.484 - 9.766 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.869     1.869    fpgaagc/traya/a07/NOR33116/prop_clk
    SLICE_X111Y51        FDCE                                         r  fpgaagc/traya/a07/NOR33116/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDCE (Prop_fdce_C_Q)         0.456     2.325 f  fpgaagc/traya/a07/NOR33116/y_reg/Q
                         net (fo=35, routed)          7.472     9.797    fpgaagc/traya/a09/NOR52304/c
    SLICE_X61Y148        LUT5 (Prop_lut5_I2_O)        0.124     9.921 r  fpgaagc/traya/a09/NOR52304/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.921    fpgaagc/traya/a09/NOR52304/next_val0
    SLICE_X61Y148        FDCE                                         r  fpgaagc/traya/a09/NOR52304/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.718    11.484    fpgaagc/traya/a09/NOR52304/prop_clk
    SLICE_X61Y148        FDCE                                         r  fpgaagc/traya/a09/NOR52304/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.498    
                         clock uncertainty           -0.144    11.354    
    SLICE_X61Y148        FDCE (Setup_fdce_C_D)        0.032    11.386    fpgaagc/traya/a09/NOR52304/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33202/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52134/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 0.580ns (7.104%)  route 7.584ns (92.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.489 - 9.766 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.737     1.737    fpgaagc/traya/a07/NOR33202/prop_clk
    SLICE_X89Y48         FDPE                                         r  fpgaagc/traya/a07/NOR33202/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.193 f  fpgaagc/traya/a07/NOR33202/y_reg/Q
                         net (fo=20, routed)          7.584     9.777    fpgaagc/traya/a09/NOR52134/a
    SLICE_X86Y144        LUT4 (Prop_lut4_I3_O)        0.124     9.901 r  fpgaagc/traya/a09/NOR52134/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.901    fpgaagc/traya/a09/NOR52134/next_val0
    SLICE_X86Y144        FDCE                                         r  fpgaagc/traya/a09/NOR52134/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.723    11.489    fpgaagc/traya/a09/NOR52134/prop_clk
    SLICE_X86Y144        FDCE                                         r  fpgaagc/traya/a09/NOR52134/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.144    11.345    
    SLICE_X86Y144        FDCE (Setup_fdce_C_D)        0.082    11.427    fpgaagc/traya/a09/NOR52134/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33116/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52208/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 0.580ns (7.282%)  route 7.385ns (92.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.480 - 9.766 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.869     1.869    fpgaagc/traya/a07/NOR33116/prop_clk
    SLICE_X111Y51        FDCE                                         r  fpgaagc/traya/a07/NOR33116/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDCE (Prop_fdce_C_Q)         0.456     2.325 f  fpgaagc/traya/a07/NOR33116/y_reg/Q
                         net (fo=35, routed)          7.385     9.710    fpgaagc/traya/a09/NOR52208/b
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.124     9.834 r  fpgaagc/traya/a09/NOR52208/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.834    fpgaagc/traya/a09/NOR52208/next_val0
    SLICE_X59Y144        FDCE                                         r  fpgaagc/traya/a09/NOR52208/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.714    11.480    fpgaagc/traya/a09/NOR52208/prop_clk
    SLICE_X59Y144        FDCE                                         r  fpgaagc/traya/a09/NOR52208/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.494    
                         clock uncertainty           -0.144    11.350    
    SLICE_X59Y144        FDCE (Setup_fdce_C_D)        0.032    11.382    fpgaagc/traya/a09/NOR52208/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.382    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  1.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a08/NOR51350/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.347%)  route 0.326ns (63.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.651     0.651    fpgaagc/traya/a08/NOR51350/prop_clk
    SLICE_X56Y122        FDCE                                         r  fpgaagc/traya/a08/NOR51350/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDCE (Prop_fdce_C_Q)         0.141     0.792 r  fpgaagc/traya/a08/NOR51350/y_reg/Q
                         net (fo=3, routed)           0.221     1.013    fpgaagc/trayb/b12erasablememory/GEM04
    SLICE_X55Y122        LUT2 (Prop_lut2_I1_O)        0.045     1.058 r  fpgaagc/trayb/b12erasablememory/ram_i_13/O
                         net (fo=1, routed)           0.105     1.163    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB36_X3Y24         RAMB36E1                                     r  fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.960     0.960    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.238     0.723    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.019    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00004/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.197%)  route 0.524ns (78.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.559     0.559    fpgaagc/trayb/b01fixedmemory/NOR00004/prop_clk
    SLICE_X47Y41         FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00004/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  fpgaagc/trayb/b01fixedmemory/NOR00004/y_reg/Q
                         net (fo=21, routed)          0.524     1.224    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y11         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.868     0.868    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.868    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.051    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00025/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.141ns (19.858%)  route 0.569ns (80.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.557     0.557    fpgaagc/trayb/b01fixedmemory/NOR00025/prop_clk
    SLICE_X53Y48         FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00025/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  fpgaagc/trayb/b01fixedmemory/NOR00025/y_reg/Q
                         net (fo=21, routed)          0.569     1.267    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.868     0.868    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.868    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.051    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00003/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.763%)  route 0.572ns (80.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.559     0.559    fpgaagc/trayb/b01fixedmemory/NOR00003/prop_clk
    SLICE_X47Y42         FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00003/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  fpgaagc/trayb/b01fixedmemory/NOR00003/y_reg/Q
                         net (fo=21, routed)          0.572     1.272    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y11         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.868     0.868    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.868    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.051    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.061%)  route 0.134ns (41.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.581     0.581    fpgaagc/trayb/b07oscillator/agc_clk_div/prop_clk
    SLICE_X67Y94         FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141     0.722 r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/Q
                         net (fo=4, routed)           0.134     0.856    fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]
    SLICE_X67Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.901 r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.901    fpgaagc/trayb/b07oscillator/agc_clk_div/p_0_in[4]
    SLICE_X67Y94         FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.850     0.850    fpgaagc/trayb/b07oscillator/agc_clk_div/prop_clk
    SLICE_X67Y94         FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[4]/C
                         clock pessimism             -0.269     0.581    
    SLICE_X67Y94         FDCE (Hold_fdce_C_D)         0.092     0.673    fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.523%)  route 0.137ns (42.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.581     0.581    fpgaagc/trayb/b07oscillator/agc_clk_div/prop_clk
    SLICE_X67Y94         FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141     0.722 r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/Q
                         net (fo=4, routed)           0.137     0.859    fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]
    SLICE_X67Y94         LUT6 (Prop_lut6_I5_O)        0.045     0.904 r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.904    fpgaagc/trayb/b07oscillator/agc_clk_div/p_0_in[2]
    SLICE_X67Y94         FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.850     0.850    fpgaagc/trayb/b07oscillator/agc_clk_div/prop_clk
    SLICE_X67Y94         FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]/C
                         clock pessimism             -0.269     0.581    
    SLICE_X67Y94         FDCE (Hold_fdce_C_D)         0.092     0.673    fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.581     0.581    fpgaagc/trayb/b07oscillator/agc_clk_div/prop_clk
    SLICE_X67Y94         FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.128     0.709 r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[1]/Q
                         net (fo=4, routed)           0.096     0.805    fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg_n_0_[1]
    SLICE_X67Y94         LUT6 (Prop_lut6_I0_O)        0.099     0.904 r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.904    fpgaagc/trayb/b07oscillator/agc_clk_div/p_0_in[3]
    SLICE_X67Y94         FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.850     0.850    fpgaagc/trayb/b07oscillator/agc_clk_div/prop_clk
    SLICE_X67Y94         FDCE                                         r  fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[3]/C
                         clock pessimism             -0.269     0.581    
    SLICE_X67Y94         FDCE (Hold_fdce_C_D)         0.092     0.673    fpgaagc/trayb/b07oscillator/agc_clk_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b08alarm/delay_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.639     0.639    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X109Y43        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fpgaagc/trayb/b08alarm/delay_counter_reg[6]/Q
                         net (fo=9, routed)           0.168     0.948    fpgaagc/trayb/b08alarm/delay_counter[6]
    SLICE_X109Y43        LUT3 (Prop_lut3_I2_O)        0.042     0.990 r  fpgaagc/trayb/b08alarm/delay_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.990    fpgaagc/trayb/b08alarm/delay_counter[7]_i_1_n_0
    SLICE_X109Y43        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.910     0.910    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X109Y43        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[7]/C
                         clock pessimism             -0.271     0.639    
    SLICE_X109Y43        FDRE (Hold_fdre_C_D)         0.107     0.746    fpgaagc/trayb/b08alarm/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b08alarm/delay_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.042%)  route 0.171ns (47.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.639     0.639    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X109Y45        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fpgaagc/trayb/b08alarm/delay_counter_reg[5]/Q
                         net (fo=4, routed)           0.171     0.951    fpgaagc/trayb/b08alarm/delay_counter[5]
    SLICE_X109Y44        LUT6 (Prop_lut6_I1_O)        0.045     0.996 r  fpgaagc/trayb/b08alarm/delay_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.996    fpgaagc/trayb/b08alarm/delay_counter[3]_i_1_n_0
    SLICE_X109Y44        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.910     0.910    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X109Y44        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[3]/C
                         clock pessimism             -0.255     0.655    
    SLICE_X109Y44        FDRE (Hold_fdre_C_D)         0.091     0.746    fpgaagc/trayb/b08alarm/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00005/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.893%)  route 0.605ns (81.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.556     0.556    fpgaagc/trayb/b01fixedmemory/NOR00005/prop_clk
    SLICE_X43Y34         FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00005/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  fpgaagc/trayb/b01fixedmemory/NOR00005/y_reg/Q
                         net (fo=21, routed)          0.605     1.302    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y11         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.868     0.868    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.868    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.051    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prop_clock_divider
Waveform(ns):       { 0.000 9.766 }
Period(ns):         19.531
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB18_X2Y32     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB18_X2Y32     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y19     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y19     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y22     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y22     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y22     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y22     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y23     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y23     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.531      193.829    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y79     fpgaagc/traya/a16/NOR43324/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y79     fpgaagc/traya/a16/NOR43324/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y80     fpgaagc/traya/a16/NOR43325/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y80     fpgaagc/traya/a16/NOR43325/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y69     fpgaagc/traya/a16/NOR43355/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y69     fpgaagc/traya/a16/NOR43355/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X81Y37     fpgaagc/traya/a13/NOR41113/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X81Y37     fpgaagc/traya/a13/NOR41113/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X46Y81     fpgaagc/traya/a01/NOR38207/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X46Y81     fpgaagc/traya/a01/NOR38207/y_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X44Y81     fpgaagc/traya/a16/NOR43255/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y79     fpgaagc/traya/a16/NOR43324/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X46Y68     fpgaagc/traya/a23/NOR48333/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X62Y80     fpgaagc/traya/a16/NOR43325/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y69     fpgaagc/traya/a16/NOR43355/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y70     fpgaagc/traya/a16/NOR43405/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X47Y81     fpgaagc/traya/a01/NOR38207/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X80Y37     fpgaagc/traya/a13/NOR41114/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X62Y79     fpgaagc/traya/a13/NOR41207/next_val_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X60Y80     fpgaagc/traya/a13/NOR41247/next_val_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prop_clock_divider
  To Clock:  clkfbout_prop_clock_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prop_clock_divider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35455/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.704ns (9.434%)  route 6.759ns (90.566%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.468 - 9.766 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700     1.700    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.474     2.630    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.754 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        5.645     8.399    fpgaagc/traya/a15/NOR35455/power
    SLICE_X31Y143        LUT2 (Prop_lut2_I1_O)        0.124     8.523 f  fpgaagc/traya/a15/NOR35455/y_i_1/O
                         net (fo=3, routed)           0.640     9.163    fpgaagc/traya/a15/NOR35455/vrst
    SLICE_X31Y143        FDCE                                         f  fpgaagc/traya/a15/NOR35455/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.702    11.468    fpgaagc/traya/a15/NOR35455/prop_clk
    SLICE_X31Y143        FDCE                                         r  fpgaagc/traya/a15/NOR35455/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.482    
                         clock uncertainty           -0.144    11.338    
    SLICE_X31Y143        FDCE (Recov_fdce_C_CLR)     -0.402    10.936    fpgaagc/traya/a15/NOR35455/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35434/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 0.704ns (9.491%)  route 6.713ns (90.509%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.468 - 9.766 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700     1.700    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.474     2.630    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.754 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        5.595     8.349    fpgaagc/traya/a15/NOR35434/power
    SLICE_X31Y144        LUT2 (Prop_lut2_I1_O)        0.124     8.473 f  fpgaagc/traya/a15/NOR35434/y_i_1/O
                         net (fo=3, routed)           0.644     9.117    fpgaagc/traya/a15/NOR35434/vrst
    SLICE_X31Y144        FDCE                                         f  fpgaagc/traya/a15/NOR35434/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.702    11.468    fpgaagc/traya/a15/NOR35434/prop_clk
    SLICE_X31Y144        FDCE                                         r  fpgaagc/traya/a15/NOR35434/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.482    
                         clock uncertainty           -0.144    11.338    
    SLICE_X31Y144        FDCE (Recov_fdce_C_CLR)     -0.402    10.936    fpgaagc/traya/a15/NOR35434/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR34153/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 0.704ns (9.387%)  route 6.796ns (90.613%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.552 - 9.766 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700     1.700    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.474     2.630    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.754 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        5.712     8.465    fpgaagc/traya/a12/NOR34153/power
    SLICE_X103Y146       LUT2 (Prop_lut2_I1_O)        0.124     8.589 f  fpgaagc/traya/a12/NOR34153/y_i_1/O
                         net (fo=3, routed)           0.611     9.200    fpgaagc/traya/a12/NOR34153/vrst
    SLICE_X103Y146       FDCE                                         f  fpgaagc/traya/a12/NOR34153/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.786    11.552    fpgaagc/traya/a12/NOR34153/prop_clk
    SLICE_X103Y146       FDCE                                         r  fpgaagc/traya/a12/NOR34153/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.566    
                         clock uncertainty           -0.144    11.422    
    SLICE_X103Y146       FDCE (Recov_fdce_C_CLR)     -0.402    11.020    fpgaagc/traya/a12/NOR34153/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a24/NOR49328/next_val_reg/PRE
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.704ns (9.444%)  route 6.751ns (90.556%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 11.469 - 9.766 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700     1.700    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.474     2.630    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.754 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        5.625     8.379    fpgaagc/traya/a24/NOR49328/power
    SLICE_X29Y147        LUT2 (Prop_lut2_I1_O)        0.124     8.503 f  fpgaagc/traya/a24/NOR49328/y_i_1/O
                         net (fo=3, routed)           0.652     9.155    fpgaagc/traya/a24/NOR49328/vrst
    SLICE_X29Y147        FDPE                                         f  fpgaagc/traya/a24/NOR49328/next_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.703    11.469    fpgaagc/traya/a24/NOR49328/prop_clk
    SLICE_X29Y147        FDPE                                         r  fpgaagc/traya/a24/NOR49328/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.483    
                         clock uncertainty           -0.144    11.339    
    SLICE_X29Y147        FDPE (Recov_fdpe_C_PRE)     -0.356    10.983    fpgaagc/traya/a24/NOR49328/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35456/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 0.704ns (9.580%)  route 6.645ns (90.420%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.466 - 9.766 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700     1.700    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.474     2.630    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.754 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        5.538     8.292    fpgaagc/traya/a15/NOR35456/power
    SLICE_X29Y139        LUT2 (Prop_lut2_I1_O)        0.124     8.416 f  fpgaagc/traya/a15/NOR35456/y_i_1/O
                         net (fo=3, routed)           0.633     9.049    fpgaagc/traya/a15/NOR35456/vrst
    SLICE_X29Y139        FDCE                                         f  fpgaagc/traya/a15/NOR35456/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700    11.466    fpgaagc/traya/a15/NOR35456/prop_clk
    SLICE_X29Y139        FDCE                                         r  fpgaagc/traya/a15/NOR35456/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.480    
                         clock uncertainty           -0.144    11.336    
    SLICE_X29Y139        FDCE (Recov_fdce_C_CLR)     -0.402    10.934    fpgaagc/traya/a15/NOR35456/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a10/NOR53442/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 0.704ns (9.479%)  route 6.723ns (90.521%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.552 - 9.766 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700     1.700    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.474     2.630    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.754 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        5.616     8.369    fpgaagc/traya/a10/NOR53442/power
    SLICE_X105Y145       LUT2 (Prop_lut2_I1_O)        0.124     8.493 f  fpgaagc/traya/a10/NOR53442/y_i_1/O
                         net (fo=3, routed)           0.633     9.127    fpgaagc/traya/a10/NOR53442/vrst
    SLICE_X105Y145       FDCE                                         f  fpgaagc/traya/a10/NOR53442/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.786    11.552    fpgaagc/traya/a10/NOR53442/prop_clk
    SLICE_X105Y145       FDCE                                         r  fpgaagc/traya/a10/NOR53442/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.566    
                         clock uncertainty           -0.144    11.422    
    SLICE_X105Y145       FDCE (Recov_fdce_C_CLR)     -0.402    11.020    fpgaagc/traya/a10/NOR53442/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR34236/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 0.704ns (9.543%)  route 6.673ns (90.457%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 11.551 - 9.766 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700     1.700    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.474     2.630    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.754 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        5.591     8.345    fpgaagc/traya/a12/NOR34236/power
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.124     8.469 f  fpgaagc/traya/a12/NOR34236/y_i_1/O
                         net (fo=3, routed)           0.608     9.077    fpgaagc/traya/a12/NOR34236/vrst
    SLICE_X101Y144       FDCE                                         f  fpgaagc/traya/a12/NOR34236/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.785    11.551    fpgaagc/traya/a12/NOR34236/prop_clk
    SLICE_X101Y144       FDCE                                         r  fpgaagc/traya/a12/NOR34236/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.565    
                         clock uncertainty           -0.144    11.421    
    SLICE_X101Y144       FDCE (Recov_fdce_C_CLR)     -0.402    11.019    fpgaagc/traya/a12/NOR34236/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a11/NOR54137/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 0.704ns (9.476%)  route 6.725ns (90.524%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.627 - 9.766 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700     1.700    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.474     2.630    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.754 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        5.762     8.516    fpgaagc/traya/a11/NOR54137/power
    SLICE_X107Y149       LUT2 (Prop_lut2_I1_O)        0.124     8.640 f  fpgaagc/traya/a11/NOR54137/y_i_1/O
                         net (fo=3, routed)           0.489     9.129    fpgaagc/traya/a11/NOR54137/vrst
    SLICE_X107Y149       FDCE                                         f  fpgaagc/traya/a11/NOR54137/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.861    11.627    fpgaagc/traya/a11/NOR54137/prop_clk
    SLICE_X107Y149       FDCE                                         r  fpgaagc/traya/a11/NOR54137/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.641    
                         clock uncertainty           -0.144    11.497    
    SLICE_X107Y149       FDCE (Recov_fdce_C_CLR)     -0.402    11.095    fpgaagc/traya/a11/NOR54137/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR34143/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 0.704ns (9.580%)  route 6.645ns (90.420%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 11.551 - 9.766 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700     1.700    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.474     2.630    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.754 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        5.548     8.301    fpgaagc/traya/a12/NOR34143/power
    SLICE_X101Y146       LUT2 (Prop_lut2_I1_O)        0.124     8.425 f  fpgaagc/traya/a12/NOR34143/y_i_1/O
                         net (fo=3, routed)           0.623     9.049    fpgaagc/traya/a12/NOR34143/vrst
    SLICE_X101Y146       FDCE                                         f  fpgaagc/traya/a12/NOR34143/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.785    11.551    fpgaagc/traya/a12/NOR34143/prop_clk
    SLICE_X101Y146       FDCE                                         r  fpgaagc/traya/a12/NOR34143/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.565    
                         clock uncertainty           -0.144    11.421    
    SLICE_X101Y146       FDCE (Recov_fdce_C_CLR)     -0.402    11.019    fpgaagc/traya/a12/NOR34143/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a11/NOR54338/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 0.704ns (9.512%)  route 6.697ns (90.488%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 11.612 - 9.766 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.700     1.700    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.474     2.630    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.754 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        5.446     8.200    fpgaagc/traya/a11/NOR54338/power
    SLICE_X112Y124       LUT2 (Prop_lut2_I1_O)        0.124     8.324 f  fpgaagc/traya/a11/NOR54338/y_i_1/O
                         net (fo=3, routed)           0.778     9.101    fpgaagc/traya/a11/NOR54338/vrst
    SLICE_X111Y124       FDCE                                         f  fpgaagc/traya/a11/NOR54338/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       1.846    11.612    fpgaagc/traya/a11/NOR54338/prop_clk
    SLICE_X111Y124       FDCE                                         r  fpgaagc/traya/a11/NOR54338/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.626    
                         clock uncertainty           -0.144    11.482    
    SLICE_X111Y124       FDCE (Recov_fdce_C_CLR)     -0.402    11.080    fpgaagc/traya/a11/NOR54338/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.080    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  1.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a13/NOR41122/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.664%)  route 0.522ns (69.336%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.571     0.571    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.166     0.877    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.922 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        0.224     1.146    fpgaagc/traya/a13/NOR41122/power
    SLICE_X64Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a13/NOR41122/y_i_1/O
                         net (fo=3, routed)           0.133     1.324    fpgaagc/traya/a13/NOR41122/vrst
    SLICE_X64Y76         FDCE                                         f  fpgaagc/traya/a13/NOR41122/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.835     0.835    fpgaagc/traya/a13/NOR41122/prop_clk
    SLICE_X64Y76         FDCE                                         r  fpgaagc/traya/a13/NOR41122/prev_val_reg/C
                         clock pessimism             -0.234     0.601    
    SLICE_X64Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.509    fpgaagc/traya/a13/NOR41122/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a13/NOR41122/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.664%)  route 0.522ns (69.336%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.571     0.571    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.166     0.877    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.922 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        0.224     1.146    fpgaagc/traya/a13/NOR41122/power
    SLICE_X64Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.191 f  fpgaagc/traya/a13/NOR41122/y_i_1/O
                         net (fo=3, routed)           0.133     1.324    fpgaagc/traya/a13/NOR41122/vrst
    SLICE_X64Y76         FDCE                                         f  fpgaagc/traya/a13/NOR41122/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.835     0.835    fpgaagc/traya/a13/NOR41122/prop_clk
    SLICE_X64Y76         FDCE                                         r  fpgaagc/traya/a13/NOR41122/y_reg/C
                         clock pessimism             -0.234     0.601    
    SLICE_X64Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.509    fpgaagc/traya/a13/NOR41122/y_reg
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a13/NOR41121/prev_val_reg/PRE
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.289%)  route 0.648ns (73.711%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.571     0.571    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.166     0.877    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.922 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        0.270     1.193    fpgaagc/traya/a13/NOR41121/power
    SLICE_X66Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.238 f  fpgaagc/traya/a13/NOR41121/y_i_1/O
                         net (fo=3, routed)           0.212     1.449    fpgaagc/traya/a13/NOR41121/vrst
    SLICE_X67Y76         FDPE                                         f  fpgaagc/traya/a13/NOR41121/prev_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.835     0.835    fpgaagc/traya/a13/NOR41121/prop_clk
    SLICE_X67Y76         FDPE                                         r  fpgaagc/traya/a13/NOR41121/prev_val_reg/C
                         clock pessimism             -0.234     0.601    
    SLICE_X67Y76         FDPE (Remov_fdpe_C_PRE)     -0.095     0.506    fpgaagc/traya/a13/NOR41121/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a13/NOR41121/y_reg/PRE
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.289%)  route 0.648ns (73.711%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.571     0.571    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.166     0.877    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.922 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        0.270     1.193    fpgaagc/traya/a13/NOR41121/power
    SLICE_X66Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.238 f  fpgaagc/traya/a13/NOR41121/y_i_1/O
                         net (fo=3, routed)           0.212     1.449    fpgaagc/traya/a13/NOR41121/vrst
    SLICE_X67Y76         FDPE                                         f  fpgaagc/traya/a13/NOR41121/y_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.835     0.835    fpgaagc/traya/a13/NOR41121/prop_clk
    SLICE_X67Y76         FDPE                                         r  fpgaagc/traya/a13/NOR41121/y_reg/C
                         clock pessimism             -0.234     0.601    
    SLICE_X67Y76         FDPE (Remov_fdpe_C_PRE)     -0.095     0.506    fpgaagc/traya/a13/NOR41121/y_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48410/prev_val_reg/PRE
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.202%)  route 0.651ns (73.798%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.571     0.571    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.166     0.877    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.922 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        0.302     1.225    fpgaagc/traya/a23/NOR48410/power
    SLICE_X59Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.270 f  fpgaagc/traya/a23/NOR48410/y_i_1/O
                         net (fo=3, routed)           0.183     1.452    fpgaagc/traya/a23/NOR48410/vrst
    SLICE_X59Y77         FDPE                                         f  fpgaagc/traya/a23/NOR48410/prev_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.836     0.836    fpgaagc/traya/a23/NOR48410/prop_clk
    SLICE_X59Y77         FDPE                                         r  fpgaagc/traya/a23/NOR48410/prev_val_reg/C
                         clock pessimism             -0.234     0.602    
    SLICE_X59Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     0.507    fpgaagc/traya/a23/NOR48410/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48410/y_reg/PRE
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.202%)  route 0.651ns (73.798%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.571     0.571    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.166     0.877    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.922 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        0.302     1.225    fpgaagc/traya/a23/NOR48410/power
    SLICE_X59Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.270 f  fpgaagc/traya/a23/NOR48410/y_i_1/O
                         net (fo=3, routed)           0.183     1.452    fpgaagc/traya/a23/NOR48410/vrst
    SLICE_X59Y77         FDPE                                         f  fpgaagc/traya/a23/NOR48410/y_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.836     0.836    fpgaagc/traya/a23/NOR48410/prop_clk
    SLICE_X59Y77         FDPE                                         r  fpgaagc/traya/a23/NOR48410/y_reg/C
                         clock pessimism             -0.234     0.602    
    SLICE_X59Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     0.507    fpgaagc/traya/a23/NOR48410/y_reg
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35342/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.231ns (25.583%)  route 0.672ns (74.417%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.571     0.571    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.166     0.877    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.922 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        0.319     1.242    fpgaagc/traya/a15/NOR35342/power
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.287 f  fpgaagc/traya/a15/NOR35342/y_i_1/O
                         net (fo=3, routed)           0.187     1.474    fpgaagc/traya/a15/NOR35342/vrst
    SLICE_X60Y78         FDCE                                         f  fpgaagc/traya/a15/NOR35342/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.838     0.838    fpgaagc/traya/a15/NOR35342/prop_clk
    SLICE_X60Y78         FDCE                                         r  fpgaagc/traya/a15/NOR35342/prev_val_reg/C
                         clock pessimism             -0.253     0.585    
    SLICE_X60Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    fpgaagc/traya/a15/NOR35342/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35342/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.231ns (25.583%)  route 0.672ns (74.417%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.571     0.571    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.166     0.877    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.922 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        0.319     1.242    fpgaagc/traya/a15/NOR35342/power
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.287 f  fpgaagc/traya/a15/NOR35342/y_i_1/O
                         net (fo=3, routed)           0.187     1.474    fpgaagc/traya/a15/NOR35342/vrst
    SLICE_X60Y78         FDCE                                         f  fpgaagc/traya/a15/NOR35342/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.838     0.838    fpgaagc/traya/a15/NOR35342/prop_clk
    SLICE_X60Y78         FDCE                                         r  fpgaagc/traya/a15/NOR35342/y_reg/C
                         clock pessimism             -0.253     0.585    
    SLICE_X60Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    fpgaagc/traya/a15/NOR35342/y_reg
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43326/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.501%)  route 0.675ns (74.499%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.571     0.571    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.166     0.877    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.922 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        0.259     1.181    fpgaagc/traya/a16/NOR43326/power
    SLICE_X62Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.226 f  fpgaagc/traya/a16/NOR43326/y_i_1/O
                         net (fo=3, routed)           0.250     1.477    fpgaagc/traya/a16/NOR43326/vrst
    SLICE_X61Y78         FDCE                                         f  fpgaagc/traya/a16/NOR43326/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.838     0.838    fpgaagc/traya/a16/NOR43326/prop_clk
    SLICE_X61Y78         FDCE                                         r  fpgaagc/traya/a16/NOR43326/prev_val_reg/C
                         clock pessimism             -0.253     0.585    
    SLICE_X61Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    fpgaagc/traya/a16/NOR43326/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43326/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.501%)  route 0.675ns (74.499%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.571     0.571    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X63Y77         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.166     0.877    fpgaagc/traya/a30/SBYREL_
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.922 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4022, routed)        0.259     1.181    fpgaagc/traya/a16/NOR43326/power
    SLICE_X62Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.226 f  fpgaagc/traya/a16/NOR43326/y_i_1/O
                         net (fo=3, routed)           0.250     1.477    fpgaagc/traya/a16/NOR43326/vrst
    SLICE_X61Y78         FDCE                                         f  fpgaagc/traya/a16/NOR43326/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1720, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13704, routed)       0.838     0.838    fpgaagc/traya/a16/NOR43326/prop_clk
    SLICE_X61Y78         FDCE                                         r  fpgaagc/traya/a16/NOR43326/y_reg/C
                         clock pessimism             -0.253     0.585    
    SLICE_X61Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    fpgaagc/traya/a16/NOR43326/y_reg
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.984    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      997.755ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             997.755ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        2.025ns  (logic 0.419ns (20.689%)  route 1.606ns (79.311%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           1.606     2.025    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X54Y72         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)       -0.220   999.780    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                997.755    

Slack (MET) :             998.171ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.734ns  (logic 0.456ns (26.291%)  route 1.278ns (73.709%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           1.278     1.734    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X55Y73         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)       -0.095   999.905    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                998.171    

Slack (MET) :             998.601ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.125ns  (logic 0.478ns (42.503%)  route 0.647ns (57.497%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y39         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X94Y39         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.647     1.125    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X95Y39         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X95Y39         FDRE (Setup_fdre_C_D)       -0.274   999.726    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.726    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                998.601    

Slack (MET) :             998.644ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.132ns  (logic 0.478ns (42.240%)  route 0.654ns (57.760%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.654     1.132    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X54Y73         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)       -0.224   999.776    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.776    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                998.644    

Slack (MET) :             998.714ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.193ns  (logic 0.518ns (43.433%)  route 0.675ns (56.567%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y29         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X90Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.675     1.193    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X87Y32         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X87Y32         FDRE (Setup_fdre_C_D)       -0.093   999.907    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                998.714    

Slack (MET) :             998.722ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.008ns  (logic 0.478ns (47.406%)  route 0.530ns (52.594%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y29         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.530     1.008    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X89Y29         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y29         FDRE (Setup_fdre_C_D)       -0.270   999.730    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                998.722    

Slack (MET) :             998.729ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.051ns  (logic 0.478ns (45.473%)  route 0.573ns (54.527%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.573     1.051    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X86Y37         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y37         FDRE (Setup_fdre_C_D)       -0.220   999.780    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                998.729    

Slack (MET) :             998.765ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.560%)  route 0.486ns (50.440%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.486     0.964    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X93Y36         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X93Y36         FDRE (Setup_fdre_C_D)       -0.270   999.730    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                998.765    

Slack (MET) :             998.766ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.967ns  (logic 0.478ns (49.435%)  route 0.489ns (50.565%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.489     0.967    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X87Y38         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X87Y38         FDRE (Setup_fdre_C_D)       -0.267   999.733    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                998.766    

Slack (MET) :             998.766ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.598%)  route 0.486ns (50.402%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.486     0.964    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X59Y66         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.270   999.730    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                998.766    





