Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  4 23:14:41 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.843      -94.908                     85                 1312        0.035        0.000                      0                 1312        3.000        0.000                       0                   602  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.843      -94.908                     85                 1312        0.035        0.000                      0                 1312        6.712        0.000                       0                   598  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           85  Failing Endpoints,  Worst Slack       -1.843ns,  Total Violation      -94.908ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.349ns  (logic 9.069ns (55.472%)  route 7.280ns (44.528%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.625    -0.915    xvga1/clk_out1
    SLICE_X59Y63         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          0.846     0.387    xvga1/vcount_out[2]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.540 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.266    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.597 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.597    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.973 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.288 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=14, routed)          1.028     3.316    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.337     3.653 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.415     4.069    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.327     4.396 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.396    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.797 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.336     5.290    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329     5.619 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.353     5.973    minesweeper/td/image_addr_i_13_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.097 r  minesweeper/td/image_addr_i_12/O
                         net (fo=2, routed)           0.619     6.715    minesweeper/td/image_addr_i_12_0[0]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     6.839    xvga1/image_addr_0[1]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.237 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    xvga1/image_addr_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     8.044    minesweeper/td/A[11]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.060 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.894    12.954    minesweeper/td/image_addr__0[5]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124    13.078 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.078    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.628 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.628    minesweeper/td/image_addr_carry_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.957 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.477    15.434    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.546    13.910    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.591    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.795ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.291ns  (logic 9.069ns (55.668%)  route 7.222ns (44.332%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.625    -0.915    xvga1/clk_out1
    SLICE_X59Y63         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          0.846     0.387    xvga1/vcount_out[2]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.540 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.266    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.597 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.597    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.973 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.288 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=14, routed)          1.028     3.316    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.337     3.653 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.415     4.069    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.327     4.396 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.396    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.797 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.336     5.290    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329     5.619 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.353     5.973    minesweeper/td/image_addr_i_13_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.097 r  minesweeper/td/image_addr_i_12/O
                         net (fo=2, routed)           0.619     6.715    minesweeper/td/image_addr_i_12_0[0]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     6.839    xvga1/image_addr_0[1]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.237 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    xvga1/image_addr_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     8.044    minesweeper/td/A[11]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.060 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.894    12.954    minesweeper/td/image_addr__0[5]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124    13.078 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.078    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.628 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.628    minesweeper/td/image_addr_carry_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.957 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.419    15.376    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.537    13.901    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.130    14.330    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.582    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -15.376    
  -------------------------------------------------------------------
                         slack                                 -1.795    

Slack (VIOLATED) :        -1.775ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.283ns  (logic 9.074ns (55.726%)  route 7.209ns (44.274%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.625    -0.915    xvga1/clk_out1
    SLICE_X59Y63         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          0.846     0.387    xvga1/vcount_out[2]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.540 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.266    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.597 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.597    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.973 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.288 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=14, routed)          1.028     3.316    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.337     3.653 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.415     4.069    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.327     4.396 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.396    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.797 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.336     5.290    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329     5.619 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.353     5.973    minesweeper/td/image_addr_i_13_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.097 r  minesweeper/td/image_addr_i_12/O
                         net (fo=2, routed)           0.619     6.715    minesweeper/td/image_addr_i_12_0[0]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     6.839    xvga1/image_addr_0[1]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.237 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    xvga1/image_addr_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     8.044    minesweeper/td/A[11]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.060 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.894    12.954    minesweeper/td/image_addr__0[5]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124    13.078 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.078    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.628 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.628    minesweeper/td/image_addr_carry_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.962 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=11, routed)          1.407    15.369    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.546    13.910    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.594    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                         -15.369    
  -------------------------------------------------------------------
                         slack                                 -1.775    

Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.266ns  (logic 9.069ns (55.753%)  route 7.197ns (44.247%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.625    -0.915    xvga1/clk_out1
    SLICE_X59Y63         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          0.846     0.387    xvga1/vcount_out[2]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.540 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.266    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.597 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.597    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.973 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.288 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=14, routed)          1.028     3.316    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.337     3.653 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.415     4.069    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.327     4.396 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.396    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.797 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.336     5.290    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329     5.619 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.353     5.973    minesweeper/td/image_addr_i_13_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.097 r  minesweeper/td/image_addr_i_12/O
                         net (fo=2, routed)           0.619     6.715    minesweeper/td/image_addr_i_12_0[0]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     6.839    xvga1/image_addr_0[1]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.237 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    xvga1/image_addr_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     8.044    minesweeper/td/A[11]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.060 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.894    12.954    minesweeper/td/image_addr__0[5]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124    13.078 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.078    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.628 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.628    minesweeper/td/image_addr_carry_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.957 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.395    15.352    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.542    13.906    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.130    14.335    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.587    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                         -15.352    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.182ns  (logic 9.074ns (56.076%)  route 7.108ns (43.924%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.625    -0.915    xvga1/clk_out1
    SLICE_X59Y63         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          0.846     0.387    xvga1/vcount_out[2]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.540 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.266    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.597 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.597    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.973 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.288 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=14, routed)          1.028     3.316    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.337     3.653 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.415     4.069    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.327     4.396 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.396    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.797 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.336     5.290    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329     5.619 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.353     5.973    minesweeper/td/image_addr_i_13_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.097 r  minesweeper/td/image_addr_i_12/O
                         net (fo=2, routed)           0.619     6.715    minesweeper/td/image_addr_i_12_0[0]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     6.839    xvga1/image_addr_0[1]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.237 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    xvga1/image_addr_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     8.044    minesweeper/td/A[11]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.060 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.894    12.954    minesweeper/td/image_addr__0[5]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124    13.078 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.078    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.628 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.628    minesweeper/td/image_addr_carry_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.962 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=11, routed)          1.305    15.267    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.542    13.906    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.130    14.335    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.590    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -15.267    
  -------------------------------------------------------------------
                         slack                                 -1.677    

Slack (VIOLATED) :        -1.651ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.151ns  (logic 9.074ns (56.183%)  route 7.077ns (43.817%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.625    -0.915    xvga1/clk_out1
    SLICE_X59Y63         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          0.846     0.387    xvga1/vcount_out[2]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.540 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.266    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.597 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.597    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.973 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.288 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=14, routed)          1.028     3.316    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.337     3.653 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.415     4.069    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.327     4.396 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.396    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.797 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.336     5.290    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329     5.619 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.353     5.973    minesweeper/td/image_addr_i_13_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.097 r  minesweeper/td/image_addr_i_12/O
                         net (fo=2, routed)           0.619     6.715    minesweeper/td/image_addr_i_12_0[0]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     6.839    xvga1/image_addr_0[1]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.237 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    xvga1/image_addr_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     8.044    minesweeper/td/A[11]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.060 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.894    12.954    minesweeper/td/image_addr__0[5]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124    13.078 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.078    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.628 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.628    minesweeper/td/image_addr_carry_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.962 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=11, routed)          1.274    15.236    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y15         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.537    13.901    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.130    14.330    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.585    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                         -15.236    
  -------------------------------------------------------------------
                         slack                                 -1.651    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.134ns  (logic 8.996ns (55.758%)  route 7.138ns (44.242%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.625    -0.915    xvga1/clk_out1
    SLICE_X59Y63         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          0.846     0.387    xvga1/vcount_out[2]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.540 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.266    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.597 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.597    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.973 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.288 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=14, routed)          1.028     3.316    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.337     3.653 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.415     4.069    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.327     4.396 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.396    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.797 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.336     5.290    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329     5.619 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.353     5.973    minesweeper/td/image_addr_i_13_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.097 r  minesweeper/td/image_addr_i_12/O
                         net (fo=2, routed)           0.619     6.715    minesweeper/td/image_addr_i_12_0[0]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     6.839    xvga1/image_addr_0[1]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.237 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    xvga1/image_addr_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     8.044    minesweeper/td/A[11]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.060 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.894    12.954    minesweeper/td/image_addr__0[5]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124    13.078 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.078    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.628 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.628    minesweeper/td/image_addr_carry_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.884 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=12, routed)          1.335    15.219    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.546    13.910    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.595    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                         -15.219    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.104ns  (logic 9.074ns (56.348%)  route 7.030ns (43.652%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.625    -0.915    xvga1/clk_out1
    SLICE_X59Y63         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          0.846     0.387    xvga1/vcount_out[2]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.540 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.266    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.597 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.597    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.973 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.288 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=14, routed)          1.028     3.316    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.337     3.653 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.415     4.069    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.327     4.396 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.396    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.797 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.336     5.290    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329     5.619 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.353     5.973    minesweeper/td/image_addr_i_13_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.097 r  minesweeper/td/image_addr_i_12/O
                         net (fo=2, routed)           0.619     6.715    minesweeper/td/image_addr_i_12_0[0]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     6.839    xvga1/image_addr_0[1]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.237 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    xvga1/image_addr_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     8.044    minesweeper/td/A[11]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.060 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.894    12.954    minesweeper/td/image_addr__0[5]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124    13.078 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.078    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.628 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.628    minesweeper/td/image_addr_carry_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.962 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=11, routed)          1.227    15.189    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y11         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.546    13.910    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.594    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                         -15.189    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.093ns  (logic 9.069ns (56.353%)  route 7.024ns (43.647%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.625    -0.915    xvga1/clk_out1
    SLICE_X59Y63         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          0.846     0.387    xvga1/vcount_out[2]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.540 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.266    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.597 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.597    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.973 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.288 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=14, routed)          1.028     3.316    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.337     3.653 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.415     4.069    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.327     4.396 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.396    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.797 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.336     5.290    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329     5.619 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.353     5.973    minesweeper/td/image_addr_i_13_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.097 r  minesweeper/td/image_addr_i_12/O
                         net (fo=2, routed)           0.619     6.715    minesweeper/td/image_addr_i_12_0[0]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     6.839    xvga1/image_addr_0[1]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.237 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    xvga1/image_addr_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     8.044    minesweeper/td/A[11]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.060 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.894    12.954    minesweeper/td/image_addr__0[5]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124    13.078 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.078    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.628 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.628    minesweeper/td/image_addr_carry_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.957 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.222    15.178    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.546    13.910    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.591    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.012ns  (logic 8.830ns (55.146%)  route 7.182ns (44.854%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.625    -0.915    xvga1/clk_out1
    SLICE_X59Y63         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          0.846     0.387    xvga1/vcount_out[2]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.153     0.540 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.266    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.331     1.597 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.597    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.973 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.288 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=14, routed)          1.028     3.316    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.337     3.653 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.415     4.069    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.327     4.396 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.396    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.797 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.336     5.290    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329     5.619 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.353     5.973    minesweeper/td/image_addr_i_13_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.097 r  minesweeper/td/image_addr_i_12/O
                         net (fo=2, routed)           0.619     6.715    minesweeper/td/image_addr_i_12_0[0]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     6.839    xvga1/image_addr_0[1]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.237 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    xvga1/image_addr_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     8.044    minesweeper/td/A[11]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.060 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.894    12.954    minesweeper/td/image_addr__0[5]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124    13.078 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.078    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.718 r  minesweeper/td/image_addr_carry/O[3]
                         net (fo=11, routed)          1.379    15.097    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         1.546    13.910    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    13.591    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -15.097    
  -------------------------------------------------------------------
                         slack                                 -1.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.231ns (56.615%)  route 0.177ns (43.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.569    -0.595    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X64Y99         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.290    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[13]
    SLICE_X64Y100        LUT4 (Prop_lut4_I3_O)        0.103    -0.187 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    MouseCtl/Inst_Ps2Interface/FSM_onehot_state[15]_i_1_n_0
    SLICE_X64Y100        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.835    -0.838    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X64Y100        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X64Y100        FDCE (Hold_fdce_C_D)         0.107    -0.222    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.186%)  route 0.177ns (43.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.569    -0.595    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X64Y99         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.290    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[13]
    SLICE_X64Y100        LUT4 (Prop_lut4_I2_O)        0.099    -0.191 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    MouseCtl/Inst_Ps2Interface/FSM_onehot_state[14]_i_1_n_0
    SLICE_X64Y100        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.835    -0.838    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X64Y100        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X64Y100        FDCE (Hold_fdce_C_D)         0.092    -0.237    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/hsync_reg[0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.563    -0.601    xvga1/clk_out1
    SLICE_X63Y83         FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.067    -0.393    mouse_renderer/hsync
    SLICE_X62Y83         SRL16E                                       r  mouse_renderer/hsync_reg[0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.832    -0.841    mouse_renderer/clk_out1
    SLICE_X62Y83         SRL16E                                       r  mouse_renderer/hsync_reg[0]_srl8/CLK
                         clock pessimism              0.253    -0.588    
    SLICE_X62Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.471    mouse_renderer/hsync_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 timer/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/internal_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.299ns (60.330%)  route 0.197ns (39.670%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.592    -0.572    timer/clk_out1
    SLICE_X75Y100        FDRE                                         r  timer/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  timer/internal_count_reg[0]/Q
                         net (fo=3, routed)           0.197    -0.235    timer/internal_count_reg_n_0_[0]
    SLICE_X74Y99         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.077 r  timer/internal_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.077    timer/data0[1]
    SLICE_X74Y99         FDRE                                         r  timer/internal_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.871    -0.802    timer/clk_out1
    SLICE_X74Y99         FDRE                                         r  timer/internal_count_reg[1]/C
                         clock pessimism              0.509    -0.293    
    SLICE_X74Y99         FDRE (Hold_fdre_C_D)         0.134    -0.159    timer/internal_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.001%)  route 0.268ns (58.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.562    -0.602    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X64Y105        FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.268    -0.194    MouseCtl/Inst_Ps2Interface/ps2_clk_s
    SLICE_X64Y99         LUT5 (Prop_lut5_I1_O)        0.045    -0.149 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1_n_0
    SLICE_X64Y99         FDPE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.841    -0.832    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X64Y99         FDPE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X64Y99         FDPE (Hold_fdpe_C_D)         0.091    -0.232    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 timer/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/internal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.313ns (61.420%)  route 0.197ns (38.580%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.592    -0.572    timer/clk_out1
    SLICE_X75Y100        FDRE                                         r  timer/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  timer/internal_count_reg[0]/Q
                         net (fo=3, routed)           0.197    -0.235    timer/internal_count_reg_n_0_[0]
    SLICE_X74Y99         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172    -0.063 r  timer/internal_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.063    timer/data0[3]
    SLICE_X74Y99         FDRE                                         r  timer/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.871    -0.802    timer/clk_out1
    SLICE_X74Y99         FDRE                                         r  timer/internal_count_reg[3]/C
                         clock pessimism              0.509    -0.293    
    SLICE_X74Y99         FDRE (Hold_fdre_C_D)         0.134    -0.159    timer/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 timer/internal_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/internal_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.598    -0.566    timer/clk_out1
    SLICE_X74Y99         FDRE                                         r  timer/internal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  timer/internal_count_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.276    timer/internal_count_reg_n_0_[3]
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.120 r  timer/internal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.119    timer/internal_count_reg[4]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.066 r  timer/internal_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.066    timer/data0[5]
    SLICE_X74Y100        FDRE                                         r  timer/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.865    -0.808    timer/clk_out1
    SLICE_X74Y100        FDRE                                         r  timer/internal_count_reg[5]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.134    -0.165    timer/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.567    -0.597    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X58Y99         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.307    MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[2]
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.151 r  MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.150    MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.097 r  MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_7
    SLICE_X58Y100        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.832    -0.841    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X58Y100        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 timer/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/internal_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.325ns (62.308%)  route 0.197ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.592    -0.572    timer/clk_out1
    SLICE_X75Y100        FDRE                                         r  timer/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  timer/internal_count_reg[0]/Q
                         net (fo=3, routed)           0.197    -0.235    timer/internal_count_reg_n_0_[0]
    SLICE_X74Y99         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184    -0.051 r  timer/internal_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.051    timer/data0[2]
    SLICE_X74Y99         FDRE                                         r  timer/internal_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.871    -0.802    timer/clk_out1
    SLICE_X74Y99         FDRE                                         r  timer/internal_count_reg[2]/C
                         clock pessimism              0.509    -0.293    
    SLICE_X74Y99         FDRE (Hold_fdre_C_D)         0.134    -0.159    timer/internal_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 timer/internal_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/internal_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.598    -0.566    timer/clk_out1
    SLICE_X74Y99         FDRE                                         r  timer/internal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  timer/internal_count_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.276    timer/internal_count_reg_n_0_[3]
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.120 r  timer/internal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.119    timer/internal_count_reg[4]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.053 r  timer/internal_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    timer/data0[7]
    SLICE_X74Y100        FDRE                                         r  timer/internal_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=597, routed)         0.865    -0.808    timer/clk_out1
    SLICE_X74Y100        FDRE                                         r  timer/internal_count_reg[7]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.134    -0.165    timer/internal_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y31     minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y31     minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y40     minesweeper/td/three_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y40     minesweeper/td/three_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y36     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y36     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y17     minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y17     minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y32     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y32     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     mouse_renderer/vsync_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y84     minesweeper/hcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y84     minesweeper/hcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y84     minesweeper/hcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y84     minesweeper/hcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y84     minesweeper/hcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y84     minesweeper/hcount_reg[1][5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y84     minesweeper/hcount_reg[1][6]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y84     minesweeper/hcount_reg[1][7]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y85     minesweeper/vcount_reg[1][0]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



