# do FPGAGraphics.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:50 on Nov 30,2023
# vlog -work work FPGAGraphics.vo 
# -- Compiling module FPGAGraphics
# 
# Top level modules:
# 	FPGAGraphics
# End time: 13:59:50 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:50 on Nov 30,2023
# vlog -work work output_files/Waveform.vwf.vt 
# -- Compiling module FPGAGraphics_vlg_vec_tst
# 
# Top level modules:
# 	FPGAGraphics_vlg_vec_tst
# End time: 13:59:50 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.FPGAGraphics_vlg_vec_tst 
# Start time: 13:59:50 on Nov 30,2023
# Loading work.FPGAGraphics_vlg_vec_tst
# Loading work.FPGAGraphics
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_clkena
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : output_files/Waveform.vwf.vt(66)
#    Time: 10 us  Iteration: 0  Instance: /FPGAGraphics_vlg_vec_tst
# Break in Module FPGAGraphics_vlg_vec_tst at output_files/Waveform.vwf.vt line 66
# Stopped at output_files/Waveform.vwf.vt line 66
# End time: 13:59:50 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
