Running in Lattice mode


Starting:    C:\lscc\diamond\2.2_x64\synpbase\win64\mbin\synbatch.exe
Install:     C:\lscc\diamond\2.2_x64\synpbase
Date:        Mon Oct 28 14:50:41 2013
Version:     G-2012.09L-SP1 

Arguments:   -product synplify_pro  -batch SBret10_SBret10_synplify.tcl
ProductType: synplify_pro






Warning: File already exists in project: "C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\sourcecode\AERfifo.vhd"

Warning: File already exists in project: "C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\sourcecode\clockgen.vhd"

Copied C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\SBret10_SBret10.srr to C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\backup\SBret10_SBret10.srr

log file: "C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\SBret10_SBret10.srr"


Generating HDL info...

hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:01s


Copied C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\SBret10_SBret10.srr to C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\SBret10_SBret10.srf

log file: "C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\SBret10_SBret10.srr"


Running proj_1|SBret10

Running Compile on proj_1|SBret10

Running Compile Process on proj_1|SBret10

Running Compile Input on proj_1|SBret10

Copied C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\synwork\SBret10_SBret10_compiler.srs to C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\SBret10_SBret10.srs

compiler Completed
Return Code: 0
Run Time:0h:00m:04s


Copied C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\SBret10_SBret10.srr to C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\SBret10_SBret10.srf

Job Compile Process completed on proj_1|SBret10

Running Premap on proj_1|SBret10

premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s


Job Compile completed on proj_1|SBret10

Running Map on proj_1|SBret10

Running Map & Optimize on proj_1|SBret10

fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:07s


Job Map completed on proj_1|SBret10

Copied C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\SBret10_SBret10.srr to C:\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\SBret10_SBret10.srf

Job Logic Synthesis completed on proj_1|SBret10

TCL script complete: "SBret10_SBret10_synplify.tcl"

exit status=0


