// Seed: 3640502819
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  output wire id_31;
  inout wire id_30;
  output wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_32;
  ;
  always @(posedge -1 or posedge id_14) begin : LABEL_0
    $signed(60);
    ;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd83,
    parameter id_7 = 32'd51
) (
    input tri1 _id_0,
    output wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input wand id_6,
    input wire _id_7,
    input wor id_8,
    input wor id_9,
    output tri0 id_10,
    inout supply1 id_11
    , id_14,
    output tri0 id_12
);
  wire [id_7 : id_0  >  1] id_15;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_15,
      id_14,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_14,
      id_15,
      id_14,
      id_15,
      id_15,
      id_14,
      id_15,
      id_14,
      id_14,
      id_15,
      id_14,
      id_14,
      id_15,
      id_15,
      id_15,
      id_14
  );
endmodule
