/*
 * Copyright (c) 2016-2020, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/serial_core.h>
#include <linux/spinlock.h>
#include <linux/console.h>
#include <linux/tty_flip.h>
#include <linux/platform_device.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <linux/irqreturn.h>
#include <asm/io.h>

#define HSP_INT_IE_0		0x100
#define TOP0_SHARED_MBOX0	0x0
#define MBOX0_FULL_BIT		8

#define NUM_BYTES_FIELD_BIT	24
#define FLUSH_BIT		26
#define INTR_TRIGGER_BIT	31

#define RX_ESCAPE_CHAR (0xFFU)
/*
 * Combined-uart uses 'ctrl /' i.e 0x1f as break-signal for SysRq
 */
#define MAGIC_SYSRQ_CHAR	0x1f

static u8 __iomem *top0_mbox01_base;
static u8 __iomem *spe_mbox_reg;
static u8 __iomem *top0_cmn_base;

static bool in_escape;

static struct uart_port tegra_combined_uart_port;
static struct console tegra_combined_uart_console;
static struct uart_driver tegra_combined_uart_driver;

static void tegra_combined_uart_console_write(struct console *co,
						const char *s,
						unsigned int count);

static DEFINE_SPINLOCK(tx_lock);

/*
 * This function does nothing. This function is used to fill in the function
 * pointers in struct uart_ops tegra_combined_uart_ops, which we don't
 * implement.
 */
static int uart_null_func(struct uart_port *port)
{
	return 0;
}

static void tegra_combined_uart_disable_sm_irq(void)
{
	u32 reg_val;
	/*
	 * WARNING: HSP_INT_IE_0 is not protected for RMW.
	 */
	reg_val = readl(top0_cmn_base + HSP_INT_IE_0);
	reg_val &= ~(1 << MBOX0_FULL_BIT);
	writel(reg_val, top0_cmn_base + HSP_INT_IE_0);
}

static void tegra_combined_uart_enable_sm_irq(void)
{
	u32 reg_val;
	/*
	 * WARNING: HSP_INT_IE_0 is not protected for RMW.
	 */
	reg_val = readl(top0_cmn_base + HSP_INT_IE_0);
	reg_val |= (1 << MBOX0_FULL_BIT);
	writel(reg_val, top0_cmn_base + HSP_INT_IE_0);
}

static int tegra_combined_uart_suspend(struct device *dev)
{
	tegra_combined_uart_disable_sm_irq();

	return 0;
}

static int tegra_combined_uart_resume(struct device *dev)
{
	tegra_combined_uart_enable_sm_irq();

	return 0;
}

static int uart_shutdown(struct uart_port *port)
{
	tegra_combined_uart_disable_sm_irq();
	/* free IRQ */
	free_irq(tegra_combined_uart_port.irq, port);

	return 0;
}

static void tegra_combined_uart_start_tx(struct uart_port *port)
{
	unsigned long tail;
	unsigned long count;
	struct circ_buf *xmit = &port->state->xmit;

	while (true) {
		tail = (unsigned long)&xmit->buf[xmit->tail];
		count = CIRC_CNT_TO_END(xmit->head, xmit->tail, UART_XMIT_SIZE);

		if (!count)
			break;

		tegra_combined_uart_console_write(NULL, (char *)tail, count);
		xmit->tail = (xmit->tail + count) & (UART_XMIT_SIZE - 1);
	}
	uart_write_wakeup(port);
}

/*
 * Handles an RX message from the combined UART server.
 */
static void tegra_combined_uart_handle_rx_msg(uint32_t mbox_val)
{
	int i;
	char ch = 0;
	int bytes;
	struct tty_port *port = &((tegra_combined_uart_port.state)->port);

	bytes = (mbox_val >> NUM_BYTES_FIELD_BIT) & 0x3;
	for (i = 0; i < bytes; i++) {
		ch = (mbox_val >> i * 8) & 0xFF;
		if (unlikely(ch == MAGIC_SYSRQ_CHAR)) {
			tegra_combined_uart_port.sysrq = jiffies + HZ*5;
			return;
		} else if (unlikely(tegra_combined_uart_port.sysrq)) {
			if (ch && time_before(jiffies,
					tegra_combined_uart_port.sysrq)) {
				handle_sysrq(ch);
				tegra_combined_uart_port.sysrq = 0;
				return;
			}
		}

		if (ch == RX_ESCAPE_CHAR)
			in_escape = true;
		else if (!in_escape)
			tty_insert_flip_char(port, ch, TTY_NORMAL);
		else
			in_escape = false;
	}
	tty_flip_buffer_push(port);
}

static u32 update_and_send_mbox(u32 mbox_val, char c)
{
	int bytes = bytes = (mbox_val >> NUM_BYTES_FIELD_BIT) & 0x3;

	mbox_val |= BIT(INTR_TRIGGER_BIT);
	mbox_val |= c << (bytes * 8);
	bytes++;
	mbox_val = (mbox_val & ~(3 << NUM_BYTES_FIELD_BIT)) |
		(bytes << NUM_BYTES_FIELD_BIT);

	if (bytes == 3) {
		/* Send current packet to SPE */
		while (readl(spe_mbox_reg) & BIT(INTR_TRIGGER_BIT))
			cpu_relax();
		writel(mbox_val, spe_mbox_reg);
		mbox_val = BIT(INTR_TRIGGER_BIT);
	}

	return mbox_val;
}

/*
 * This function splits the string to be printed (const char *s) into multiple
 * packets. Each packet contains a max of 3 characters. Packets are sent to the
 * SPE-based combined UART server for printing. Communication with SPE is done
 * through mailbox registers which can generate interrupts for SPE and Linux.
 */
static void tegra_combined_uart_console_write(struct console *co,
						const char *s,
						unsigned int count)
{
	u32 mbox_val = BIT(INTR_TRIGGER_BIT);
	unsigned long flags;
	unsigned int i;

	spin_lock_irqsave(&tx_lock, flags);

	/* Loop for processing each 3 char packet */
	for (i = 0; i < count; i++) {
		if (s[i] == '\n')
			mbox_val = update_and_send_mbox(mbox_val, '\r');
		mbox_val = update_and_send_mbox(mbox_val, s[i]);
	}

	if ((mbox_val >> NUM_BYTES_FIELD_BIT) & 0x3) {
		while (readl(spe_mbox_reg) & BIT(INTR_TRIGGER_BIT))
			cpu_relax();
		writel(mbox_val, spe_mbox_reg);
	}

	spin_unlock_irqrestore(&tx_lock, flags);
}

static int __init tegra_combined_uart_console_setup(struct console *co,
							char *options)
{
	int baud = 115200;
	int parity = 'n';
	int bits = 8;
	int flow = 'n';

	if (options)
		uart_parse_options(options, &baud, &parity, &bits, &flow);

	return uart_set_options(&tegra_combined_uart_port, co, baud, parity,
				bits, flow);
}

static irqreturn_t tegra_combined_uart_rx(int irq, void *dev_id)
{
	u32 reg_val;

	/* read the mailbox register: top0_shared_mbox0 */
	reg_val = readl(top0_mbox01_base + TOP0_SHARED_MBOX0);
	if (!(reg_val & BIT(INTR_TRIGGER_BIT))) {
		return IRQ_HANDLED;
	}

	tegra_combined_uart_handle_rx_msg(reg_val);

	/* clear the mailbox register: top0_shared_mbox0 */
	writel(0, top0_mbox01_base + TOP0_SHARED_MBOX0);

	return IRQ_HANDLED;
}

static int tegra_combined_uart_startup(struct uart_port *port)
{
	int ret;
	/* allocate IRQ */
	ret = request_irq(tegra_combined_uart_port.irq, tegra_combined_uart_rx,
		0, "combined_uart rx", port);
	if (ret) {
		pr_err("%s: request_irq error\n", __func__);
		return ret;
	}

	tegra_combined_uart_enable_sm_irq();

	return ret;
}

static int tegra_combined_uart_probe(struct platform_device *pdev)
{
	int ret;
	struct device_node *np = pdev->dev.of_node;

	if (!np)
		return -ENODEV;

	top0_mbox01_base = (u8 __iomem *)(of_io_request_and_map(np, 0,
		    "Tegra Combined UART TOP0_HSP Linux mailbox"));
	if (IS_ERR(top0_mbox01_base))
		return PTR_ERR(top0_mbox01_base);

	spe_mbox_reg = (u8 __iomem *)(of_io_request_and_map(np, 1,
		    "Tegra Combined UART SPE mailbox"));
	if (IS_ERR(spe_mbox_reg)) {
		ret = PTR_ERR(spe_mbox_reg);
		goto err_mapping;
	}

	top0_cmn_base = (u8 __iomem *)(of_io_request_and_map(np, 2,
		    "Tegra Combined UART TOP0_HSP Linux mailbox interrrupt"));
	if (IS_ERR(top0_cmn_base)) {
		ret = PTR_ERR(top0_cmn_base);
		goto err_mapping;
	}

	ret = uart_register_driver(&tegra_combined_uart_driver);
	if (ret < 0) {
		pr_err("%s: Could not register driver\n", __func__);
		goto err_mapping;
	}

	tegra_combined_uart_port.irq = irq_of_parse_and_map(np, 0);
	if (!tegra_combined_uart_port.irq) {
		pr_err("%s: Failed to get irq from device tree\n", __func__);
		ret = -EINVAL;
		goto err_irq;
	}

	ret = uart_add_one_port(&tegra_combined_uart_driver,
				&tegra_combined_uart_port);
	if (ret < 0) {
		pr_err("%s: Failed to add uart port\n", __func__);
		goto err_irq;
	}

	return ret;

err_irq:
	uart_unregister_driver(&tegra_combined_uart_driver);
err_mapping:
	if (spe_mbox_reg != NULL && !IS_ERR(spe_mbox_reg))
		iounmap(spe_mbox_reg);
	if (top0_mbox01_base != NULL && !IS_ERR(top0_mbox01_base))
		iounmap(top0_mbox01_base);
	if (top0_cmn_base != NULL && !IS_ERR(top0_cmn_base))
		iounmap(top0_cmn_base);

	return ret;
}

static int tegra_combined_uart_remove(struct platform_device *pdev)
{
	uart_remove_one_port(&tegra_combined_uart_driver,
				&tegra_combined_uart_port);
	uart_unregister_driver(&tegra_combined_uart_driver);
	iounmap(spe_mbox_reg);
	iounmap(top0_mbox01_base);
	iounmap(top0_cmn_base);

	return 0;
}

static struct of_device_id tegra_combined_uart_of_match[] = {
	{
		.compatible     = "nvidia,tegra186-combined-uart",
	}, {
	},
};

MODULE_DEVICE_TABLE(of, tegra_combined_uart_of_match);

static unsigned int tegra_combined_uart_tx_empty(struct uart_port *port)
{
	return TIOCSER_TEMT;
}

static struct uart_ops tegra_combined_uart_ops = {
	.pm		= (void (*)(struct uart_port *,
					unsigned int,
					unsigned int)) &uart_null_func,
	.tx_empty	= tegra_combined_uart_tx_empty,
	.get_mctrl	=
		(unsigned int (*)(struct uart_port *)) &uart_null_func,
	.set_mctrl	= (void (*)(struct uart_port *,
					unsigned int)) &uart_null_func,
	.stop_tx	= (void (*)(struct uart_port *)) &uart_null_func,
	.start_tx	= tegra_combined_uart_start_tx,
	.stop_rx	= (void (*)(struct uart_port *)) &uart_null_func,
	.break_ctl	= (void (*)(struct uart_port *, int)) &uart_null_func,
	.startup	= tegra_combined_uart_startup,
	.shutdown	= (void (*)(struct uart_port *)) &uart_shutdown,
	.set_termios	= (void (*)(struct uart_port *,
					struct ktermios *,
					struct ktermios *)) &uart_null_func,
	.type		=
		(const char * (*)(struct uart_port *)) &uart_null_func,
	.release_port	= (void (*)(struct uart_port *)) &uart_null_func,
	.request_port	= uart_null_func,
	.config_port	= (void (*)(struct uart_port *, int)) &uart_null_func,
	.verify_port	= (int (*)(struct uart_port *,
				struct serial_struct *)) &uart_null_func,

#ifdef CONFIG_CONSOLE_POLL
	.poll_get_char = uart_null_func,
	.poll_put_char = (void (*)(struct uart_port *,
					unsigned char)) &uart_null_func,
#endif
};

static struct uart_port tegra_combined_uart_port = {
	.lock		= __SPIN_LOCK_UNLOCKED(tegra_combined_uart_port.lock),
	.iotype		= UPIO_MEM,
	.uartclk	= 0,
	.fifosize	= 16,
	.flags		= UPF_BOOT_AUTOCONF,
	.line		= 0,
	.type		= 111,
	.ops		= &tegra_combined_uart_ops,
};

static struct console tegra_combined_uart_console = {
	.name		= "ttyTCU",
	.device		= uart_console_device,
#ifdef CONFIG_SERIAL_LOGLEVEL_PRINT
	.flags		= CON_PRINTBUFFER | CON_ANYTIME | CON_FORCE_LEVEL,
#else
	.flags		= CON_PRINTBUFFER | CON_ANYTIME,
#endif
	.index		= -1,
	.write		= tegra_combined_uart_console_write,
	.setup		= tegra_combined_uart_console_setup,
	.data		= &tegra_combined_uart_driver,
};

static struct uart_driver tegra_combined_uart_driver = {
	.owner		= THIS_MODULE,
	.driver_name	= "tegra-combined-uart",
	.dev_name	= "ttyTCU",
	.major		= TTY_MAJOR,
	.minor		= 143,
	.cons		= &tegra_combined_uart_console,
	.nr		= 1,
};

#ifdef CONFIG_PM
static const struct dev_pm_ops tegra_combined_uart_pm_ops = {
	.suspend = tegra_combined_uart_suspend,
	.resume = tegra_combined_uart_resume,
};
#endif

static struct platform_driver tegra_combined_uart_platform_driver = {
	.probe		= tegra_combined_uart_probe,
	.remove		= tegra_combined_uart_remove,
	.driver		= {
		.name	= "tegra-combined-uart",
		.of_match_table = of_match_ptr(tegra_combined_uart_of_match),
#ifdef CONFIG_PM
		.pm = &tegra_combined_uart_pm_ops,
#endif
	},
};

static int __init tegra_combined_uart_init(void)
{
	int ret;

	ret = platform_driver_register(&tegra_combined_uart_platform_driver);
	if (ret < 0) {
		pr_err("%s: Platform driver register failed!\n", __func__);
		return ret;
	}

	register_console(&tegra_combined_uart_console);

	return 0;
}

static void __exit tegra_combined_uart_exit(void)
{
	pr_info("Unloading Tegra combined UART driver\n");
	platform_driver_unregister(&tegra_combined_uart_platform_driver);
}

module_init(tegra_combined_uart_init);
module_exit(tegra_combined_uart_exit);

MODULE_ALIAS("tegra-combined-uart");
MODULE_DESCRIPTION(
	"Linux client driver for Tegra combined UART");
MODULE_AUTHOR("Adeel Raza <araza@nvidia.com>");
MODULE_LICENSE("GPL v2");
