{
  "design": {
    "design_info": {
      "boundary_crc": "0xA10FBF931A6705A0",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_2",
      "name": "design_2",
      "pfm_name": "xilinx:nexys4:name:0.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "axi_uartlite_0": "",
      "clk_wiz_0": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "rst_clk_wiz_0_100M": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {}
      },
      "system_ila_0": "",
      "Seven_Segments_0": "",
      "NN": {
        "axi_fifo_mm_s_0": "",
        "axi_fifo_mm_s_1": "",
        "axi_fifo_mm_s_2": "",
        "axi_fifo_mm_s_3": "",
        "control": "",
        "S_axi_Demultiplexer1_0": "",
        "S_axi_Demultiplexer1_1": "",
        "S_axi_Demultiplexer1_2": "",
        "S_axi_Demultiplexer1_3": "",
        "src_0": "",
        "src_1": "",
        "src_2": "",
        "src_3": "",
        "Multiplier_Adder_Relu_0": {
          "floating_point_2": "",
          "floating_point_3": "",
          "floating_point_0": "",
          "floating_point_1": "",
          "floating_point_4": "",
          "floating_point_5": "",
          "floating_point_6": "",
          "Weight_0": "",
          "Weight_1": "",
          "Weight_2": "",
          "Weight_3": "",
          "axis_register_slice_0": "",
          "Tvalid_0": "",
          "Tvalid_1": "",
          "Tvalid_2": "",
          "Tvalid_3": "",
          "ReLu_0": ""
        },
        "Multiplier_Adder_Relu_1": {
          "floating_point_2": "",
          "floating_point_3": "",
          "floating_point_0": "",
          "floating_point_1": "",
          "floating_point_4": "",
          "floating_point_5": "",
          "floating_point_6": "",
          "Weight_0": "",
          "Weight_1": "",
          "Weight_2": "",
          "Weight_3": "",
          "axis_register_slice_0": "",
          "Tvalid_0": "",
          "Tvalid_1": "",
          "Tvalid_2": "",
          "Tvalid_3": "",
          "ReLu_0": ""
        },
        "Multiplier_Adder_Relu_2": {
          "floating_point_2": "",
          "floating_point_3": "",
          "floating_point_0": "",
          "floating_point_1": "",
          "floating_point_4": "",
          "floating_point_5": "",
          "floating_point_6": "",
          "Weight_0": "",
          "Weight_1": "",
          "Weight_2": "",
          "Weight_3": "",
          "axis_register_slice_0": "",
          "Tvalid_0": "",
          "Tvalid_1": "",
          "Tvalid_2": "",
          "Tvalid_3": "",
          "ReLu_0": ""
        },
        "Multiplier_Adder_Relu_3": {
          "floating_point_2": "",
          "floating_point_3": "",
          "floating_point_0": "",
          "floating_point_1": "",
          "floating_point_4": "",
          "floating_point_5": "",
          "floating_point_6": "",
          "Weight_0": "",
          "Weight_1": "",
          "Weight_2": "",
          "Weight_3": "",
          "axis_register_slice_0": "",
          "Tvalid_0": "",
          "Tvalid_1": "",
          "Tvalid_2": "",
          "Tvalid_3": "",
          "ReLu_0": ""
        },
        "Multiplier_Adder_Relu_4": {
          "floating_point_2": "",
          "floating_point_3": "",
          "floating_point_0": "",
          "floating_point_1": "",
          "floating_point_4": "",
          "floating_point_5": "",
          "floating_point_6": "",
          "Weight_0": "",
          "Weight_1": "",
          "Weight_2": "",
          "Weight_3": "",
          "axis_register_slice_0": "",
          "Tvalid_0": "",
          "Tvalid_1": "",
          "Tvalid_2": "",
          "Tvalid_3": "",
          "ReLu_0": ""
        },
        "Multiplier_Adder_Relu_5": {
          "floating_point_2": "",
          "floating_point_3": "",
          "floating_point_0": "",
          "floating_point_1": "",
          "floating_point_4": "",
          "floating_point_5": "",
          "floating_point_6": "",
          "Weight_0": "",
          "Weight_1": "",
          "Weight_2": "",
          "Weight_3": "",
          "axis_register_slice_0": "",
          "Tvalid_0": "",
          "Tvalid_1": "",
          "Tvalid_2": "",
          "Tvalid_3": "",
          "ReLu_0": ""
        },
        "Multiplier_Adder_Relu_6": {
          "floating_point_2": "",
          "floating_point_3": "",
          "floating_point_0": "",
          "floating_point_1": "",
          "floating_point_4": "",
          "floating_point_5": "",
          "floating_point_6": "",
          "Weight_0": "",
          "Weight_1": "",
          "Weight_2": "",
          "Weight_3": "",
          "axis_register_slice_0": "",
          "Tvalid_0": "",
          "Tvalid_1": "",
          "Tvalid_2": "",
          "Tvalid_3": "",
          "ReLu_0": ""
        },
        "Multiplier_Adder_Relu_7": {
          "floating_point_2": "",
          "floating_point_3": "",
          "floating_point_0": "",
          "floating_point_1": "",
          "floating_point_4": "",
          "floating_point_5": "",
          "floating_point_6": "",
          "Weight_0": "",
          "Weight_1": "",
          "Weight_2": "",
          "Weight_3": "",
          "axis_register_slice_0": "",
          "Tvalid_0": "",
          "Tvalid_1": "",
          "Tvalid_2": "",
          "Tvalid_3": "",
          "ReLu_0": ""
        }
      }
    },
    "interface_ports": {
      "usb_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "BTND_0": {
        "direction": "I"
      },
      "BTNU_0": {
        "direction": "I"
      },
      "CA_0": {
        "direction": "O"
      },
      "DP_0": {
        "direction": "O"
      },
      "CG_0": {
        "direction": "O"
      },
      "CD_0": {
        "direction": "O"
      },
      "CC_0": {
        "direction": "O"
      },
      "CF_0": {
        "direction": "O"
      },
      "CE_0": {
        "direction": "O"
      },
      "CB_0": {
        "direction": "O"
      },
      "AN_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "design_2_axi_uartlite_0_0",
        "xci_path": "ip\\design_2_axi_uartlite_0_0\\design_2_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_2_clk_wiz_0_1",
        "xci_path": "ip\\design_2_clk_wiz_0_1\\design_2_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clk_out1 {id \"2\" is_default \"true\" proc_sys_reset \"/rst_clk_wiz_0_100M\" status \"fixed\" freq_hz \"100000000\"}"
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "design_2_microblaze_0_3",
        "xci_path": "ip\\design_2_microblaze_0_3\\design_2_microblaze_0_3.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > design_2 microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_2_dlmb_v10_3",
            "xci_path": "ip\\design_2_dlmb_v10_3\\design_2_dlmb_v10_3.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_2_ilmb_v10_3",
            "xci_path": "ip\\design_2_ilmb_v10_3\\design_2_ilmb_v10_3.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_2_dlmb_bram_if_cntlr_3",
            "xci_path": "ip\\design_2_dlmb_bram_if_cntlr_3\\design_2_dlmb_bram_if_cntlr_3.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > design_2 microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_2_ilmb_bram_if_cntlr_3",
            "xci_path": "ip\\design_2_ilmb_bram_if_cntlr_3\\design_2_ilmb_bram_if_cntlr_3.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_2_lmb_bram_3",
            "xci_path": "ip\\design_2_lmb_bram_3\\design_2_lmb_bram_3.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "design_2_mdm_1_0",
        "xci_path": "ip\\design_2_mdm_1_0\\design_2_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_2_rst_clk_wiz_0_100M_1",
        "xci_path": "ip\\design_2_rst_clk_wiz_0_100M_1\\design_2_rst_clk_wiz_0_100M_1.xci",
        "inst_hier_path": "rst_clk_wiz_0_100M",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_2_microblaze_0_axi_periph_4\\design_2_microblaze_0_axi_periph_4.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "xci_name": "design_2_microblaze_0_axi_periph_4",
        "parameters": {
          "NUM_MI": {
            "value": "10"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_2_xbar_2",
            "xci_path": "ip\\design_2_xbar_2\\design_2_xbar_2.xci",
            "inst_hier_path": "microblaze_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M10_AXI {memport \"M_AXI_GP\" sptag \"DDR\" memory \"\" is_range \"false\"}"
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_2_system_ila_0_1",
        "xci_path": "ip\\design_2_system_ila_0_1\\design_2_system_ila_0_1.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "4"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_0_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_1_APC_EN": {
            "value": "0"
          },
          "C_SLOT_1_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_1_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_2_APC_EN": {
            "value": "0"
          },
          "C_SLOT_2_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_2_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_2_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_3_APC_EN": {
            "value": "0"
          },
          "C_SLOT_3_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_3_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_3_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_1_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_2_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_3_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "Seven_Segments_0": {
        "vlnv": "xilinx.com:module_ref:Seven_Segments:1.0",
        "xci_name": "design_2_Seven_Segments_0_0",
        "xci_path": "ip\\design_2_Seven_Segments_0_0\\design_2_Seven_Segments_0_0.xci",
        "inst_hier_path": "Seven_Segments_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Seven_Segments",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "CA": {
            "direction": "O"
          },
          "CB": {
            "direction": "O"
          },
          "CC": {
            "direction": "O"
          },
          "CD": {
            "direction": "O"
          },
          "CE": {
            "direction": "O"
          },
          "CF": {
            "direction": "O"
          },
          "CG": {
            "direction": "O"
          },
          "DP": {
            "direction": "O"
          },
          "AN": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "BTNU": {
            "direction": "I"
          },
          "BTND": {
            "direction": "I"
          },
          "det0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "det1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "det2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "det3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "NN": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_0": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_1": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_2": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_3": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI7": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI8": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "S_AXIS_A_0_tvalid": {
            "direction": "O"
          },
          "M_AXIS_0_tdata": {
            "direction": "O"
          },
          "M_AXIS_0_tdata1": {
            "direction": "O"
          },
          "M_AXIS_0_tdata2": {
            "direction": "O"
          },
          "M_AXIS_0_tdata3": {
            "direction": "O"
          }
        },
        "components": {
          "axi_fifo_mm_s_0": {
            "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
            "xci_name": "design_2_axi_fifo_mm_s_0_0",
            "xci_path": "ip\\design_2_axi_fifo_mm_s_0_0\\design_2_axi_fifo_mm_s_0_0.xci",
            "inst_hier_path": "NN/axi_fifo_mm_s_0",
            "parameters": {
              "C_DATA_INTERFACE_TYPE": {
                "value": "0"
              },
              "C_USE_TX_CTRL": {
                "value": "0"
              },
              "C_USE_TX_DATA": {
                "value": "0"
              }
            }
          },
          "axi_fifo_mm_s_1": {
            "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
            "xci_name": "design_2_axi_fifo_mm_s_0_1",
            "xci_path": "ip\\design_2_axi_fifo_mm_s_0_1\\design_2_axi_fifo_mm_s_0_1.xci",
            "inst_hier_path": "NN/axi_fifo_mm_s_1",
            "parameters": {
              "C_DATA_INTERFACE_TYPE": {
                "value": "0"
              },
              "C_USE_TX_CTRL": {
                "value": "0"
              },
              "C_USE_TX_DATA": {
                "value": "0"
              }
            }
          },
          "axi_fifo_mm_s_2": {
            "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
            "xci_name": "design_2_axi_fifo_mm_s_0_2",
            "xci_path": "ip\\design_2_axi_fifo_mm_s_0_2\\design_2_axi_fifo_mm_s_0_2.xci",
            "inst_hier_path": "NN/axi_fifo_mm_s_2",
            "parameters": {
              "C_DATA_INTERFACE_TYPE": {
                "value": "0"
              },
              "C_USE_TX_CTRL": {
                "value": "0"
              },
              "C_USE_TX_DATA": {
                "value": "0"
              }
            }
          },
          "axi_fifo_mm_s_3": {
            "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
            "xci_name": "design_2_axi_fifo_mm_s_0_3",
            "xci_path": "ip\\design_2_axi_fifo_mm_s_0_3\\design_2_axi_fifo_mm_s_0_3.xci",
            "inst_hier_path": "NN/axi_fifo_mm_s_3",
            "parameters": {
              "C_DATA_INTERFACE_TYPE": {
                "value": "0"
              },
              "C_USE_TX_CTRL": {
                "value": "0"
              },
              "C_USE_TX_DATA": {
                "value": "0"
              }
            }
          },
          "control": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_2_axi_gpio_0_6",
            "xci_path": "ip\\design_2_axi_gpio_0_6\\design_2_axi_gpio_0_6.xci",
            "inst_hier_path": "NN/control",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "S_axi_Demultiplexer1_0": {
            "vlnv": "xilinx.com:module_ref:S_axi_Demultiplexer1X4:1.0",
            "xci_name": "design_2_S_axi_Demultiplexer1_0_0",
            "xci_path": "ip\\design_2_S_axi_Demultiplexer1_0_0\\design_2_S_axi_Demultiplexer1_0_0.xci",
            "inst_hier_path": "NN/S_axi_Demultiplexer1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "S_axi_Demultiplexer1X4",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_in",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_in",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_in",
                    "direction": "O"
                  }
                }
              },
              "s_axis_out0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out0",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out0",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out0",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out1",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out1",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out1",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out2",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out2",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out2",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out3": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out3",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out3",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out3",
                    "direction": "I"
                  }
                }
              }
            }
          },
          "S_axi_Demultiplexer1_1": {
            "vlnv": "xilinx.com:module_ref:S_axi_Demultiplexer1X4:1.0",
            "xci_name": "design_2_S_axi_Demultiplexer1_0_1",
            "xci_path": "ip\\design_2_S_axi_Demultiplexer1_0_1\\design_2_S_axi_Demultiplexer1_0_1.xci",
            "inst_hier_path": "NN/S_axi_Demultiplexer1_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "S_axi_Demultiplexer1X4",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_in",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_in",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_in",
                    "direction": "O"
                  }
                }
              },
              "s_axis_out0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out0",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out0",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out0",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out1",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out1",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out1",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out2",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out2",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out2",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out3": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out3",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out3",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out3",
                    "direction": "I"
                  }
                }
              }
            }
          },
          "S_axi_Demultiplexer1_2": {
            "vlnv": "xilinx.com:module_ref:S_axi_Demultiplexer1X4:1.0",
            "xci_name": "design_2_S_axi_Demultiplexer1_0_2",
            "xci_path": "ip\\design_2_S_axi_Demultiplexer1_0_2\\design_2_S_axi_Demultiplexer1_0_2.xci",
            "inst_hier_path": "NN/S_axi_Demultiplexer1_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "S_axi_Demultiplexer1X4",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_in",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_in",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_in",
                    "direction": "O"
                  }
                }
              },
              "s_axis_out0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out0",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out0",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out0",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out1",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out1",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out1",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out2",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out2",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out2",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out3": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out3",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out3",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out3",
                    "direction": "I"
                  }
                }
              }
            }
          },
          "S_axi_Demultiplexer1_3": {
            "vlnv": "xilinx.com:module_ref:S_axi_Demultiplexer1X4:1.0",
            "xci_name": "design_2_S_axi_Demultiplexer1_0_3",
            "xci_path": "ip\\design_2_S_axi_Demultiplexer1_0_3\\design_2_S_axi_Demultiplexer1_0_3.xci",
            "inst_hier_path": "NN/S_axi_Demultiplexer1_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "S_axi_Demultiplexer1X4",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_in",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_in",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_in",
                    "direction": "O"
                  }
                }
              },
              "s_axis_out0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out0",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out0",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out0",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out1",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out1",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out1",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out2",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out2",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out2",
                    "direction": "I"
                  }
                }
              },
              "s_axis_out3": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata_out3",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid_out3",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready_out3",
                    "direction": "I"
                  }
                }
              }
            }
          },
          "src_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_2_axi_gpio_0_5",
            "xci_path": "ip\\design_2_axi_gpio_0_5\\design_2_axi_gpio_0_5.xci",
            "inst_hier_path": "NN/src_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "src_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_2_input_0_0",
            "xci_path": "ip\\design_2_input_0_0\\design_2_input_0_0.xci",
            "inst_hier_path": "NN/src_1",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "src_2": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_2_input_0_1",
            "xci_path": "ip\\design_2_input_0_1\\design_2_input_0_1.xci",
            "inst_hier_path": "NN/src_2",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "src_3": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_2_input_2_0",
            "xci_path": "ip\\design_2_input_2_0\\design_2_input_2_0.xci",
            "inst_hier_path": "NN/src_3",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "Multiplier_Adder_Relu_0": {
            "interface_ports": {
              "M_AXIS_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "floating_point_2": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_2",
                "xci_path": "ip\\design_2_floating_point_0_2\\design_2_floating_point_0_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/floating_point_2",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "false"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_3": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_1_0",
                "xci_path": "ip\\design_2_floating_point_1_0\\design_2_floating_point_1_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/floating_point_3",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_0",
                "xci_path": "ip\\design_2_floating_point_0_0\\design_2_floating_point_0_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/floating_point_0",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Has_ARESETn": {
                    "value": "false"
                  },
                  "Has_B_TLAST": {
                    "value": "false"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "RESULT_TLAST_Behv": {
                    "value": "Null"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_1": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_1",
                "xci_path": "ip\\design_2_floating_point_0_1\\design_2_floating_point_0_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/floating_point_1",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_4": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_3",
                "xci_path": "ip\\design_2_floating_point_0_3\\design_2_floating_point_0_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/floating_point_4",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_5": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_1_1",
                "xci_path": "ip\\design_2_floating_point_1_1\\design_2_floating_point_1_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/floating_point_5",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_6": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_4_0",
                "xci_path": "ip\\design_2_floating_point_4_0\\design_2_floating_point_4_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/floating_point_6",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "Weight_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_xlconstant_0_0",
                "xci_path": "ip\\design_2_xlconstant_0_0\\design_2_xlconstant_0_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/Weight_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111111000100101011111101110100"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_0",
                "xci_path": "ip\\design_2_Weight_0_0\\design_2_Weight_0_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/Weight_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b01000000001010000111001011011000"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_1",
                "xci_path": "ip\\design_2_Weight_0_1\\design_2_Weight_0_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/Weight_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111111101001111100111011001100"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_2",
                "xci_path": "ip\\design_2_Weight_0_2\\design_2_Weight_0_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/Weight_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111111001101111000001001101100"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "axis_register_slice_0": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_2_axis_register_slice_0_0",
                "xci_path": "ip\\design_2_axis_register_slice_0_0\\design_2_axis_register_slice_0_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/axis_register_slice_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                }
              },
              "Tvalid_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_3",
                "xci_path": "ip\\design_2_Weight_0_3\\design_2_Weight_0_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/Tvalid_0",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_0_0",
                "xci_path": "ip\\design_2_Tvalid_0_0\\design_2_Tvalid_0_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/Tvalid_1",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_1_0",
                "xci_path": "ip\\design_2_Tvalid_1_0\\design_2_Tvalid_1_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/Tvalid_2",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_1_1",
                "xci_path": "ip\\design_2_Tvalid_1_1\\design_2_Tvalid_1_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/Tvalid_3",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "ReLu_0": {
                "vlnv": "xilinx.com:module_ref:ReLu:1.0",
                "xci_name": "design_2_ReLu_0_0",
                "xci_path": "ip\\design_2_ReLu_0_0\\design_2_ReLu_0_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_0/ReLu_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ReLu",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "relu_in": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "relu_out": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS_0",
                  "axis_register_slice_0/M_AXIS"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXIS_A_0",
                  "floating_point_0/S_AXIS_A"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXIS_A_1",
                  "floating_point_1/S_AXIS_A"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S_AXIS_A_2",
                  "floating_point_2/S_AXIS_A"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "S_AXIS_A_3",
                  "floating_point_3/S_AXIS_A"
                ]
              },
              "floating_point_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_0/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_A"
                ]
              },
              "floating_point_1_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_1/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_B"
                ]
              },
              "floating_point_2_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_2/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_A"
                ]
              },
              "floating_point_3_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_3/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_B"
                ]
              },
              "floating_point_4_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_4/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_A"
                ]
              },
              "floating_point_5_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_5/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_B"
                ]
              }
            },
            "nets": {
              "ReLu_0_output": {
                "ports": [
                  "ReLu_0/relu_out",
                  "axis_register_slice_0/s_axis_tdata"
                ]
              },
              "Tvalid_0_dout": {
                "ports": [
                  "Tvalid_0/dout",
                  "floating_point_0/s_axis_b_tvalid"
                ]
              },
              "Tvalid_1_dout": {
                "ports": [
                  "Tvalid_1/dout",
                  "floating_point_1/s_axis_b_tvalid"
                ]
              },
              "Tvalid_2_dout": {
                "ports": [
                  "Tvalid_2/dout",
                  "floating_point_2/s_axis_b_tvalid"
                ]
              },
              "Tvalid_3_dout": {
                "ports": [
                  "Tvalid_3/dout",
                  "floating_point_3/s_axis_b_tvalid"
                ]
              },
              "Weight_1_dout": {
                "ports": [
                  "Weight_1/dout",
                  "floating_point_1/s_axis_b_tdata"
                ]
              },
              "Weight_2_dout": {
                "ports": [
                  "Weight_2/dout",
                  "floating_point_2/s_axis_b_tdata"
                ]
              },
              "Weight_3_dout": {
                "ports": [
                  "Weight_3/dout",
                  "floating_point_3/s_axis_b_tdata"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "floating_point_4/aclk",
                  "floating_point_6/aclk",
                  "floating_point_1/aclk",
                  "floating_point_0/aclk",
                  "floating_point_5/aclk",
                  "floating_point_3/aclk",
                  "floating_point_2/aclk",
                  "axis_register_slice_0/aclk"
                ]
              },
              "axis_register_slice_0_s_axis_tready": {
                "ports": [
                  "axis_register_slice_0/s_axis_tready",
                  "floating_point_6/m_axis_result_tready"
                ]
              },
              "floating_point_6_m_axis_result_tdata": {
                "ports": [
                  "floating_point_6/m_axis_result_tdata",
                  "ReLu_0/relu_in"
                ]
              },
              "floating_point_6_m_axis_result_tvalid": {
                "ports": [
                  "floating_point_6/m_axis_result_tvalid",
                  "axis_register_slice_0/s_axis_tvalid"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "Weight_0/dout",
                  "floating_point_0/s_axis_b_tdata"
                ]
              }
            }
          },
          "Multiplier_Adder_Relu_1": {
            "interface_ports": {
              "M_AXIS_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "floating_point_2": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_2_0",
                "xci_path": "ip\\design_2_floating_point_2_0\\design_2_floating_point_2_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/floating_point_2",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_3": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_3_0",
                "xci_path": "ip\\design_2_floating_point_3_0\\design_2_floating_point_3_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/floating_point_3",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_4",
                "xci_path": "ip\\design_2_floating_point_0_4\\design_2_floating_point_0_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/floating_point_0",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Has_ARESETn": {
                    "value": "false"
                  },
                  "Has_B_TLAST": {
                    "value": "false"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "RESULT_TLAST_Behv": {
                    "value": "Null"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_1": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_1_2",
                "xci_path": "ip\\design_2_floating_point_1_2\\design_2_floating_point_1_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/floating_point_1",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_4": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_4_3",
                "xci_path": "ip\\design_2_floating_point_4_3\\design_2_floating_point_4_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/floating_point_4",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_5": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_5_0",
                "xci_path": "ip\\design_2_floating_point_5_0\\design_2_floating_point_5_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/floating_point_5",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_6": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_6_0",
                "xci_path": "ip\\design_2_floating_point_6_0\\design_2_floating_point_6_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/floating_point_6",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "Weight_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_4",
                "xci_path": "ip\\design_2_Weight_0_4\\design_2_Weight_0_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/Weight_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111111101001111001101100101100"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_1_0",
                "xci_path": "ip\\design_2_Weight_1_0\\design_2_Weight_1_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/Weight_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111111110011001100001010001000"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_2_0",
                "xci_path": "ip\\design_2_Weight_2_0\\design_2_Weight_2_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/Weight_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b01000000001101011100101110000001"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_3_0",
                "xci_path": "ip\\design_2_Weight_3_0\\design_2_Weight_3_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/Weight_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111111110001010111101010001011"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "axis_register_slice_0": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_2_axis_register_slice_0_1",
                "xci_path": "ip\\design_2_axis_register_slice_0_1\\design_2_axis_register_slice_0_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/axis_register_slice_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                }
              },
              "Tvalid_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_0_1",
                "xci_path": "ip\\design_2_Tvalid_0_1\\design_2_Tvalid_0_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/Tvalid_0",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_1_2",
                "xci_path": "ip\\design_2_Tvalid_1_2\\design_2_Tvalid_1_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/Tvalid_1",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_2_0",
                "xci_path": "ip\\design_2_Tvalid_2_0\\design_2_Tvalid_2_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/Tvalid_2",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_3_0",
                "xci_path": "ip\\design_2_Tvalid_3_0\\design_2_Tvalid_3_0.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/Tvalid_3",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "ReLu_0": {
                "vlnv": "xilinx.com:module_ref:ReLu:1.0",
                "xci_name": "design_2_ReLu_0_1",
                "xci_path": "ip\\design_2_ReLu_0_1\\design_2_ReLu_0_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_1/ReLu_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ReLu",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "relu_in": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "relu_out": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS_0",
                  "axis_register_slice_0/M_AXIS"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXIS_A_0",
                  "floating_point_0/S_AXIS_A"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXIS_A_1",
                  "floating_point_1/S_AXIS_A"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S_AXIS_A_2",
                  "floating_point_2/S_AXIS_A"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "S_AXIS_A_3",
                  "floating_point_3/S_AXIS_A"
                ]
              },
              "floating_point_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_0/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_A"
                ]
              },
              "floating_point_1_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_1/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_B"
                ]
              },
              "floating_point_2_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_2/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_A"
                ]
              },
              "floating_point_3_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_3/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_B"
                ]
              },
              "floating_point_4_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_4/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_A"
                ]
              },
              "floating_point_5_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_5/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_B"
                ]
              }
            },
            "nets": {
              "ReLu_0_output": {
                "ports": [
                  "ReLu_0/relu_out",
                  "axis_register_slice_0/s_axis_tdata"
                ]
              },
              "Tvalid_0_dout": {
                "ports": [
                  "Tvalid_0/dout",
                  "floating_point_0/s_axis_b_tvalid"
                ]
              },
              "Tvalid_1_dout": {
                "ports": [
                  "Tvalid_1/dout",
                  "floating_point_1/s_axis_b_tvalid"
                ]
              },
              "Tvalid_2_dout": {
                "ports": [
                  "Tvalid_2/dout",
                  "floating_point_2/s_axis_b_tvalid"
                ]
              },
              "Tvalid_3_dout": {
                "ports": [
                  "Tvalid_3/dout",
                  "floating_point_3/s_axis_b_tvalid"
                ]
              },
              "Weight_1_dout": {
                "ports": [
                  "Weight_1/dout",
                  "floating_point_1/s_axis_b_tdata"
                ]
              },
              "Weight_2_dout": {
                "ports": [
                  "Weight_2/dout",
                  "floating_point_2/s_axis_b_tdata"
                ]
              },
              "Weight_3_dout": {
                "ports": [
                  "Weight_3/dout",
                  "floating_point_3/s_axis_b_tdata"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "floating_point_4/aclk",
                  "floating_point_6/aclk",
                  "floating_point_1/aclk",
                  "floating_point_0/aclk",
                  "floating_point_5/aclk",
                  "floating_point_3/aclk",
                  "floating_point_2/aclk",
                  "axis_register_slice_0/aclk"
                ]
              },
              "axis_register_slice_0_s_axis_tready": {
                "ports": [
                  "axis_register_slice_0/s_axis_tready",
                  "floating_point_6/m_axis_result_tready"
                ]
              },
              "floating_point_6_m_axis_result_tdata": {
                "ports": [
                  "floating_point_6/m_axis_result_tdata",
                  "ReLu_0/relu_in"
                ]
              },
              "floating_point_6_m_axis_result_tvalid": {
                "ports": [
                  "floating_point_6/m_axis_result_tvalid",
                  "axis_register_slice_0/s_axis_tvalid"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "Weight_0/dout",
                  "floating_point_0/s_axis_b_tdata"
                ]
              }
            }
          },
          "Multiplier_Adder_Relu_2": {
            "interface_ports": {
              "M_AXIS_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "floating_point_2": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_2_1",
                "xci_path": "ip\\design_2_floating_point_2_1\\design_2_floating_point_2_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/floating_point_2",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_3": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_3_1",
                "xci_path": "ip\\design_2_floating_point_3_1\\design_2_floating_point_3_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/floating_point_3",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_5",
                "xci_path": "ip\\design_2_floating_point_0_5\\design_2_floating_point_0_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/floating_point_0",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Has_ARESETn": {
                    "value": "false"
                  },
                  "Has_B_TLAST": {
                    "value": "false"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "RESULT_TLAST_Behv": {
                    "value": "Null"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_1": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_1_3",
                "xci_path": "ip\\design_2_floating_point_1_3\\design_2_floating_point_1_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/floating_point_1",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_4": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_4_4",
                "xci_path": "ip\\design_2_floating_point_4_4\\design_2_floating_point_4_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/floating_point_4",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_5": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_5_1",
                "xci_path": "ip\\design_2_floating_point_5_1\\design_2_floating_point_5_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/floating_point_5",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_6": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_6_1",
                "xci_path": "ip\\design_2_floating_point_6_1\\design_2_floating_point_6_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/floating_point_6",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "Weight_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_5",
                "xci_path": "ip\\design_2_Weight_0_5\\design_2_Weight_0_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/Weight_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111110001110100101010000011010"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_1_1",
                "xci_path": "ip\\design_2_Weight_1_1\\design_2_Weight_1_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/Weight_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111110101111100110011100011110"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_2_1",
                "xci_path": "ip\\design_2_Weight_2_1\\design_2_Weight_2_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/Weight_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111011111001000101001101100001"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_3_1",
                "xci_path": "ip\\design_2_Weight_3_1\\design_2_Weight_3_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/Weight_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111110100000111000011010010011"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "axis_register_slice_0": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_2_axis_register_slice_0_2",
                "xci_path": "ip\\design_2_axis_register_slice_0_2\\design_2_axis_register_slice_0_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/axis_register_slice_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                }
              },
              "Tvalid_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_0_2",
                "xci_path": "ip\\design_2_Tvalid_0_2\\design_2_Tvalid_0_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/Tvalid_0",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_1_3",
                "xci_path": "ip\\design_2_Tvalid_1_3\\design_2_Tvalid_1_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/Tvalid_1",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_2_1",
                "xci_path": "ip\\design_2_Tvalid_2_1\\design_2_Tvalid_2_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/Tvalid_2",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_3_1",
                "xci_path": "ip\\design_2_Tvalid_3_1\\design_2_Tvalid_3_1.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/Tvalid_3",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "ReLu_0": {
                "vlnv": "xilinx.com:module_ref:ReLu:1.0",
                "xci_name": "design_2_ReLu_0_2",
                "xci_path": "ip\\design_2_ReLu_0_2\\design_2_ReLu_0_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_2/ReLu_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ReLu",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "relu_in": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "relu_out": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS_0",
                  "axis_register_slice_0/M_AXIS"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXIS_A_0",
                  "floating_point_0/S_AXIS_A"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXIS_A_1",
                  "floating_point_1/S_AXIS_A"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S_AXIS_A_2",
                  "floating_point_2/S_AXIS_A"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "S_AXIS_A_3",
                  "floating_point_3/S_AXIS_A"
                ]
              },
              "floating_point_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_0/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_A"
                ]
              },
              "floating_point_1_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_1/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_B"
                ]
              },
              "floating_point_2_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_2/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_A"
                ]
              },
              "floating_point_3_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_3/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_B"
                ]
              },
              "floating_point_4_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_4/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_A"
                ]
              },
              "floating_point_5_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_5/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_B"
                ]
              }
            },
            "nets": {
              "ReLu_0_output": {
                "ports": [
                  "ReLu_0/relu_out",
                  "axis_register_slice_0/s_axis_tdata"
                ]
              },
              "Tvalid_0_dout": {
                "ports": [
                  "Tvalid_0/dout",
                  "floating_point_0/s_axis_b_tvalid"
                ]
              },
              "Tvalid_1_dout": {
                "ports": [
                  "Tvalid_1/dout",
                  "floating_point_1/s_axis_b_tvalid"
                ]
              },
              "Tvalid_2_dout": {
                "ports": [
                  "Tvalid_2/dout",
                  "floating_point_2/s_axis_b_tvalid"
                ]
              },
              "Tvalid_3_dout": {
                "ports": [
                  "Tvalid_3/dout",
                  "floating_point_3/s_axis_b_tvalid"
                ]
              },
              "Weight_1_dout": {
                "ports": [
                  "Weight_1/dout",
                  "floating_point_1/s_axis_b_tdata"
                ]
              },
              "Weight_2_dout": {
                "ports": [
                  "Weight_2/dout",
                  "floating_point_2/s_axis_b_tdata"
                ]
              },
              "Weight_3_dout": {
                "ports": [
                  "Weight_3/dout",
                  "floating_point_3/s_axis_b_tdata"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "floating_point_4/aclk",
                  "floating_point_6/aclk",
                  "floating_point_1/aclk",
                  "floating_point_0/aclk",
                  "floating_point_5/aclk",
                  "floating_point_3/aclk",
                  "floating_point_2/aclk",
                  "axis_register_slice_0/aclk"
                ]
              },
              "axis_register_slice_0_s_axis_tready": {
                "ports": [
                  "axis_register_slice_0/s_axis_tready",
                  "floating_point_6/m_axis_result_tready"
                ]
              },
              "floating_point_6_m_axis_result_tdata": {
                "ports": [
                  "floating_point_6/m_axis_result_tdata",
                  "ReLu_0/relu_in"
                ]
              },
              "floating_point_6_m_axis_result_tvalid": {
                "ports": [
                  "floating_point_6/m_axis_result_tvalid",
                  "axis_register_slice_0/s_axis_tvalid"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "Weight_0/dout",
                  "floating_point_0/s_axis_b_tdata"
                ]
              }
            }
          },
          "Multiplier_Adder_Relu_3": {
            "interface_ports": {
              "M_AXIS_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "floating_point_2": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_2_2",
                "xci_path": "ip\\design_2_floating_point_2_2\\design_2_floating_point_2_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/floating_point_2",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_3": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_3_2",
                "xci_path": "ip\\design_2_floating_point_3_2\\design_2_floating_point_3_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/floating_point_3",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_6",
                "xci_path": "ip\\design_2_floating_point_0_6\\design_2_floating_point_0_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/floating_point_0",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Has_ARESETn": {
                    "value": "false"
                  },
                  "Has_B_TLAST": {
                    "value": "false"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "RESULT_TLAST_Behv": {
                    "value": "Null"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_1": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_1_4",
                "xci_path": "ip\\design_2_floating_point_1_4\\design_2_floating_point_1_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/floating_point_1",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_4": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_4_5",
                "xci_path": "ip\\design_2_floating_point_4_5\\design_2_floating_point_4_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/floating_point_4",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_5": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_5_2",
                "xci_path": "ip\\design_2_floating_point_5_2\\design_2_floating_point_5_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/floating_point_5",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_6": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_6_2",
                "xci_path": "ip\\design_2_floating_point_6_2\\design_2_floating_point_6_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/floating_point_6",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "Weight_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_6",
                "xci_path": "ip\\design_2_Weight_0_6\\design_2_Weight_0_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/Weight_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111110001100100101110010100011"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_1_2",
                "xci_path": "ip\\design_2_Weight_1_2\\design_2_Weight_1_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/Weight_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111100010010111001010111000001"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_2_2",
                "xci_path": "ip\\design_2_Weight_2_2\\design_2_Weight_2_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/Weight_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111111110110110001101001100110"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_3_2",
                "xci_path": "ip\\design_2_Weight_3_2\\design_2_Weight_3_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/Weight_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b01000000000011000010110001001001"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "axis_register_slice_0": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_2_axis_register_slice_0_3",
                "xci_path": "ip\\design_2_axis_register_slice_0_3\\design_2_axis_register_slice_0_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/axis_register_slice_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                }
              },
              "Tvalid_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_0_3",
                "xci_path": "ip\\design_2_Tvalid_0_3\\design_2_Tvalid_0_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/Tvalid_0",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_1_4",
                "xci_path": "ip\\design_2_Tvalid_1_4\\design_2_Tvalid_1_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/Tvalid_1",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_2_2",
                "xci_path": "ip\\design_2_Tvalid_2_2\\design_2_Tvalid_2_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/Tvalid_2",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_3_2",
                "xci_path": "ip\\design_2_Tvalid_3_2\\design_2_Tvalid_3_2.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/Tvalid_3",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "ReLu_0": {
                "vlnv": "xilinx.com:module_ref:ReLu:1.0",
                "xci_name": "design_2_ReLu_0_3",
                "xci_path": "ip\\design_2_ReLu_0_3\\design_2_ReLu_0_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_3/ReLu_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ReLu",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "relu_in": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "relu_out": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS_0",
                  "axis_register_slice_0/M_AXIS"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXIS_A_0",
                  "floating_point_0/S_AXIS_A"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXIS_A_1",
                  "floating_point_1/S_AXIS_A"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S_AXIS_A_2",
                  "floating_point_2/S_AXIS_A"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "S_AXIS_A_3",
                  "floating_point_3/S_AXIS_A"
                ]
              },
              "floating_point_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_0/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_A"
                ]
              },
              "floating_point_1_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_1/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_B"
                ]
              },
              "floating_point_2_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_2/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_A"
                ]
              },
              "floating_point_3_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_3/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_B"
                ]
              },
              "floating_point_4_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_4/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_A"
                ]
              },
              "floating_point_5_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_5/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_B"
                ]
              }
            },
            "nets": {
              "ReLu_0_output": {
                "ports": [
                  "ReLu_0/relu_out",
                  "axis_register_slice_0/s_axis_tdata"
                ]
              },
              "Tvalid_0_dout": {
                "ports": [
                  "Tvalid_0/dout",
                  "floating_point_0/s_axis_b_tvalid"
                ]
              },
              "Tvalid_1_dout": {
                "ports": [
                  "Tvalid_1/dout",
                  "floating_point_1/s_axis_b_tvalid"
                ]
              },
              "Tvalid_2_dout": {
                "ports": [
                  "Tvalid_2/dout",
                  "floating_point_2/s_axis_b_tvalid"
                ]
              },
              "Tvalid_3_dout": {
                "ports": [
                  "Tvalid_3/dout",
                  "floating_point_3/s_axis_b_tvalid"
                ]
              },
              "Weight_1_dout": {
                "ports": [
                  "Weight_1/dout",
                  "floating_point_1/s_axis_b_tdata"
                ]
              },
              "Weight_2_dout": {
                "ports": [
                  "Weight_2/dout",
                  "floating_point_2/s_axis_b_tdata"
                ]
              },
              "Weight_3_dout": {
                "ports": [
                  "Weight_3/dout",
                  "floating_point_3/s_axis_b_tdata"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "floating_point_4/aclk",
                  "floating_point_6/aclk",
                  "floating_point_1/aclk",
                  "floating_point_0/aclk",
                  "floating_point_5/aclk",
                  "floating_point_3/aclk",
                  "floating_point_2/aclk",
                  "axis_register_slice_0/aclk"
                ]
              },
              "axis_register_slice_0_s_axis_tready": {
                "ports": [
                  "axis_register_slice_0/s_axis_tready",
                  "floating_point_6/m_axis_result_tready"
                ]
              },
              "floating_point_6_m_axis_result_tdata": {
                "ports": [
                  "floating_point_6/m_axis_result_tdata",
                  "ReLu_0/relu_in"
                ]
              },
              "floating_point_6_m_axis_result_tvalid": {
                "ports": [
                  "floating_point_6/m_axis_result_tvalid",
                  "axis_register_slice_0/s_axis_tvalid"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "Weight_0/dout",
                  "floating_point_0/s_axis_b_tdata"
                ]
              }
            }
          },
          "Multiplier_Adder_Relu_4": {
            "interface_ports": {
              "M_AXIS_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "floating_point_2": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_2_3",
                "xci_path": "ip\\design_2_floating_point_2_3\\design_2_floating_point_2_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/floating_point_2",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_3": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_3_3",
                "xci_path": "ip\\design_2_floating_point_3_3\\design_2_floating_point_3_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/floating_point_3",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_7",
                "xci_path": "ip\\design_2_floating_point_0_7\\design_2_floating_point_0_7.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/floating_point_0",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Has_ARESETn": {
                    "value": "false"
                  },
                  "Has_B_TLAST": {
                    "value": "false"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "RESULT_TLAST_Behv": {
                    "value": "Null"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_1": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_1_5",
                "xci_path": "ip\\design_2_floating_point_1_5\\design_2_floating_point_1_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/floating_point_1",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_4": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_4_6",
                "xci_path": "ip\\design_2_floating_point_4_6\\design_2_floating_point_4_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/floating_point_4",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_5": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_5_3",
                "xci_path": "ip\\design_2_floating_point_5_3\\design_2_floating_point_5_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/floating_point_5",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_6": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_6_3",
                "xci_path": "ip\\design_2_floating_point_6_3\\design_2_floating_point_6_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/floating_point_6",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "Weight_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_7",
                "xci_path": "ip\\design_2_Weight_0_7\\design_2_Weight_0_7.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/Weight_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111101101000101100111011011000"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_1_3",
                "xci_path": "ip\\design_2_Weight_1_3\\design_2_Weight_1_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/Weight_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111110010111100011001000001000"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_2_3",
                "xci_path": "ip\\design_2_Weight_2_3\\design_2_Weight_2_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/Weight_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111110100000110110011001110110"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_3_3",
                "xci_path": "ip\\design_2_Weight_3_3\\design_2_Weight_3_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/Weight_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111110011101110111000101000000"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "axis_register_slice_0": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_2_axis_register_slice_0_4",
                "xci_path": "ip\\design_2_axis_register_slice_0_4\\design_2_axis_register_slice_0_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/axis_register_slice_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                }
              },
              "Tvalid_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_0_4",
                "xci_path": "ip\\design_2_Tvalid_0_4\\design_2_Tvalid_0_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/Tvalid_0",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_1_5",
                "xci_path": "ip\\design_2_Tvalid_1_5\\design_2_Tvalid_1_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/Tvalid_1",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_2_3",
                "xci_path": "ip\\design_2_Tvalid_2_3\\design_2_Tvalid_2_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/Tvalid_2",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_3_3",
                "xci_path": "ip\\design_2_Tvalid_3_3\\design_2_Tvalid_3_3.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/Tvalid_3",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "ReLu_0": {
                "vlnv": "xilinx.com:module_ref:ReLu:1.0",
                "xci_name": "design_2_ReLu_0_4",
                "xci_path": "ip\\design_2_ReLu_0_4\\design_2_ReLu_0_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_4/ReLu_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ReLu",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "relu_in": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "relu_out": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS_0",
                  "axis_register_slice_0/M_AXIS"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXIS_A_0",
                  "floating_point_0/S_AXIS_A"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXIS_A_1",
                  "floating_point_1/S_AXIS_A"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S_AXIS_A_2",
                  "floating_point_2/S_AXIS_A"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "S_AXIS_A_3",
                  "floating_point_3/S_AXIS_A"
                ]
              },
              "floating_point_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_0/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_A"
                ]
              },
              "floating_point_1_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_1/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_B"
                ]
              },
              "floating_point_2_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_2/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_A"
                ]
              },
              "floating_point_3_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_3/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_B"
                ]
              },
              "floating_point_4_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_4/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_A"
                ]
              },
              "floating_point_5_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_5/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_B"
                ]
              }
            },
            "nets": {
              "ReLu_0_output": {
                "ports": [
                  "ReLu_0/relu_out",
                  "axis_register_slice_0/s_axis_tdata"
                ]
              },
              "Tvalid_0_dout": {
                "ports": [
                  "Tvalid_0/dout",
                  "floating_point_0/s_axis_b_tvalid"
                ]
              },
              "Tvalid_1_dout": {
                "ports": [
                  "Tvalid_1/dout",
                  "floating_point_1/s_axis_b_tvalid"
                ]
              },
              "Tvalid_2_dout": {
                "ports": [
                  "Tvalid_2/dout",
                  "floating_point_2/s_axis_b_tvalid"
                ]
              },
              "Tvalid_3_dout": {
                "ports": [
                  "Tvalid_3/dout",
                  "floating_point_3/s_axis_b_tvalid"
                ]
              },
              "Weight_1_dout": {
                "ports": [
                  "Weight_1/dout",
                  "floating_point_1/s_axis_b_tdata"
                ]
              },
              "Weight_2_dout": {
                "ports": [
                  "Weight_2/dout",
                  "floating_point_2/s_axis_b_tdata"
                ]
              },
              "Weight_3_dout": {
                "ports": [
                  "Weight_3/dout",
                  "floating_point_3/s_axis_b_tdata"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "floating_point_4/aclk",
                  "floating_point_6/aclk",
                  "floating_point_1/aclk",
                  "floating_point_0/aclk",
                  "floating_point_5/aclk",
                  "floating_point_3/aclk",
                  "floating_point_2/aclk",
                  "axis_register_slice_0/aclk"
                ]
              },
              "axis_register_slice_0_s_axis_tready": {
                "ports": [
                  "axis_register_slice_0/s_axis_tready",
                  "floating_point_6/m_axis_result_tready"
                ]
              },
              "floating_point_6_m_axis_result_tdata": {
                "ports": [
                  "floating_point_6/m_axis_result_tdata",
                  "ReLu_0/relu_in"
                ]
              },
              "floating_point_6_m_axis_result_tvalid": {
                "ports": [
                  "floating_point_6/m_axis_result_tvalid",
                  "axis_register_slice_0/s_axis_tvalid"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "Weight_0/dout",
                  "floating_point_0/s_axis_b_tdata"
                ]
              }
            }
          },
          "Multiplier_Adder_Relu_5": {
            "interface_ports": {
              "M_AXIS_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "floating_point_2": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_2_4",
                "xci_path": "ip\\design_2_floating_point_2_4\\design_2_floating_point_2_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/floating_point_2",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_3": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_3_4",
                "xci_path": "ip\\design_2_floating_point_3_4\\design_2_floating_point_3_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/floating_point_3",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_8",
                "xci_path": "ip\\design_2_floating_point_0_8\\design_2_floating_point_0_8.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/floating_point_0",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Has_ARESETn": {
                    "value": "false"
                  },
                  "Has_B_TLAST": {
                    "value": "false"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "RESULT_TLAST_Behv": {
                    "value": "Null"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_1": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_1_6",
                "xci_path": "ip\\design_2_floating_point_1_6\\design_2_floating_point_1_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/floating_point_1",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_4": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_4_7",
                "xci_path": "ip\\design_2_floating_point_4_7\\design_2_floating_point_4_7.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/floating_point_4",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_5": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_5_4",
                "xci_path": "ip\\design_2_floating_point_5_4\\design_2_floating_point_5_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/floating_point_5",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_6": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_6_4",
                "xci_path": "ip\\design_2_floating_point_6_4\\design_2_floating_point_6_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/floating_point_6",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "Weight_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_8",
                "xci_path": "ip\\design_2_Weight_0_8\\design_2_Weight_0_8.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/Weight_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111111100010000010101111111010"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_1_4",
                "xci_path": "ip\\design_2_Weight_1_4\\design_2_Weight_1_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/Weight_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111111000000110010100101100010"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_2_4",
                "xci_path": "ip\\design_2_Weight_2_4\\design_2_Weight_2_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/Weight_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111101110010010011001001101000"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_3_4",
                "xci_path": "ip\\design_2_Weight_3_4\\design_2_Weight_3_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/Weight_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111110110010111010100011010111"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "axis_register_slice_0": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_2_axis_register_slice_0_5",
                "xci_path": "ip\\design_2_axis_register_slice_0_5\\design_2_axis_register_slice_0_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/axis_register_slice_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                }
              },
              "Tvalid_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_0_5",
                "xci_path": "ip\\design_2_Tvalid_0_5\\design_2_Tvalid_0_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/Tvalid_0",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_1_6",
                "xci_path": "ip\\design_2_Tvalid_1_6\\design_2_Tvalid_1_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/Tvalid_1",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_2_4",
                "xci_path": "ip\\design_2_Tvalid_2_4\\design_2_Tvalid_2_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/Tvalid_2",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_3_4",
                "xci_path": "ip\\design_2_Tvalid_3_4\\design_2_Tvalid_3_4.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/Tvalid_3",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "ReLu_0": {
                "vlnv": "xilinx.com:module_ref:ReLu:1.0",
                "xci_name": "design_2_ReLu_0_5",
                "xci_path": "ip\\design_2_ReLu_0_5\\design_2_ReLu_0_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_5/ReLu_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ReLu",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "relu_in": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "relu_out": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS_0",
                  "axis_register_slice_0/M_AXIS"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXIS_A_0",
                  "floating_point_0/S_AXIS_A"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXIS_A_1",
                  "floating_point_1/S_AXIS_A"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S_AXIS_A_2",
                  "floating_point_2/S_AXIS_A"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "S_AXIS_A_3",
                  "floating_point_3/S_AXIS_A"
                ]
              },
              "floating_point_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_0/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_A"
                ]
              },
              "floating_point_1_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_1/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_B"
                ]
              },
              "floating_point_2_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_2/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_A"
                ]
              },
              "floating_point_3_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_3/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_B"
                ]
              },
              "floating_point_4_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_4/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_A"
                ]
              },
              "floating_point_5_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_5/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_B"
                ]
              }
            },
            "nets": {
              "ReLu_0_output": {
                "ports": [
                  "ReLu_0/relu_out",
                  "axis_register_slice_0/s_axis_tdata"
                ]
              },
              "Tvalid_0_dout": {
                "ports": [
                  "Tvalid_0/dout",
                  "floating_point_0/s_axis_b_tvalid"
                ]
              },
              "Tvalid_1_dout": {
                "ports": [
                  "Tvalid_1/dout",
                  "floating_point_1/s_axis_b_tvalid"
                ]
              },
              "Tvalid_2_dout": {
                "ports": [
                  "Tvalid_2/dout",
                  "floating_point_2/s_axis_b_tvalid"
                ]
              },
              "Tvalid_3_dout": {
                "ports": [
                  "Tvalid_3/dout",
                  "floating_point_3/s_axis_b_tvalid"
                ]
              },
              "Weight_1_dout": {
                "ports": [
                  "Weight_1/dout",
                  "floating_point_1/s_axis_b_tdata"
                ]
              },
              "Weight_2_dout": {
                "ports": [
                  "Weight_2/dout",
                  "floating_point_2/s_axis_b_tdata"
                ]
              },
              "Weight_3_dout": {
                "ports": [
                  "Weight_3/dout",
                  "floating_point_3/s_axis_b_tdata"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "floating_point_4/aclk",
                  "floating_point_6/aclk",
                  "floating_point_1/aclk",
                  "floating_point_0/aclk",
                  "floating_point_5/aclk",
                  "floating_point_3/aclk",
                  "floating_point_2/aclk",
                  "axis_register_slice_0/aclk"
                ]
              },
              "axis_register_slice_0_s_axis_tready": {
                "ports": [
                  "axis_register_slice_0/s_axis_tready",
                  "floating_point_6/m_axis_result_tready"
                ]
              },
              "floating_point_6_m_axis_result_tdata": {
                "ports": [
                  "floating_point_6/m_axis_result_tdata",
                  "ReLu_0/relu_in"
                ]
              },
              "floating_point_6_m_axis_result_tvalid": {
                "ports": [
                  "floating_point_6/m_axis_result_tvalid",
                  "axis_register_slice_0/s_axis_tvalid"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "Weight_0/dout",
                  "floating_point_0/s_axis_b_tdata"
                ]
              }
            }
          },
          "Multiplier_Adder_Relu_6": {
            "interface_ports": {
              "M_AXIS_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "floating_point_2": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_2_5",
                "xci_path": "ip\\design_2_floating_point_2_5\\design_2_floating_point_2_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/floating_point_2",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_3": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_3_5",
                "xci_path": "ip\\design_2_floating_point_3_5\\design_2_floating_point_3_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/floating_point_3",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_9",
                "xci_path": "ip\\design_2_floating_point_0_9\\design_2_floating_point_0_9.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/floating_point_0",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Has_ARESETn": {
                    "value": "false"
                  },
                  "Has_B_TLAST": {
                    "value": "false"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "RESULT_TLAST_Behv": {
                    "value": "Null"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_1": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_1_7",
                "xci_path": "ip\\design_2_floating_point_1_7\\design_2_floating_point_1_7.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/floating_point_1",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_4": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_4_8",
                "xci_path": "ip\\design_2_floating_point_4_8\\design_2_floating_point_4_8.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/floating_point_4",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_5": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_5_5",
                "xci_path": "ip\\design_2_floating_point_5_5\\design_2_floating_point_5_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/floating_point_5",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_6": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_6_5",
                "xci_path": "ip\\design_2_floating_point_6_5\\design_2_floating_point_6_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/floating_point_6",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "Weight_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_9",
                "xci_path": "ip\\design_2_Weight_0_9\\design_2_Weight_0_9.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/Weight_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111110101111000010010001001101"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_1_5",
                "xci_path": "ip\\design_2_Weight_1_5\\design_2_Weight_1_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/Weight_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b11000000011100110000111001110000"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_2_5",
                "xci_path": "ip\\design_2_Weight_2_5\\design_2_Weight_2_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/Weight_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b10111101001010111101010110111010"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_3_5",
                "xci_path": "ip\\design_2_Weight_3_5\\design_2_Weight_3_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/Weight_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111110101110111010111100101100"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "axis_register_slice_0": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_2_axis_register_slice_0_6",
                "xci_path": "ip\\design_2_axis_register_slice_0_6\\design_2_axis_register_slice_0_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/axis_register_slice_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                }
              },
              "Tvalid_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_0_6",
                "xci_path": "ip\\design_2_Tvalid_0_6\\design_2_Tvalid_0_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/Tvalid_0",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_1_7",
                "xci_path": "ip\\design_2_Tvalid_1_7\\design_2_Tvalid_1_7.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/Tvalid_1",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_2_5",
                "xci_path": "ip\\design_2_Tvalid_2_5\\design_2_Tvalid_2_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/Tvalid_2",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_3_5",
                "xci_path": "ip\\design_2_Tvalid_3_5\\design_2_Tvalid_3_5.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/Tvalid_3",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "ReLu_0": {
                "vlnv": "xilinx.com:module_ref:ReLu:1.0",
                "xci_name": "design_2_ReLu_0_6",
                "xci_path": "ip\\design_2_ReLu_0_6\\design_2_ReLu_0_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_6/ReLu_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ReLu",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "relu_in": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "relu_out": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS_0",
                  "axis_register_slice_0/M_AXIS"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXIS_A_0",
                  "floating_point_0/S_AXIS_A"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXIS_A_1",
                  "floating_point_1/S_AXIS_A"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S_AXIS_A_2",
                  "floating_point_2/S_AXIS_A"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "S_AXIS_A_3",
                  "floating_point_3/S_AXIS_A"
                ]
              },
              "floating_point_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_0/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_A"
                ]
              },
              "floating_point_1_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_1/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_B"
                ]
              },
              "floating_point_2_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_2/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_A"
                ]
              },
              "floating_point_3_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_3/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_B"
                ]
              },
              "floating_point_4_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_4/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_A"
                ]
              },
              "floating_point_5_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_5/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_B"
                ]
              }
            },
            "nets": {
              "ReLu_0_output": {
                "ports": [
                  "ReLu_0/relu_out",
                  "axis_register_slice_0/s_axis_tdata"
                ]
              },
              "Tvalid_0_dout": {
                "ports": [
                  "Tvalid_0/dout",
                  "floating_point_0/s_axis_b_tvalid"
                ]
              },
              "Tvalid_1_dout": {
                "ports": [
                  "Tvalid_1/dout",
                  "floating_point_1/s_axis_b_tvalid"
                ]
              },
              "Tvalid_2_dout": {
                "ports": [
                  "Tvalid_2/dout",
                  "floating_point_2/s_axis_b_tvalid"
                ]
              },
              "Tvalid_3_dout": {
                "ports": [
                  "Tvalid_3/dout",
                  "floating_point_3/s_axis_b_tvalid"
                ]
              },
              "Weight_1_dout": {
                "ports": [
                  "Weight_1/dout",
                  "floating_point_1/s_axis_b_tdata"
                ]
              },
              "Weight_2_dout": {
                "ports": [
                  "Weight_2/dout",
                  "floating_point_2/s_axis_b_tdata"
                ]
              },
              "Weight_3_dout": {
                "ports": [
                  "Weight_3/dout",
                  "floating_point_3/s_axis_b_tdata"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "floating_point_4/aclk",
                  "floating_point_6/aclk",
                  "floating_point_1/aclk",
                  "floating_point_0/aclk",
                  "floating_point_5/aclk",
                  "floating_point_3/aclk",
                  "floating_point_2/aclk",
                  "axis_register_slice_0/aclk"
                ]
              },
              "axis_register_slice_0_s_axis_tready": {
                "ports": [
                  "axis_register_slice_0/s_axis_tready",
                  "floating_point_6/m_axis_result_tready"
                ]
              },
              "floating_point_6_m_axis_result_tdata": {
                "ports": [
                  "floating_point_6/m_axis_result_tdata",
                  "ReLu_0/relu_in"
                ]
              },
              "floating_point_6_m_axis_result_tvalid": {
                "ports": [
                  "floating_point_6/m_axis_result_tvalid",
                  "axis_register_slice_0/s_axis_tvalid"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "Weight_0/dout",
                  "floating_point_0/s_axis_b_tdata"
                ]
              }
            }
          },
          "Multiplier_Adder_Relu_7": {
            "interface_ports": {
              "M_AXIS_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "floating_point_2": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_2_6",
                "xci_path": "ip\\design_2_floating_point_2_6\\design_2_floating_point_2_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/floating_point_2",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_3": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_3_6",
                "xci_path": "ip\\design_2_floating_point_3_6\\design_2_floating_point_3_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/floating_point_3",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_0_10",
                "xci_path": "ip\\design_2_floating_point_0_10\\design_2_floating_point_0_10.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/floating_point_0",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Has_ARESETn": {
                    "value": "false"
                  },
                  "Has_B_TLAST": {
                    "value": "false"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "RESULT_TLAST_Behv": {
                    "value": "Null"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_1": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_1_8",
                "xci_path": "ip\\design_2_floating_point_1_8\\design_2_floating_point_1_8.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/floating_point_1",
                "parameters": {
                  "C_Latency": {
                    "value": "9"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Multiply"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_4": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_4_9",
                "xci_path": "ip\\design_2_floating_point_4_9\\design_2_floating_point_4_9.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/floating_point_4",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_5": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_5_6",
                "xci_path": "ip\\design_2_floating_point_5_6\\design_2_floating_point_5_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/floating_point_5",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "floating_point_6": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_2_floating_point_6_6",
                "xci_path": "ip\\design_2_floating_point_6_6\\design_2_floating_point_6_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/floating_point_6",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "12"
                  },
                  "C_Mult_Usage": {
                    "value": "Full_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Maximum_Latency": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Add_Subtract"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "Weight_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_0_10",
                "xci_path": "ip\\design_2_Weight_0_10\\design_2_Weight_0_10.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/Weight_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111111010010101100111101101010"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_1_6",
                "xci_path": "ip\\design_2_Weight_1_6\\design_2_Weight_1_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/Weight_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111011011111100010111110101010"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_2_6",
                "xci_path": "ip\\design_2_Weight_2_6\\design_2_Weight_2_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/Weight_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b00111110101011001100011001111010"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Weight_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Weight_3_6",
                "xci_path": "ip\\design_2_Weight_3_6\\design_2_Weight_3_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/Weight_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "b11000000001010001011100101101110"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "axis_register_slice_0": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_2_axis_register_slice_0_7",
                "xci_path": "ip\\design_2_axis_register_slice_0_7\\design_2_axis_register_slice_0_7.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/axis_register_slice_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                }
              },
              "Tvalid_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_0_7",
                "xci_path": "ip\\design_2_Tvalid_0_7\\design_2_Tvalid_0_7.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/Tvalid_0",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_1_8",
                "xci_path": "ip\\design_2_Tvalid_1_8\\design_2_Tvalid_1_8.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/Tvalid_1",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_2_6",
                "xci_path": "ip\\design_2_Tvalid_2_6\\design_2_Tvalid_2_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/Tvalid_2",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Tvalid_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_Tvalid_3_6",
                "xci_path": "ip\\design_2_Tvalid_3_6\\design_2_Tvalid_3_6.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/Tvalid_3",
                "parameters": {
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "ReLu_0": {
                "vlnv": "xilinx.com:module_ref:ReLu:1.0",
                "xci_name": "design_2_ReLu_0_7",
                "xci_path": "ip\\design_2_ReLu_0_7\\design_2_ReLu_0_7.xci",
                "inst_hier_path": "NN/Multiplier_Adder_Relu_7/ReLu_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ReLu",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "relu_in": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "relu_out": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS_0",
                  "axis_register_slice_0/M_AXIS"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXIS_A_0",
                  "floating_point_0/S_AXIS_A"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXIS_A_1",
                  "floating_point_1/S_AXIS_A"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S_AXIS_A_2",
                  "floating_point_2/S_AXIS_A"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "S_AXIS_A_3",
                  "floating_point_3/S_AXIS_A"
                ]
              },
              "floating_point_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_0/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_A"
                ]
              },
              "floating_point_1_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_1/M_AXIS_RESULT",
                  "floating_point_4/S_AXIS_B"
                ]
              },
              "floating_point_2_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_2/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_A"
                ]
              },
              "floating_point_3_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_3/M_AXIS_RESULT",
                  "floating_point_5/S_AXIS_B"
                ]
              },
              "floating_point_4_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_4/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_A"
                ]
              },
              "floating_point_5_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_5/M_AXIS_RESULT",
                  "floating_point_6/S_AXIS_B"
                ]
              }
            },
            "nets": {
              "ReLu_0_output": {
                "ports": [
                  "ReLu_0/relu_out",
                  "axis_register_slice_0/s_axis_tdata"
                ]
              },
              "Tvalid_0_dout": {
                "ports": [
                  "Tvalid_0/dout",
                  "floating_point_0/s_axis_b_tvalid"
                ]
              },
              "Tvalid_1_dout": {
                "ports": [
                  "Tvalid_1/dout",
                  "floating_point_1/s_axis_b_tvalid"
                ]
              },
              "Tvalid_2_dout": {
                "ports": [
                  "Tvalid_2/dout",
                  "floating_point_2/s_axis_b_tvalid"
                ]
              },
              "Tvalid_3_dout": {
                "ports": [
                  "Tvalid_3/dout",
                  "floating_point_3/s_axis_b_tvalid"
                ]
              },
              "Weight_1_dout": {
                "ports": [
                  "Weight_1/dout",
                  "floating_point_1/s_axis_b_tdata"
                ]
              },
              "Weight_2_dout": {
                "ports": [
                  "Weight_2/dout",
                  "floating_point_2/s_axis_b_tdata"
                ]
              },
              "Weight_3_dout": {
                "ports": [
                  "Weight_3/dout",
                  "floating_point_3/s_axis_b_tdata"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "floating_point_4/aclk",
                  "floating_point_6/aclk",
                  "floating_point_1/aclk",
                  "floating_point_0/aclk",
                  "floating_point_5/aclk",
                  "floating_point_3/aclk",
                  "floating_point_2/aclk",
                  "axis_register_slice_0/aclk"
                ]
              },
              "axis_register_slice_0_s_axis_tready": {
                "ports": [
                  "axis_register_slice_0/s_axis_tready",
                  "floating_point_6/m_axis_result_tready"
                ]
              },
              "floating_point_6_m_axis_result_tdata": {
                "ports": [
                  "floating_point_6/m_axis_result_tdata",
                  "ReLu_0/relu_in"
                ]
              },
              "floating_point_6_m_axis_result_tvalid": {
                "ports": [
                  "floating_point_6/m_axis_result_tvalid",
                  "axis_register_slice_0/s_axis_tvalid"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "Weight_0/dout",
                  "floating_point_0/s_axis_b_tdata"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Multiplier_Adder_Relu_0_M_AXIS_0": {
            "interface_ports": [
              "Multiplier_Adder_Relu_0/M_AXIS_0",
              "S_axi_Demultiplexer1_0/s_axis_in"
            ]
          },
          "Multiplier_Adder_Relu_1_M_AXIS_0": {
            "interface_ports": [
              "Multiplier_Adder_Relu_1/M_AXIS_0",
              "S_axi_Demultiplexer1_1/s_axis_in"
            ]
          },
          "Multiplier_Adder_Relu_2_M_AXIS_0": {
            "interface_ports": [
              "S_axi_Demultiplexer1_2/s_axis_in",
              "Multiplier_Adder_Relu_2/M_AXIS_0"
            ]
          },
          "Multiplier_Adder_Relu_3_M_AXIS_0": {
            "interface_ports": [
              "Multiplier_Adder_Relu_3/M_AXIS_0",
              "S_axi_Demultiplexer1_3/s_axis_in"
            ]
          },
          "Multiplier_Adder_Relu_4_M_AXIS_0": {
            "interface_ports": [
              "Multiplier_Adder_Relu_4/M_AXIS_0",
              "axi_fifo_mm_s_0/AXI_STR_RXD",
              "M_AXIS_0"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Multiplier_Adder_Relu_5_M_AXIS_0": {
            "interface_ports": [
              "Multiplier_Adder_Relu_5/M_AXIS_0",
              "axi_fifo_mm_s_1/AXI_STR_RXD",
              "M_AXIS_1"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Multiplier_Adder_Relu_6_M_AXIS_0": {
            "interface_ports": [
              "Multiplier_Adder_Relu_6/M_AXIS_0",
              "axi_fifo_mm_s_2/AXI_STR_RXD",
              "M_AXIS_2"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Multiplier_Adder_Relu_7_M_AXIS_0": {
            "interface_ports": [
              "Multiplier_Adder_Relu_7/M_AXIS_0",
              "axi_fifo_mm_s_3/AXI_STR_RXD",
              "M_AXIS_3"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "S_axi_Demultiplexer1_0_s_axis_out0": {
            "interface_ports": [
              "S_axi_Demultiplexer1_0/s_axis_out0",
              "Multiplier_Adder_Relu_4/S_AXIS_A_0"
            ]
          },
          "S_axi_Demultiplexer1_0_s_axis_out1": {
            "interface_ports": [
              "S_axi_Demultiplexer1_0/s_axis_out1",
              "Multiplier_Adder_Relu_5/S_AXIS_A_0"
            ]
          },
          "S_axi_Demultiplexer1_0_s_axis_out2": {
            "interface_ports": [
              "S_axi_Demultiplexer1_0/s_axis_out2",
              "Multiplier_Adder_Relu_6/S_AXIS_A_0"
            ]
          },
          "S_axi_Demultiplexer1_0_s_axis_out3": {
            "interface_ports": [
              "S_axi_Demultiplexer1_0/s_axis_out3",
              "Multiplier_Adder_Relu_7/S_AXIS_A_0"
            ]
          },
          "S_axi_Demultiplexer1_1_s_axis_out0": {
            "interface_ports": [
              "S_axi_Demultiplexer1_1/s_axis_out0",
              "Multiplier_Adder_Relu_4/S_AXIS_A_1"
            ]
          },
          "S_axi_Demultiplexer1_1_s_axis_out1": {
            "interface_ports": [
              "S_axi_Demultiplexer1_1/s_axis_out1",
              "Multiplier_Adder_Relu_5/S_AXIS_A_1"
            ]
          },
          "S_axi_Demultiplexer1_1_s_axis_out2": {
            "interface_ports": [
              "S_axi_Demultiplexer1_1/s_axis_out2",
              "Multiplier_Adder_Relu_6/S_AXIS_A_1"
            ]
          },
          "S_axi_Demultiplexer1_1_s_axis_out3": {
            "interface_ports": [
              "S_axi_Demultiplexer1_1/s_axis_out3",
              "Multiplier_Adder_Relu_7/S_AXIS_A_1"
            ]
          },
          "S_axi_Demultiplexer1_2_s_axis_out0": {
            "interface_ports": [
              "S_axi_Demultiplexer1_2/s_axis_out0",
              "Multiplier_Adder_Relu_4/S_AXIS_A_2"
            ]
          },
          "S_axi_Demultiplexer1_2_s_axis_out1": {
            "interface_ports": [
              "S_axi_Demultiplexer1_2/s_axis_out1",
              "Multiplier_Adder_Relu_5/S_AXIS_A_2"
            ]
          },
          "S_axi_Demultiplexer1_2_s_axis_out2": {
            "interface_ports": [
              "S_axi_Demultiplexer1_2/s_axis_out2",
              "Multiplier_Adder_Relu_6/S_AXIS_A_2"
            ]
          },
          "S_axi_Demultiplexer1_2_s_axis_out3": {
            "interface_ports": [
              "S_axi_Demultiplexer1_2/s_axis_out3",
              "Multiplier_Adder_Relu_7/S_AXIS_A_2"
            ]
          },
          "S_axi_Demultiplexer1_3_s_axis_out0": {
            "interface_ports": [
              "S_axi_Demultiplexer1_3/s_axis_out0",
              "Multiplier_Adder_Relu_4/S_AXIS_A_3"
            ]
          },
          "S_axi_Demultiplexer1_3_s_axis_out1": {
            "interface_ports": [
              "S_axi_Demultiplexer1_3/s_axis_out1",
              "Multiplier_Adder_Relu_5/S_AXIS_A_3"
            ]
          },
          "S_axi_Demultiplexer1_3_s_axis_out2": {
            "interface_ports": [
              "S_axi_Demultiplexer1_3/s_axis_out2",
              "Multiplier_Adder_Relu_6/S_AXIS_A_3"
            ]
          },
          "S_axi_Demultiplexer1_3_s_axis_out3": {
            "interface_ports": [
              "S_axi_Demultiplexer1_3/s_axis_out3",
              "Multiplier_Adder_Relu_7/S_AXIS_A_3"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S_AXI4",
              "control/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI5",
              "src_0/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI6",
              "src_1/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "S_AXI7",
              "src_2/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "S_AXI8",
              "src_3/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_fifo_mm_s_0/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M07_AXI": {
            "interface_ports": [
              "S_AXI1",
              "axi_fifo_mm_s_1/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M08_AXI": {
            "interface_ports": [
              "S_AXI2",
              "axi_fifo_mm_s_2/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M09_AXI": {
            "interface_ports": [
              "S_AXI3",
              "axi_fifo_mm_s_3/S_AXI"
            ]
          }
        },
        "nets": {
          "Multiplier_Adder_Relu_4_M_AXIS_0_tdata": {
            "ports": [
              "Multiplier_Adder_Relu_4/M_AXIS_0_tdata",
              "M_AXIS_0_tdata"
            ]
          },
          "Multiplier_Adder_Relu_5_M_AXIS_0_tdata": {
            "ports": [
              "Multiplier_Adder_Relu_5/M_AXIS_0_tdata",
              "M_AXIS_0_tdata1"
            ]
          },
          "Multiplier_Adder_Relu_6_M_AXIS_0_tdata": {
            "ports": [
              "Multiplier_Adder_Relu_6/M_AXIS_0_tdata",
              "M_AXIS_0_tdata2"
            ]
          },
          "Multiplier_Adder_Relu_7_M_AXIS_0_tdata": {
            "ports": [
              "Multiplier_Adder_Relu_7/M_AXIS_0_tdata",
              "M_AXIS_0_tdata3"
            ]
          },
          "S_AXIS_A_2_tdata_1": {
            "ports": [
              "src_2/gpio_io_o",
              "Multiplier_Adder_Relu_0/S_AXIS_A_2_tdata",
              "Multiplier_Adder_Relu_1/S_AXIS_A_2_tdata",
              "Multiplier_Adder_Relu_3/S_AXIS_A_2_tdata",
              "Multiplier_Adder_Relu_2/S_AXIS_A_2_tdata"
            ]
          },
          "S_AXIS_A_3_tdata_1": {
            "ports": [
              "src_3/gpio_io_o",
              "Multiplier_Adder_Relu_3/S_AXIS_A_3_tdata",
              "Multiplier_Adder_Relu_1/S_AXIS_A_3_tdata",
              "Multiplier_Adder_Relu_0/S_AXIS_A_3_tdata",
              "Multiplier_Adder_Relu_2/S_AXIS_A_3_tdata"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "src_0/gpio_io_o",
              "Multiplier_Adder_Relu_0/S_AXIS_A_0_tdata",
              "Multiplier_Adder_Relu_1/S_AXIS_A_0_tdata",
              "Multiplier_Adder_Relu_3/S_AXIS_A_0_tdata",
              "Multiplier_Adder_Relu_2/S_AXIS_A_0_tdata"
            ]
          },
          "control_gpio_io_o": {
            "ports": [
              "control/gpio_io_o",
              "S_AXIS_A_0_tvalid",
              "Multiplier_Adder_Relu_0/S_AXIS_A_0_tvalid",
              "Multiplier_Adder_Relu_0/S_AXIS_A_1_tvalid",
              "Multiplier_Adder_Relu_0/S_AXIS_A_2_tvalid",
              "Multiplier_Adder_Relu_0/S_AXIS_A_3_tvalid",
              "Multiplier_Adder_Relu_1/S_AXIS_A_0_tvalid",
              "Multiplier_Adder_Relu_1/S_AXIS_A_1_tvalid",
              "Multiplier_Adder_Relu_1/S_AXIS_A_2_tvalid",
              "Multiplier_Adder_Relu_1/S_AXIS_A_3_tvalid",
              "Multiplier_Adder_Relu_3/S_AXIS_A_0_tvalid",
              "Multiplier_Adder_Relu_3/S_AXIS_A_1_tvalid",
              "Multiplier_Adder_Relu_3/S_AXIS_A_2_tvalid",
              "Multiplier_Adder_Relu_3/S_AXIS_A_3_tvalid",
              "Multiplier_Adder_Relu_2/S_AXIS_A_0_tvalid",
              "Multiplier_Adder_Relu_2/S_AXIS_A_3_tvalid",
              "Multiplier_Adder_Relu_2/S_AXIS_A_2_tvalid",
              "Multiplier_Adder_Relu_2/S_AXIS_A_1_tvalid"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "input_1_gpio_io_o": {
            "ports": [
              "src_1/gpio_io_o",
              "Multiplier_Adder_Relu_0/S_AXIS_A_1_tdata",
              "Multiplier_Adder_Relu_1/S_AXIS_A_1_tdata",
              "Multiplier_Adder_Relu_3/S_AXIS_A_1_tdata",
              "Multiplier_Adder_Relu_2/S_AXIS_A_1_tdata"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "aclk",
              "Multiplier_Adder_Relu_0/aclk",
              "control/s_axi_aclk",
              "src_0/s_axi_aclk",
              "src_1/s_axi_aclk",
              "src_2/s_axi_aclk",
              "src_3/s_axi_aclk",
              "Multiplier_Adder_Relu_1/aclk",
              "Multiplier_Adder_Relu_3/aclk",
              "Multiplier_Adder_Relu_4/aclk",
              "Multiplier_Adder_Relu_5/aclk",
              "Multiplier_Adder_Relu_6/aclk",
              "Multiplier_Adder_Relu_7/aclk",
              "axi_fifo_mm_s_1/s_axi_aclk",
              "axi_fifo_mm_s_2/s_axi_aclk",
              "axi_fifo_mm_s_3/s_axi_aclk",
              "Multiplier_Adder_Relu_2/aclk",
              "axi_fifo_mm_s_0/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_0_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "control/s_axi_aresetn",
              "src_0/s_axi_aresetn",
              "src_1/s_axi_aresetn",
              "src_2/s_axi_aresetn",
              "src_3/s_axi_aresetn",
              "axi_fifo_mm_s_1/s_axi_aresetn",
              "axi_fifo_mm_s_2/s_axi_aresetn",
              "axi_fifo_mm_s_3/s_axi_aresetn",
              "axi_fifo_mm_s_0/s_axi_aresetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "Multiplier_Adder_Relu_4_M_AXIS_0": {
        "interface_ports": [
          "system_ila_0/SLOT_0_AXIS",
          "NN/M_AXIS_0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "Multiplier_Adder_Relu_5_M_AXIS_0": {
        "interface_ports": [
          "system_ila_0/SLOT_1_AXIS",
          "NN/M_AXIS_1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "Multiplier_Adder_Relu_6_M_AXIS_0": {
        "interface_ports": [
          "system_ila_0/SLOT_2_AXIS",
          "NN/M_AXIS_2"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "Multiplier_Adder_Relu_7_M_AXIS_0": {
        "interface_ports": [
          "system_ila_0/SLOT_3_AXIS",
          "NN/M_AXIS_3"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "NN/S_AXI4"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "NN/S_AXI5"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "NN/S_AXI6"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "NN/S_AXI7"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "NN/S_AXI8"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M06_AXI",
          "NN/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M07_AXI",
          "NN/S_AXI1"
        ]
      },
      "microblaze_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M08_AXI",
          "NN/S_AXI2"
        ]
      },
      "microblaze_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M09_AXI",
          "NN/S_AXI3"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      }
    },
    "nets": {
      "BTND_0_1": {
        "ports": [
          "BTND_0",
          "Seven_Segments_0/BTND"
        ]
      },
      "BTNU_0_1": {
        "ports": [
          "BTNU_0",
          "Seven_Segments_0/BTNU"
        ]
      },
      "Multiplier_Adder_Relu_4_M_AXIS_0_tdata": {
        "ports": [
          "NN/M_AXIS_0_tdata",
          "Seven_Segments_0/det0"
        ]
      },
      "Multiplier_Adder_Relu_5_M_AXIS_0_tdata": {
        "ports": [
          "NN/M_AXIS_0_tdata1",
          "Seven_Segments_0/det1"
        ]
      },
      "Multiplier_Adder_Relu_6_M_AXIS_0_tdata": {
        "ports": [
          "NN/M_AXIS_0_tdata2",
          "Seven_Segments_0/det2"
        ]
      },
      "Multiplier_Adder_Relu_7_M_AXIS_0_tdata": {
        "ports": [
          "NN/M_AXIS_0_tdata3",
          "Seven_Segments_0/det3"
        ]
      },
      "Seven_Segments_0_AN": {
        "ports": [
          "Seven_Segments_0/AN",
          "AN_0"
        ]
      },
      "Seven_Segments_0_CA": {
        "ports": [
          "Seven_Segments_0/CA",
          "CA_0"
        ]
      },
      "Seven_Segments_0_CB": {
        "ports": [
          "Seven_Segments_0/CB",
          "CB_0"
        ]
      },
      "Seven_Segments_0_CC": {
        "ports": [
          "Seven_Segments_0/CC",
          "CC_0"
        ]
      },
      "Seven_Segments_0_CD": {
        "ports": [
          "Seven_Segments_0/CD",
          "CD_0"
        ]
      },
      "Seven_Segments_0_CE": {
        "ports": [
          "Seven_Segments_0/CE",
          "CE_0"
        ]
      },
      "Seven_Segments_0_CF": {
        "ports": [
          "Seven_Segments_0/CF",
          "CF_0"
        ]
      },
      "Seven_Segments_0_CG": {
        "ports": [
          "Seven_Segments_0/CG",
          "CG_0"
        ]
      },
      "Seven_Segments_0_DP": {
        "ports": [
          "Seven_Segments_0/DP",
          "DP_0"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_100M/dcm_locked"
        ]
      },
      "control_gpio_io_o": {
        "ports": [
          "NN/S_AXIS_A_0_tvalid",
          "system_ila_0/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_0_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_0_100M/slowest_sync_clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M03_ACLK",
          "microblaze_0_axi_periph/M04_ACLK",
          "microblaze_0_axi_periph/M05_ACLK",
          "microblaze_0_axi_periph/M06_ACLK",
          "microblaze_0_axi_periph/M07_ACLK",
          "microblaze_0_axi_periph/M08_ACLK",
          "microblaze_0_axi_periph/M09_ACLK",
          "system_ila_0/clk",
          "Seven_Segments_0/clock",
          "NN/aclk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/resetn",
          "rst_clk_wiz_0_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_0_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_0_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN",
          "microblaze_0_axi_periph/M04_ARESETN",
          "microblaze_0_axi_periph/M05_ARESETN",
          "microblaze_0_axi_periph/M06_ARESETN",
          "microblaze_0_axi_periph/M07_ARESETN",
          "microblaze_0_axi_periph/M08_ARESETN",
          "microblaze_0_axi_periph/M09_ARESETN",
          "system_ila_0/resetn",
          "Seven_Segments_0/reset",
          "NN/s_axi_aresetn"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_fifo_mm_s_0_Mem0": {
                "address_block": "/NN/axi_fifo_mm_s_0/S_AXI/Mem0",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_fifo_mm_s_1_Mem0": {
                "address_block": "/NN/axi_fifo_mm_s_1/S_AXI/Mem0",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_axi_fifo_mm_s_2_Mem0": {
                "address_block": "/NN/axi_fifo_mm_s_2/S_AXI/Mem0",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_fifo_mm_s_3_Mem0": {
                "address_block": "/NN/axi_fifo_mm_s_3/S_AXI/Mem0",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_control_Reg": {
                "address_block": "/NN/control/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_input_0_Reg": {
                "address_block": "/NN/src_0/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_input_1_Reg": {
                "address_block": "/NN/src_1/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_input_2_Reg": {
                "address_block": "/NN/src_2/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_input_3_Reg": {
                "address_block": "/NN/src_3/S_AXI/Reg",
                "offset": "0x40040000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}