library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity cpu is
	port(	reset			:in std_logic;
			clock			:in std_logic;
			from_memory	:in std_logic_vector(7 downto 0);
			wr				:out std_logic;
			to_memory	:out std_logic_vector(7 downto 0);
			address		:out std_logic_vector(7 downto 0)
	);
end entity;



architecture arch_cpu of cpu is
signal IR_load,MAR_Load,PC_Load,PC_Inc:std_logic;
signal A_Load,B_Load,CCR_Load:std_logic;
signal IR :std_logic_vector(7 downto 0);
signal Bus1_Sel,Bus2_Sel :std_logic_vector(1 downto 0);
signal ALU_Sel :std_logic_vector(2 downto 0);
signal CCR_Result :std_logic_vector(3 downto 0);

component data_path is
	port(	reset		:in std_logic;
			clock		:in std_logic;
			from_memory	:in std_logic_vector(7 downto 0);
			Bus1_Sel :in std_logic_vector(1 downto 0);
			Bus2_Sel	:in std_logic_vector(1 downto 0);
			IR_Load	:in std_logic;
			MAR_Load	:in std_logic;
			PC_Inc	:in std_logic;
			PC_Load	:in std_logic;
			A_Load	:in std_logic;
			B_Load	:in std_logic;
			CCR_Load	:in std_logic;
			ALU_Sel	:in std_logic_vector(2 downto 0);
			
			
			address	:out std_logic_vector(7 downto 0);
			to_memory:out std_logic_vector(7 downto 0);
			IR			:out std_logic_vector(7 downto 0);
			CCR_Result:out std_logic_vector(3 downto 0)
	);
end component;

component control_unit is
	port(	reset			:in std_logic;
			clock			:in std_logic;
			IR				:in std_logic_vector(7 downto 0);
			CCR_Result	:in std_logic_vector(3 downto 0);
	
			IR_Load		:out std_logic;
			MAR_Load		:out std_logic;
			PC_Load		:out std_logic;
			PC_inc		:out std_logic;
			A_Load		:out std_logic;
			B_Load		:out std_logic;
			ALU_Sel		:out std_logic_vector(2 downto 0);
			CCR_Load		:out std_logic;
			Bus2_Sel		:out std_logic_vector(1 downto 0);
			Bus1_Sel		:out std_logic_vector(1 downto 0);
			wr				:out std_logic
	);

end component;
begin

dp : data_path 
	port map(	
			reset	,
			clock		,
			from_memory	,
			Bus1_Sel ,
			Bus2_Sel	,
			IR_Load	,
			MAR_Load	,
			PC_Inc	,
			PC_Load	,
			A_Load	,
			B_Load	,
			CCR_Load	,
			ALU_Sel	,
			address	,
			to_memory,
			IR			,
			CCR_Result);

cu :control_unit 
	port map(	
			reset,	
			clock	,		
			IR		,		
			CCR_Result,	
			IR_Load		,
			MAR_Load,
			PC_Load	,	
			PC_inc	,	
			A_Load	,	
			B_Load	,	
			ALU_Sel	,	
			CCR_Load	,	
			Bus2_Sel	,	
			Bus1_Sel	,	
			wr);



end architecture;