/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 16:49:51 2016
 *                 Full Compile MD5 Checksum  2c753a6ff9f24b6ac602c21018c4b7f4
 *                     (minus title and desc)
 *                 MD5 Checksum               ad217b051860840cb47ca1b2b0397a1f
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_DVP_HR_INTR2_H__
#define BCHP_DVP_HR_INTR2_H__

/***************************************************************************
 *DVP_HR_INTR2 - Top Level DVP Registers
 ***************************************************************************/
#define BCHP_DVP_HR_INTR2_CPU_STATUS             0x206f0400 /* [RO][32] CPU interrupt Status Register */
#define BCHP_DVP_HR_INTR2_CPU_SET                0x206f0404 /* [WO][32] CPU interrupt Set Register */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR              0x206f0408 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS        0x206f040c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET           0x206f0410 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR         0x206f0414 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_DVP_HR_INTR2_PCI_STATUS             0x206f0418 /* [RO][32] PCI interrupt Status Register */
#define BCHP_DVP_HR_INTR2_PCI_SET                0x206f041c /* [WO][32] PCI interrupt Set Register */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR              0x206f0420 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS        0x206f0424 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET           0x206f0428 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR         0x206f042c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_STATUS :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_1_MASK                0x80000000
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_1_SHIFT               31
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_1_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: CPU_STATUS :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_0_MASK                0x40000000
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_0_SHIFT               30
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_0_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: CPU_STATUS :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_reserved0_MASK                0x3e000000
#define BCHP_DVP_HR_INTR2_CPU_STATUS_reserved0_SHIFT               25

/* DVP_HR_INTR2 :: CPU_STATUS :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_KEY_RAM_UPDATE_MASK           0x01000000
#define BCHP_DVP_HR_INTR2_CPU_STATUS_KEY_RAM_UPDATE_SHIFT          24
#define BCHP_DVP_HR_INTR2_CPU_STATUS_KEY_RAM_UPDATE_DEFAULT        0x00000000

/* DVP_HR_INTR2 :: CPU_STATUS :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_reserved1_MASK                0x00ffff80
#define BCHP_DVP_HR_INTR2_CPU_STATUS_reserved1_SHIFT               7

/* DVP_HR_INTR2 :: CPU_STATUS :: RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_RANGE_CHANGE_0_MASK           0x00000040
#define BCHP_DVP_HR_INTR2_CPU_STATUS_RANGE_CHANGE_0_SHIFT          6
#define BCHP_DVP_HR_INTR2_CPU_STATUS_RANGE_CHANGE_0_DEFAULT        0x00000000

/* DVP_HR_INTR2 :: CPU_STATUS :: FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_FREQ_CHANGE_0_MASK            0x00000020
#define BCHP_DVP_HR_INTR2_CPU_STATUS_FREQ_CHANGE_0_SHIFT           5
#define BCHP_DVP_HR_INTR2_CPU_STATUS_FREQ_CHANGE_0_DEFAULT         0x00000000

/* DVP_HR_INTR2 :: CPU_STATUS :: PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_LOCK_0_MASK               0x00000010
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_LOCK_0_SHIFT              4
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_LOCK_0_DEFAULT            0x00000000

/* DVP_HR_INTR2 :: CPU_STATUS :: PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_UNLOCK_0_MASK             0x00000008
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_UNLOCK_0_SHIFT            3
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_UNLOCK_0_DEFAULT          0x00000000

/* DVP_HR_INTR2 :: CPU_STATUS :: CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_CLOCK_STOP_0_MASK             0x00000004
#define BCHP_DVP_HR_INTR2_CPU_STATUS_CLOCK_STOP_0_SHIFT            2
#define BCHP_DVP_HR_INTR2_CPU_STATUS_CLOCK_STOP_0_DEFAULT          0x00000000

/* DVP_HR_INTR2 :: CPU_STATUS :: HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_HP_REMOVED_0_MASK             0x00000002
#define BCHP_DVP_HR_INTR2_CPU_STATUS_HP_REMOVED_0_SHIFT            1
#define BCHP_DVP_HR_INTR2_CPU_STATUS_HP_REMOVED_0_DEFAULT          0x00000000

/* DVP_HR_INTR2 :: CPU_STATUS :: HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_HP_CONNECTED_0_MASK           0x00000001
#define BCHP_DVP_HR_INTR2_CPU_STATUS_HP_CONNECTED_0_SHIFT          0
#define BCHP_DVP_HR_INTR2_CPU_STATUS_HP_CONNECTED_0_DEFAULT        0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_SET :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_1_MASK                   0x80000000
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_1_SHIFT                  31
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_1_DEFAULT                0x00000000

/* DVP_HR_INTR2 :: CPU_SET :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_0_MASK                   0x40000000
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_0_SHIFT                  30
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_0_DEFAULT                0x00000000

/* DVP_HR_INTR2 :: CPU_SET :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_CPU_SET_reserved0_MASK                   0x3e000000
#define BCHP_DVP_HR_INTR2_CPU_SET_reserved0_SHIFT                  25

/* DVP_HR_INTR2 :: CPU_SET :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_CPU_SET_KEY_RAM_UPDATE_MASK              0x01000000
#define BCHP_DVP_HR_INTR2_CPU_SET_KEY_RAM_UPDATE_SHIFT             24
#define BCHP_DVP_HR_INTR2_CPU_SET_KEY_RAM_UPDATE_DEFAULT           0x00000000

/* DVP_HR_INTR2 :: CPU_SET :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_CPU_SET_reserved1_MASK                   0x00ffff80
#define BCHP_DVP_HR_INTR2_CPU_SET_reserved1_SHIFT                  7

/* DVP_HR_INTR2 :: CPU_SET :: RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_CPU_SET_RANGE_CHANGE_0_MASK              0x00000040
#define BCHP_DVP_HR_INTR2_CPU_SET_RANGE_CHANGE_0_SHIFT             6
#define BCHP_DVP_HR_INTR2_CPU_SET_RANGE_CHANGE_0_DEFAULT           0x00000000

/* DVP_HR_INTR2 :: CPU_SET :: FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_CPU_SET_FREQ_CHANGE_0_MASK               0x00000020
#define BCHP_DVP_HR_INTR2_CPU_SET_FREQ_CHANGE_0_SHIFT              5
#define BCHP_DVP_HR_INTR2_CPU_SET_FREQ_CHANGE_0_DEFAULT            0x00000000

/* DVP_HR_INTR2 :: CPU_SET :: PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_LOCK_0_MASK                  0x00000010
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_LOCK_0_SHIFT                 4
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_LOCK_0_DEFAULT               0x00000000

/* DVP_HR_INTR2 :: CPU_SET :: PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_UNLOCK_0_MASK                0x00000008
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_UNLOCK_0_SHIFT               3
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_UNLOCK_0_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: CPU_SET :: CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_SET_CLOCK_STOP_0_MASK                0x00000004
#define BCHP_DVP_HR_INTR2_CPU_SET_CLOCK_STOP_0_SHIFT               2
#define BCHP_DVP_HR_INTR2_CPU_SET_CLOCK_STOP_0_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: CPU_SET :: HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_SET_HP_REMOVED_0_MASK                0x00000002
#define BCHP_DVP_HR_INTR2_CPU_SET_HP_REMOVED_0_SHIFT               1
#define BCHP_DVP_HR_INTR2_CPU_SET_HP_REMOVED_0_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: CPU_SET :: HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_SET_HP_CONNECTED_0_MASK              0x00000001
#define BCHP_DVP_HR_INTR2_CPU_SET_HP_CONNECTED_0_SHIFT             0
#define BCHP_DVP_HR_INTR2_CPU_SET_HP_CONNECTED_0_DEFAULT           0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_CLEAR :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_1_MASK                 0x80000000
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_1_SHIFT                31
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_1_DEFAULT              0x00000000

/* DVP_HR_INTR2 :: CPU_CLEAR :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_0_MASK                 0x40000000
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_0_SHIFT                30
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_0_DEFAULT              0x00000000

/* DVP_HR_INTR2 :: CPU_CLEAR :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_reserved0_MASK                 0x3e000000
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_reserved0_SHIFT                25

/* DVP_HR_INTR2 :: CPU_CLEAR :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_KEY_RAM_UPDATE_MASK            0x01000000
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_KEY_RAM_UPDATE_SHIFT           24
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_KEY_RAM_UPDATE_DEFAULT         0x00000000

/* DVP_HR_INTR2 :: CPU_CLEAR :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_reserved1_MASK                 0x00ffff80
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_reserved1_SHIFT                7

/* DVP_HR_INTR2 :: CPU_CLEAR :: RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_RANGE_CHANGE_0_MASK            0x00000040
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_RANGE_CHANGE_0_SHIFT           6
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_RANGE_CHANGE_0_DEFAULT         0x00000000

/* DVP_HR_INTR2 :: CPU_CLEAR :: FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_FREQ_CHANGE_0_MASK             0x00000020
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_FREQ_CHANGE_0_SHIFT            5
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_FREQ_CHANGE_0_DEFAULT          0x00000000

/* DVP_HR_INTR2 :: CPU_CLEAR :: PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_LOCK_0_MASK                0x00000010
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_LOCK_0_SHIFT               4
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_LOCK_0_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: CPU_CLEAR :: PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_UNLOCK_0_MASK              0x00000008
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_UNLOCK_0_SHIFT             3
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_UNLOCK_0_DEFAULT           0x00000000

/* DVP_HR_INTR2 :: CPU_CLEAR :: CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_CLOCK_STOP_0_MASK              0x00000004
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_CLOCK_STOP_0_SHIFT             2
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_CLOCK_STOP_0_DEFAULT           0x00000000

/* DVP_HR_INTR2 :: CPU_CLEAR :: HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_HP_REMOVED_0_MASK              0x00000002
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_HP_REMOVED_0_SHIFT             1
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_HP_REMOVED_0_DEFAULT           0x00000000

/* DVP_HR_INTR2 :: CPU_CLEAR :: HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_HP_CONNECTED_0_MASK            0x00000001
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_HP_CONNECTED_0_SHIFT           0
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_HP_CONNECTED_0_DEFAULT         0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_1_MASK           0x80000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_1_SHIFT          31
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_1_DEFAULT        0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_0_MASK           0x40000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_0_SHIFT          30
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_0_DEFAULT        0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_reserved0_MASK           0x3e000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_reserved0_SHIFT          25

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_KEY_RAM_UPDATE_MASK      0x01000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_KEY_RAM_UPDATE_SHIFT     24
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_KEY_RAM_UPDATE_DEFAULT   0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_reserved1_MASK           0x00ffff80
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_reserved1_SHIFT          7

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_RANGE_CHANGE_0_MASK 0x00000040
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_RANGE_CHANGE_0_SHIFT 6
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_RANGE_CHANGE_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_FREQ_CHANGE_0_MASK  0x00000020
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_FREQ_CHANGE_0_SHIFT 5
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_FREQ_CHANGE_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_LOCK_0_MASK     0x00000010
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_LOCK_0_SHIFT    4
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_LOCK_0_DEFAULT  0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_UNLOCK_0_MASK   0x00000008
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_UNLOCK_0_SHIFT  3
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_UNLOCK_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_CLOCK_STOP_0_MASK   0x00000004
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_CLOCK_STOP_0_SHIFT  2
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_CLOCK_STOP_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_HP_REMOVED_0_MASK   0x00000002
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_HP_REMOVED_0_SHIFT  1
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_HP_REMOVED_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_HP_CONNECTED_0_MASK 0x00000001
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_HP_CONNECTED_0_SHIFT 0
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_HP_CONNECTED_0_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_MASK_SET :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_1_MASK              0x80000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_1_SHIFT             31
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_1_DEFAULT           0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_SET :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_0_MASK              0x40000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_0_SHIFT             30
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_0_DEFAULT           0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_SET :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_reserved0_MASK              0x3e000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_reserved0_SHIFT             25

/* DVP_HR_INTR2 :: CPU_MASK_SET :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_KEY_RAM_UPDATE_MASK         0x01000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_KEY_RAM_UPDATE_SHIFT        24
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_KEY_RAM_UPDATE_DEFAULT      0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_SET :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_reserved1_MASK              0x00ffff80
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_reserved1_SHIFT             7

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_RANGE_CHANGE_0_MASK    0x00000040
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_RANGE_CHANGE_0_SHIFT   6
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_RANGE_CHANGE_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_FREQ_CHANGE_0_MASK     0x00000020
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_FREQ_CHANGE_0_SHIFT    5
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_FREQ_CHANGE_0_DEFAULT  0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_LOCK_0_MASK        0x00000010
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_LOCK_0_SHIFT       4
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_LOCK_0_DEFAULT     0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_UNLOCK_0_MASK      0x00000008
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_UNLOCK_0_SHIFT     3
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_UNLOCK_0_DEFAULT   0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_CLOCK_STOP_0_MASK      0x00000004
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_CLOCK_STOP_0_SHIFT     2
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_CLOCK_STOP_0_DEFAULT   0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_HP_REMOVED_0_MASK      0x00000002
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_HP_REMOVED_0_SHIFT     1
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_HP_REMOVED_0_DEFAULT   0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_HP_CONNECTED_0_MASK    0x00000001
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_HP_CONNECTED_0_SHIFT   0
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_HP_CONNECTED_0_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_1_MASK            0x80000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_1_SHIFT           31
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_1_DEFAULT         0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_0_MASK            0x40000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_0_SHIFT           30
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_0_DEFAULT         0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_reserved0_MASK            0x3e000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT           25

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_KEY_RAM_UPDATE_MASK       0x01000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_KEY_RAM_UPDATE_SHIFT      24
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_KEY_RAM_UPDATE_DEFAULT    0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_reserved1_MASK            0x00ffff80
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT           7

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_RANGE_CHANGE_0_MASK  0x00000040
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_RANGE_CHANGE_0_SHIFT 6
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_RANGE_CHANGE_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_FREQ_CHANGE_0_MASK   0x00000020
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_FREQ_CHANGE_0_SHIFT  5
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_FREQ_CHANGE_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_LOCK_0_MASK      0x00000010
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_LOCK_0_SHIFT     4
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_LOCK_0_DEFAULT   0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_UNLOCK_0_MASK    0x00000008
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_UNLOCK_0_SHIFT   3
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_UNLOCK_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_CLOCK_STOP_0_MASK    0x00000004
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_CLOCK_STOP_0_SHIFT   2
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_CLOCK_STOP_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_HP_REMOVED_0_MASK    0x00000002
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_HP_REMOVED_0_SHIFT   1
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_HP_REMOVED_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_HP_CONNECTED_0_MASK  0x00000001
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_HP_CONNECTED_0_SHIFT 0
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_HP_CONNECTED_0_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_STATUS :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_1_MASK                0x80000000
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_1_SHIFT               31
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_1_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: PCI_STATUS :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_0_MASK                0x40000000
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_0_SHIFT               30
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_0_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: PCI_STATUS :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_reserved0_MASK                0x3e000000
#define BCHP_DVP_HR_INTR2_PCI_STATUS_reserved0_SHIFT               25

/* DVP_HR_INTR2 :: PCI_STATUS :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_KEY_RAM_UPDATE_MASK           0x01000000
#define BCHP_DVP_HR_INTR2_PCI_STATUS_KEY_RAM_UPDATE_SHIFT          24
#define BCHP_DVP_HR_INTR2_PCI_STATUS_KEY_RAM_UPDATE_DEFAULT        0x00000000

/* DVP_HR_INTR2 :: PCI_STATUS :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_reserved1_MASK                0x00ffff80
#define BCHP_DVP_HR_INTR2_PCI_STATUS_reserved1_SHIFT               7

/* DVP_HR_INTR2 :: PCI_STATUS :: RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_RANGE_CHANGE_0_MASK           0x00000040
#define BCHP_DVP_HR_INTR2_PCI_STATUS_RANGE_CHANGE_0_SHIFT          6
#define BCHP_DVP_HR_INTR2_PCI_STATUS_RANGE_CHANGE_0_DEFAULT        0x00000000

/* DVP_HR_INTR2 :: PCI_STATUS :: FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_FREQ_CHANGE_0_MASK            0x00000020
#define BCHP_DVP_HR_INTR2_PCI_STATUS_FREQ_CHANGE_0_SHIFT           5
#define BCHP_DVP_HR_INTR2_PCI_STATUS_FREQ_CHANGE_0_DEFAULT         0x00000000

/* DVP_HR_INTR2 :: PCI_STATUS :: PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_LOCK_0_MASK               0x00000010
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_LOCK_0_SHIFT              4
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_LOCK_0_DEFAULT            0x00000000

/* DVP_HR_INTR2 :: PCI_STATUS :: PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_UNLOCK_0_MASK             0x00000008
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_UNLOCK_0_SHIFT            3
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_UNLOCK_0_DEFAULT          0x00000000

/* DVP_HR_INTR2 :: PCI_STATUS :: CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_CLOCK_STOP_0_MASK             0x00000004
#define BCHP_DVP_HR_INTR2_PCI_STATUS_CLOCK_STOP_0_SHIFT            2
#define BCHP_DVP_HR_INTR2_PCI_STATUS_CLOCK_STOP_0_DEFAULT          0x00000000

/* DVP_HR_INTR2 :: PCI_STATUS :: HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_HP_REMOVED_0_MASK             0x00000002
#define BCHP_DVP_HR_INTR2_PCI_STATUS_HP_REMOVED_0_SHIFT            1
#define BCHP_DVP_HR_INTR2_PCI_STATUS_HP_REMOVED_0_DEFAULT          0x00000000

/* DVP_HR_INTR2 :: PCI_STATUS :: HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_HP_CONNECTED_0_MASK           0x00000001
#define BCHP_DVP_HR_INTR2_PCI_STATUS_HP_CONNECTED_0_SHIFT          0
#define BCHP_DVP_HR_INTR2_PCI_STATUS_HP_CONNECTED_0_DEFAULT        0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_SET :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_1_MASK                   0x80000000
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_1_SHIFT                  31
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_1_DEFAULT                0x00000000

/* DVP_HR_INTR2 :: PCI_SET :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_0_MASK                   0x40000000
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_0_SHIFT                  30
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_0_DEFAULT                0x00000000

/* DVP_HR_INTR2 :: PCI_SET :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_PCI_SET_reserved0_MASK                   0x3e000000
#define BCHP_DVP_HR_INTR2_PCI_SET_reserved0_SHIFT                  25

/* DVP_HR_INTR2 :: PCI_SET :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_PCI_SET_KEY_RAM_UPDATE_MASK              0x01000000
#define BCHP_DVP_HR_INTR2_PCI_SET_KEY_RAM_UPDATE_SHIFT             24
#define BCHP_DVP_HR_INTR2_PCI_SET_KEY_RAM_UPDATE_DEFAULT           0x00000000

/* DVP_HR_INTR2 :: PCI_SET :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_PCI_SET_reserved1_MASK                   0x00ffff80
#define BCHP_DVP_HR_INTR2_PCI_SET_reserved1_SHIFT                  7

/* DVP_HR_INTR2 :: PCI_SET :: RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_PCI_SET_RANGE_CHANGE_0_MASK              0x00000040
#define BCHP_DVP_HR_INTR2_PCI_SET_RANGE_CHANGE_0_SHIFT             6
#define BCHP_DVP_HR_INTR2_PCI_SET_RANGE_CHANGE_0_DEFAULT           0x00000000

/* DVP_HR_INTR2 :: PCI_SET :: FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_PCI_SET_FREQ_CHANGE_0_MASK               0x00000020
#define BCHP_DVP_HR_INTR2_PCI_SET_FREQ_CHANGE_0_SHIFT              5
#define BCHP_DVP_HR_INTR2_PCI_SET_FREQ_CHANGE_0_DEFAULT            0x00000000

/* DVP_HR_INTR2 :: PCI_SET :: PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_LOCK_0_MASK                  0x00000010
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_LOCK_0_SHIFT                 4
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_LOCK_0_DEFAULT               0x00000000

/* DVP_HR_INTR2 :: PCI_SET :: PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_UNLOCK_0_MASK                0x00000008
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_UNLOCK_0_SHIFT               3
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_UNLOCK_0_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: PCI_SET :: CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_SET_CLOCK_STOP_0_MASK                0x00000004
#define BCHP_DVP_HR_INTR2_PCI_SET_CLOCK_STOP_0_SHIFT               2
#define BCHP_DVP_HR_INTR2_PCI_SET_CLOCK_STOP_0_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: PCI_SET :: HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_SET_HP_REMOVED_0_MASK                0x00000002
#define BCHP_DVP_HR_INTR2_PCI_SET_HP_REMOVED_0_SHIFT               1
#define BCHP_DVP_HR_INTR2_PCI_SET_HP_REMOVED_0_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: PCI_SET :: HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_SET_HP_CONNECTED_0_MASK              0x00000001
#define BCHP_DVP_HR_INTR2_PCI_SET_HP_CONNECTED_0_SHIFT             0
#define BCHP_DVP_HR_INTR2_PCI_SET_HP_CONNECTED_0_DEFAULT           0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_CLEAR :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_1_MASK                 0x80000000
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_1_SHIFT                31
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_1_DEFAULT              0x00000000

/* DVP_HR_INTR2 :: PCI_CLEAR :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_0_MASK                 0x40000000
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_0_SHIFT                30
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_0_DEFAULT              0x00000000

/* DVP_HR_INTR2 :: PCI_CLEAR :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_reserved0_MASK                 0x3e000000
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_reserved0_SHIFT                25

/* DVP_HR_INTR2 :: PCI_CLEAR :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_KEY_RAM_UPDATE_MASK            0x01000000
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_KEY_RAM_UPDATE_SHIFT           24
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_KEY_RAM_UPDATE_DEFAULT         0x00000000

/* DVP_HR_INTR2 :: PCI_CLEAR :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_reserved1_MASK                 0x00ffff80
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_reserved1_SHIFT                7

/* DVP_HR_INTR2 :: PCI_CLEAR :: RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_RANGE_CHANGE_0_MASK            0x00000040
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_RANGE_CHANGE_0_SHIFT           6
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_RANGE_CHANGE_0_DEFAULT         0x00000000

/* DVP_HR_INTR2 :: PCI_CLEAR :: FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_FREQ_CHANGE_0_MASK             0x00000020
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_FREQ_CHANGE_0_SHIFT            5
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_FREQ_CHANGE_0_DEFAULT          0x00000000

/* DVP_HR_INTR2 :: PCI_CLEAR :: PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_LOCK_0_MASK                0x00000010
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_LOCK_0_SHIFT               4
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_LOCK_0_DEFAULT             0x00000000

/* DVP_HR_INTR2 :: PCI_CLEAR :: PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_UNLOCK_0_MASK              0x00000008
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_UNLOCK_0_SHIFT             3
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_UNLOCK_0_DEFAULT           0x00000000

/* DVP_HR_INTR2 :: PCI_CLEAR :: CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_CLOCK_STOP_0_MASK              0x00000004
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_CLOCK_STOP_0_SHIFT             2
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_CLOCK_STOP_0_DEFAULT           0x00000000

/* DVP_HR_INTR2 :: PCI_CLEAR :: HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_HP_REMOVED_0_MASK              0x00000002
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_HP_REMOVED_0_SHIFT             1
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_HP_REMOVED_0_DEFAULT           0x00000000

/* DVP_HR_INTR2 :: PCI_CLEAR :: HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_HP_CONNECTED_0_MASK            0x00000001
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_HP_CONNECTED_0_SHIFT           0
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_HP_CONNECTED_0_DEFAULT         0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_1_MASK           0x80000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_1_SHIFT          31
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_1_DEFAULT        0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_0_MASK           0x40000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_0_SHIFT          30
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_0_DEFAULT        0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_reserved0_MASK           0x3e000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_reserved0_SHIFT          25

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_KEY_RAM_UPDATE_MASK      0x01000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_KEY_RAM_UPDATE_SHIFT     24
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_KEY_RAM_UPDATE_DEFAULT   0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_reserved1_MASK           0x00ffff80
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_reserved1_SHIFT          7

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_RANGE_CHANGE_0_MASK 0x00000040
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_RANGE_CHANGE_0_SHIFT 6
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_RANGE_CHANGE_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_FREQ_CHANGE_0_MASK  0x00000020
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_FREQ_CHANGE_0_SHIFT 5
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_FREQ_CHANGE_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_LOCK_0_MASK     0x00000010
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_LOCK_0_SHIFT    4
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_LOCK_0_DEFAULT  0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_UNLOCK_0_MASK   0x00000008
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_UNLOCK_0_SHIFT  3
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_UNLOCK_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_CLOCK_STOP_0_MASK   0x00000004
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_CLOCK_STOP_0_SHIFT  2
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_CLOCK_STOP_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_HP_REMOVED_0_MASK   0x00000002
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_HP_REMOVED_0_SHIFT  1
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_HP_REMOVED_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_HP_CONNECTED_0_MASK 0x00000001
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_HP_CONNECTED_0_SHIFT 0
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_HP_CONNECTED_0_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_MASK_SET :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_1_MASK              0x80000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_1_SHIFT             31
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_1_DEFAULT           0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_SET :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_0_MASK              0x40000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_0_SHIFT             30
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_0_DEFAULT           0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_SET :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_reserved0_MASK              0x3e000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_reserved0_SHIFT             25

/* DVP_HR_INTR2 :: PCI_MASK_SET :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_KEY_RAM_UPDATE_MASK         0x01000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_KEY_RAM_UPDATE_SHIFT        24
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_KEY_RAM_UPDATE_DEFAULT      0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_SET :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_reserved1_MASK              0x00ffff80
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_reserved1_SHIFT             7

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_RANGE_CHANGE_0_MASK    0x00000040
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_RANGE_CHANGE_0_SHIFT   6
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_RANGE_CHANGE_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_FREQ_CHANGE_0_MASK     0x00000020
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_FREQ_CHANGE_0_SHIFT    5
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_FREQ_CHANGE_0_DEFAULT  0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_LOCK_0_MASK        0x00000010
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_LOCK_0_SHIFT       4
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_LOCK_0_DEFAULT     0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_UNLOCK_0_MASK      0x00000008
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_UNLOCK_0_SHIFT     3
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_UNLOCK_0_DEFAULT   0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_CLOCK_STOP_0_MASK      0x00000004
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_CLOCK_STOP_0_SHIFT     2
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_CLOCK_STOP_0_DEFAULT   0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_HP_REMOVED_0_MASK      0x00000002
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_HP_REMOVED_0_SHIFT     1
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_HP_REMOVED_0_DEFAULT   0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_HP_CONNECTED_0_MASK    0x00000001
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_HP_CONNECTED_0_SHIFT   0
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_HP_CONNECTED_0_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_1_MASK            0x80000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_1_SHIFT           31
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_1_DEFAULT         0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_0_MASK            0x40000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_0_SHIFT           30
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_0_DEFAULT         0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: reserved0 [29:25] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_reserved0_MASK            0x3e000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT           25

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: KEY_RAM_UPDATE [24:24] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_KEY_RAM_UPDATE_MASK       0x01000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_KEY_RAM_UPDATE_SHIFT      24
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_KEY_RAM_UPDATE_DEFAULT    0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: reserved1 [23:07] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_reserved1_MASK            0x00ffff80
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT           7

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_RANGE_CHANGE_0 [06:06] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_RANGE_CHANGE_0_MASK  0x00000040
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_RANGE_CHANGE_0_SHIFT 6
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_RANGE_CHANGE_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_FREQ_CHANGE_0 [05:05] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_FREQ_CHANGE_0_MASK   0x00000020
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_FREQ_CHANGE_0_SHIFT  5
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_FREQ_CHANGE_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_PLL_LOCK_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_LOCK_0_MASK      0x00000010
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_LOCK_0_SHIFT     4
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_LOCK_0_DEFAULT   0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_PLL_UNLOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_UNLOCK_0_MASK    0x00000008
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_UNLOCK_0_SHIFT   3
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_UNLOCK_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_CLOCK_STOP_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_CLOCK_STOP_0_MASK    0x00000004
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_CLOCK_STOP_0_SHIFT   2
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_CLOCK_STOP_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_HP_REMOVED_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_HP_REMOVED_0_MASK    0x00000002
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_HP_REMOVED_0_SHIFT   1
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_HP_REMOVED_0_DEFAULT 0x00000001

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_HP_CONNECTED_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_HP_CONNECTED_0_MASK  0x00000001
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_HP_CONNECTED_0_SHIFT 0
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_HP_CONNECTED_0_DEFAULT 0x00000001

#endif /* #ifndef BCHP_DVP_HR_INTR2_H__ */

/* End of File */
