# vsim -L altera_mf_ver testregister 
# Loading work.testregister
# Loading work.register
# Loading work.rom_single_port_0
# ** Warning: (vsim-3010) [TSCALE] - Module 'rom_single_port_0' has a `timescale directive in effect, but previous modules do not.
#         Region: /testregister/r/rom_single_port_0
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) register.v(30): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rden'.
#         Region: /testregister/r/rom_single_port_0
run -next 

run -next
run -next
run -next
run -next
run -next

run -next
run -next
run -next
run -next
run -next
run -next
run -next

run -next
run -next

run -next

run -next

run -next

run -next
run -next

run -next
run -next

run -next
run -next
run -next
run -next

run -next
run -next
run -next

run -next

run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next

run -next
run -next
