<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Feb 13 20:04:29 2015" VIVADOVERSION="2014.4">

  <SYSTEMINFO ARCH="zynq" BOARD="xilinx.com:zc706:part0:1.1" DEVICE="7z045" NAME="Z_system_imp" PACKAGE="ffg900" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="0" NAME="ref_clk_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ref_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="ref_clk_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ref_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ref_clk_fsel" RIGHT="0" SIGIS="undef" SIGNAME="ref_clk_fsel_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ref_clk_fsel" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ref_clk_oe" RIGHT="0" SIGIS="undef" SIGNAME="ref_clk_oe_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ref_clk_oe" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_p" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef"/>
    <PORT DIR="IO" NAME="mdio_io_port_0_io" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_io_port_0_mdc" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="rgmii_port_0_rd" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_port_0_rx_ctl" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_port_0_rxc" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="rgmii_port_0_td" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_port_0_tx_ctl" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_port_0_txc" SIGIS="undef"/>
    <PORT DIR="O" NAME="reset_port_0" SIGIS="rst" SIGNAME="axi_ethernet_0_eth_buf_PHY_RST_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="PHY_RST_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="mdio_io_port_1_io" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_io_port_1_mdc" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="rgmii_port_1_rd" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_port_1_rx_ctl" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_port_1_rxc" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="rgmii_port_1_td" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_port_1_tx_ctl" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_port_1_txc" SIGIS="undef"/>
    <PORT DIR="O" NAME="reset_port_1" SIGIS="rst" SIGNAME="axi_ethernet_1_eth_buf_PHY_RST_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="PHY_RST_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="mdio_io_port_2_io" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_io_port_2_mdc" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="rgmii_port_2_rd" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_port_2_rx_ctl" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_port_2_rxc" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="rgmii_port_2_td" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_port_2_tx_ctl" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_port_2_txc" SIGIS="undef"/>
    <PORT DIR="O" NAME="reset_port_2" SIGIS="rst" SIGNAME="axi_ethernet_2_eth_buf_PHY_RST_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="PHY_RST_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="mdio_io_port_3_io" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_io_port_3_mdc" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="rgmii_port_3_rd" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_port_3_rx_ctl" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_port_3_rxc" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="rgmii_port_3_td" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_port_3_tx_ctl" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_port_3_txc" SIGIS="undef"/>
    <PORT DIR="O" NAME="reset_port_3" SIGIS="rst" SIGNAME="axi_ethernet_3_eth_buf_PHY_RST_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="PHY_RST_N"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE FULLNAME="/axi_ethernet_0_dma" HWVERSION="7.1" INSTANCE="axi_ethernet_0_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dma" VLNV="xilinx.com:ip:axi_dma:7.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v7_1;d=pg021_axi_dma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_MULTI_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MM2S_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_S2MM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="1"/>
        <PARAMETER NAME="C_SG_INCLUDE_STSCNTRL_STRM" VALUE="1"/>
        <PARAMETER NAME="C_SG_USE_STSAPP_LENGTH" VALUE="1"/>
        <PARAMETER NAME="C_SG_LENGTH_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_STS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_MICRO_DMA" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="Component_Name" VALUE="Z_system_axi_ethernet_0_dma_0"/>
        <PARAMETER NAME="c_include_sg" VALUE="1"/>
        <PARAMETER NAME="c_enable_multi_channel" VALUE="0"/>
        <PARAMETER NAME="c_num_mm2s_channels" VALUE="1"/>
        <PARAMETER NAME="c_num_s2mm_channels" VALUE="1"/>
        <PARAMETER NAME="c_sg_length_width" VALUE="16"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="0"/>
        <PARAMETER NAME="c_sg_include_stscntrl_strm" VALUE="1"/>
        <PARAMETER NAME="c_micro_dma" VALUE="0"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_burst_size" VALUE="16"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_sg_use_stsapp_length" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="32"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="1"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_burst_size" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40400000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4040FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_sg_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_0_dma_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXD_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXD_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXD_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXD_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXD_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXD_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_cntrl_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_0_dma_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXC_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_cntrl_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_cntrl_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXC_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_cntrl_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_cntrl_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXC_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_cntrl_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_cntrl_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXC_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_cntrl_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_cntrl_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXC_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_cntrl_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_cntrl_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXC_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_0_dma_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXD_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXD_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXD_KEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXD_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXD_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXD_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_sts_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_0_dma_s2mm_sts_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXS_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_sts_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_sts_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXS_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_sts_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_sts_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXS_KEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_sts_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_sts_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXS_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_sts_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_sts_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXS_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_sts_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_sts_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXS_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="63" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_0_dma_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="64" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_0_dma_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M01_AXI" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_dma_M_AXI_SG" NAME="M_AXI_SG" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_rready"/>
            <PORTMAP PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_sg_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_dma_M_AXI_MM2S" NAME="M_AXI_MM2S" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_dma_M_AXI_S2MM" NAME="M_AXI_S2MM" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_dma_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_buf_AXI_STR_RXD" NAME="S_AXIS_S2MM" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_dma_M_AXIS_CNTRL" NAME="M_AXIS_CNTRL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tdata"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tlast"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tready"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_buf_AXI_STR_RXS" NAME="S_AXIS_STS" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tlast"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_ethernet_0_eth_buf"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/eth_buf" HWVERSION="2.0" INSTANCE="axi_ethernet_0_eth_buf" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet_buffer" VLNV="xilinx.com:ip:axi_ethernet_buffer:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v5_0;d=pg138-axi-ethernet.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_TXMEM" VALUE="4096"/>
        <PARAMETER NAME="C_TEMAC_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_RXMEM" VALUE="4096"/>
        <PARAMETER NAME="C_TXCSUM" VALUE="0"/>
        <PARAMETER NAME="C_RXCSUM" VALUE="0"/>
        <PARAMETER NAME="C_PHYADDR" VALUE="1"/>
        <PARAMETER NAME="C_AVB" VALUE="0"/>
        <PARAMETER NAME="C_STATS" VALUE="1"/>
        <PARAMETER NAME="C_PHY_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_TXVLAN_TRAN" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_TRAN" VALUE="0"/>
        <PARAMETER NAME="C_TXVLAN_TAG" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_TAG" VALUE="0"/>
        <PARAMETER NAME="C_TXVLAN_STRP" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_STRP" VALUE="0"/>
        <PARAMETER NAME="C_MCAST_EXTEND" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_LVDS" VALUE="0"/>
        <PARAMETER NAME="C_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PHYRST_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="HAS_SGMII" VALUE="false"/>
        <PARAMETER NAME="S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HALFDUP" VALUE="false"/>
        <PARAMETER NAME="TXMEM" VALUE="4k"/>
        <PARAMETER NAME="RXMEM" VALUE="4k"/>
        <PARAMETER NAME="TXCSUM" VALUE="None"/>
        <PARAMETER NAME="RXCSUM" VALUE="None"/>
        <PARAMETER NAME="TXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="MCAST_EXTEND" VALUE="false"/>
        <PARAMETER NAME="SIMULATION_MODE" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_eth_buf_0"/>
        <PARAMETER NAME="Appcore_Mode" VALUE="false"/>
        <PARAMETER NAME="ENABLE_LVDS" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4103FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="62" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_0_eth_buf_INTERRUPT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EMAC_CLIENT_AUTONEG_INT" SIGIS="undef"/>
        <PORT DIR="I" NAME="EMAC_RESET_DONE_INT" SIGIS="undef"/>
        <PORT DIR="I" NAME="EMAC_RX_DCM_LOCKED_INT" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="PCSPMA_STATUS_VECTOR" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_TXD_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="mm2s_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_TVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_TXD_TREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_TLAST" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AXI_STR_TXD_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axis_mm2s_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AXI_STR_TXD_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_TXC_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="mm2s_cntrl_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_TVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_cntrl_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axis_mm2s_cntrl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_TXC_TREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_cntrl_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axis_mm2s_cntrl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_TLAST" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_cntrl_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axis_mm2s_cntrl_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AXI_STR_TXC_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_cntrl_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axis_mm2s_cntrl_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AXI_STR_TXC_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axis_mm2s_cntrl_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axis_mm2s_cntrl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_RXD_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXD_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s2mm_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXD_VALID" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXD_READY" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXD_LAST" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="AXI_STR_RXD_KEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axis_s2mm_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="AXI_STR_RXD_DATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_RXS_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXS_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s2mm_sts_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s2mm_sts_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXS_VALID" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_sts_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axis_s2mm_sts_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXS_READY" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_sts_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axis_s2mm_sts_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXS_LAST" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_sts_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axis_s2mm_sts_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="AXI_STR_RXS_KEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_sts_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axis_s2mm_sts_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="AXI_STR_RXS_DATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axis_s2mm_sts_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axis_s2mm_sts_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pause_req" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="pause_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="pause_val" RIGHT="31" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="pause_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI_2TEMAC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_AWVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_AWREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_2TEMAC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_WVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_WREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_2TEMAC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_BVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_BREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI_2TEMAC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_ARVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_ARREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_2TEMAC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_2TEMAC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_RVALID" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_RREADY" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_CLK_ENABLE_IN" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_mac_rx_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="rx_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_mac_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="rx_statistics_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_mac_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="rx_statistics_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="rx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_rx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="rx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_reset" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_mac_rx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_rx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="rx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_rx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="rx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_rx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="rx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tuser" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_rx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="rx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="tx_ifg_delay" RIGHT="31" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="tx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_tx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="tx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_reset" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_mac_tx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="tx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="tx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="tx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="tx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="tx_axis_mac_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="tx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_axis_mac_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="tx_axis_mac_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="speed_is_10_100" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_mac_speedis10100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="speedis10100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RESET2PCSPMA" SIGIS="undef"/>
        <PORT DIR="O" NAME="RESET2TEMACn" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="glbl_rstn"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="tx_axi_rstn"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="rx_axi_rstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PHY_RST_N" SIGIS="rst" SIGNAME="axi_ethernet_0_eth_buf_PHY_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_port_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mdio_i_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_o_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_t_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdc_top" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_t_pcspma" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_o_pcspma" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_i_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_o_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_t_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdc_temac" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="GTX_CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M00_AXI" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC" NAME="S_AXI_2TEMAC" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_dma_M_AXIS_CNTRL" NAME="AXI_STR_TXC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TDATA"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TKEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TLAST"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TREADY"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_dma_M_AXIS_MM2S" NAME="AXI_STR_TXD" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TDATA"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TKEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TLAST"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TREADY"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_mac_m_axis_rx" NAME="RX_AXIS_MAC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_buf_TX_AXIS_MAC" NAME="TX_AXIS_MAC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tready"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_buf_AXI_STR_RXD" NAME="AXI_STR_RXD" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_RXD_DATA"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_KEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_LAST"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_READY"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_buf_AXI_STR_RXS" NAME="AXI_STR_RXS" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_RXS_DATA"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_KEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_LAST"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_READY"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_temac" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdc_temac"/>
            <PORTMAP PHYSICAL="mdio_i_temac"/>
            <PORTMAP PHYSICAL="mdio_o_temac"/>
            <PORTMAP PHYSICAL="mdio_t_temac"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_to_top" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdc_top"/>
            <PORTMAP PHYSICAL="mdio_i_top"/>
            <PORTMAP PHYSICAL="mdio_o_top"/>
            <PORTMAP PHYSICAL="mdio_t_top"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="axi_ethernet_0_eth_mac" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_ethernet_0_eth_mac"/>
        <PERIPHERAL INSTANCE="axi_ethernet_0_dma"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/eth_mac" HWVERSION="8.3" INSTANCE="axi_ethernet_0_eth_mac" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tri_mode_ethernet_mac" VLNV="xilinx.com:ip:tri_mode_ethernet_mac:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=tri_mode_ethernet_mac;v=v8_3;d=pg051-tri-mode-eth-mac.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="bd_0_eth_mac_0"/>
        <PARAMETER NAME="c_physical_interface" VALUE="RGMII"/>
        <PARAMETER NAME="c_half_duplex" VALUE="false"/>
        <PARAMETER NAME="c_has_host" VALUE="true"/>
        <PARAMETER NAME="c_has_mdio" VALUE="true"/>
        <PARAMETER NAME="c_mdio_external" VALUE="true"/>
        <PARAMETER NAME="c_add_filter" VALUE="true"/>
        <PARAMETER NAME="c_at_entries" VALUE="4"/>
        <PARAMETER NAME="c_family" VALUE="zynq"/>
        <PARAMETER NAME="c_mac_speed" VALUE="TRI_SPEED"/>
        <PARAMETER NAME="c_has_stats" VALUE="true"/>
        <PARAMETER NAME="c_num_stats" VALUE="34"/>
        <PARAMETER NAME="c_cntr_rst" VALUE="false"/>
        <PARAMETER NAME="c_stats_width" VALUE="64"/>
        <PARAMETER NAME="c_avb" VALUE="false"/>
        <PARAMETER NAME="c_1588" VALUE="0"/>
        <PARAMETER NAME="c_tx_tuser_width" VALUE="1"/>
        <PARAMETER NAME="c_rx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_tx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_addr_width" VALUE="12"/>
        <PARAMETER NAME="c_pfc" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_eth_mac_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="ETHERNET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="Physical_Interface" VALUE="RGMII"/>
        <PARAMETER NAME="MAC_Speed" VALUE="Tri_speed"/>
        <PARAMETER NAME="Half_Duplex" VALUE="false"/>
        <PARAMETER NAME="Management_Interface" VALUE="true"/>
        <PARAMETER NAME="Enable_MDIO" VALUE="true"/>
        <PARAMETER NAME="Make_MDIO_External" VALUE="true"/>
        <PARAMETER NAME="Frame_Filter" VALUE="true"/>
        <PARAMETER NAME="Number_of_Table_Entries" VALUE="4"/>
        <PARAMETER NAME="Statistics_Counters" VALUE="true"/>
        <PARAMETER NAME="Statistics_Reset" VALUE="false"/>
        <PARAMETER NAME="Statistics_Width" VALUE="64bit"/>
        <PARAMETER NAME="Enable_AVB" VALUE="false"/>
        <PARAMETER NAME="Enable_1588" VALUE="false"/>
        <PARAMETER NAME="Enable_1588_1step" VALUE="false"/>
        <PARAMETER NAME="Timer_Format" VALUE="Time_of_day"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="Enable_Priority_Flow_Control" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_resetn" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="gtx_clk_out" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="gtx_clk"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="GTX_CLK"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="gtx_clk"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="GTX_CLK"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="gtx_clk"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="GTX_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="gtx_clk90_out" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk90_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="gtx_clk90"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="gtx_clk90"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="gtx_clk90"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="glbl_rstn" SIGIS="rst" SIGNAME="axi_ethernet_0_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axi_rstn" SIGIS="rst" SIGNAME="axi_ethernet_0_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axi_rstn" SIGIS="rst" SIGNAME="axi_ethernet_0_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_mac_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="rx_statistics_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_mac_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="rx_statistics_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="rx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_rx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="rx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_reset" SIGIS="rst" SIGNAME="axi_ethernet_0_eth_mac_rx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_enable" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_mac_rx_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="RX_CLK_ENABLE_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rx_axis_filter_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_rx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="rx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_rx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="rx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_rx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="rx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tuser" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_rx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="rx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_ifg_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="tx_statistics_vector" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_statistics_valid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="tx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_tx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="tx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_reset" SIGIS="rst" SIGNAME="axi_ethernet_0_eth_mac_tx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_enable" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="tx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="tx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="tx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="tx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tx_axis_mac_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="tx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_tx_axis_mac_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="tx_axis_mac_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pause_req" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="pause_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pause_val" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="pause_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="refclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="speedis100" SIGIS="undef"/>
        <PORT DIR="O" NAME="speedis10100" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_mac_speedis10100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="speed_is_10_100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rgmii_txd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_tx_ctl" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_txc" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rgmii_rxd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rx_ctl" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rxc" SIGIS="undef"/>
        <PORT DIR="O" NAME="inband_link_status" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="inband_clock_speed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="inband_duplex_status" SIGIS="undef"/>
        <PORT DIR="IO" NAME="mdio" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdc" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_2TEMAC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="61" NAME="mac_irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_0_eth_mac_mac_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_mac_rgmii" NAME="rgmii" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rgmii_rxd"/>
            <PORTMAP PHYSICAL="rgmii_rx_ctl"/>
            <PORTMAP PHYSICAL="rgmii_rxc"/>
            <PORTMAP PHYSICAL="rgmii_txd"/>
            <PORTMAP PHYSICAL="rgmii_tx_ctl"/>
            <PORTMAP PHYSICAL="rgmii_txc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="rgmii_status" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="inband_duplex_status"/>
            <PORTMAP PHYSICAL="inband_clock_speed"/>
            <PORTMAP PHYSICAL="inband_link_status"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_mac_mdio_external" NAME="mdio_external" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdio"/>
            <PORTMAP PHYSICAL="mdc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_buf_TX_AXIS_MAC" NAME="s_axis_tx" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tready"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_mac_m_axis_rx" NAME="m_axis_rx" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_pause" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="pause_val"/>
            <PORTMAP PHYSICAL="pause_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_eth_buf_S_AXI_2TEMAC" NAME="s_axi" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="tx_statistics" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_statistics_vector"/>
            <PORTMAP PHYSICAL="tx_statistics_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="rx_statistics" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_statistics_vector"/>
            <PORTMAP PHYSICAL="rx_statistics_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ethernet_1_dma" HWVERSION="7.1" INSTANCE="axi_ethernet_1_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dma" VLNV="xilinx.com:ip:axi_dma:7.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v7_1;d=pg021_axi_dma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_MULTI_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MM2S_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_S2MM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="1"/>
        <PARAMETER NAME="C_SG_INCLUDE_STSCNTRL_STRM" VALUE="1"/>
        <PARAMETER NAME="C_SG_USE_STSAPP_LENGTH" VALUE="1"/>
        <PARAMETER NAME="C_SG_LENGTH_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_STS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_MICRO_DMA" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="Component_Name" VALUE="Z_system_axi_ethernet_1_dma_0"/>
        <PARAMETER NAME="c_include_sg" VALUE="1"/>
        <PARAMETER NAME="c_enable_multi_channel" VALUE="0"/>
        <PARAMETER NAME="c_num_mm2s_channels" VALUE="1"/>
        <PARAMETER NAME="c_num_s2mm_channels" VALUE="1"/>
        <PARAMETER NAME="c_sg_length_width" VALUE="16"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="0"/>
        <PARAMETER NAME="c_sg_include_stscntrl_strm" VALUE="1"/>
        <PARAMETER NAME="c_micro_dma" VALUE="0"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_burst_size" VALUE="16"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_sg_use_stsapp_length" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="32"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="1"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_burst_size" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40410000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4041FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_sg_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_awready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_wready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_bready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_arready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_rready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_1_dma_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXD_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXD_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXD_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXD_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXD_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXD_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_cntrl_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_1_dma_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXC_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_cntrl_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_cntrl_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXC_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_cntrl_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_cntrl_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXC_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_cntrl_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_cntrl_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXC_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_cntrl_tready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_cntrl_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXC_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_cntrl_tlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_cntrl_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXC_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_1_dma_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXD_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXD_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXD_KEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXD_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXD_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXD_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_sts_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_1_dma_s2mm_sts_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXS_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_sts_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_sts_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXS_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_sts_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_sts_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXS_KEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_sts_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_sts_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXS_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_sts_tready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_sts_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXS_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_sts_tlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_sts_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXS_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="67" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_1_dma_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="68" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_1_dma_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M03_AXI" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_dma_M_AXI_SG" NAME="M_AXI_SG" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_rready"/>
            <PORTMAP PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_sg_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_dma_M_AXI_MM2S" NAME="M_AXI_MM2S" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_dma_M_AXI_S2MM" NAME="M_AXI_S2MM" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_dma_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_buf_AXI_STR_RXD" NAME="S_AXIS_S2MM" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_dma_M_AXIS_CNTRL" NAME="M_AXIS_CNTRL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tdata"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tlast"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tready"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_buf_AXI_STR_RXS" NAME="S_AXIS_STS" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tlast"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_ethernet_1_eth_buf"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/eth_buf" HWVERSION="2.0" INSTANCE="axi_ethernet_1_eth_buf" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet_buffer" VLNV="xilinx.com:ip:axi_ethernet_buffer:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v5_0;d=pg138-axi-ethernet.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_TXMEM" VALUE="4096"/>
        <PARAMETER NAME="C_TEMAC_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_RXMEM" VALUE="4096"/>
        <PARAMETER NAME="C_TXCSUM" VALUE="0"/>
        <PARAMETER NAME="C_RXCSUM" VALUE="0"/>
        <PARAMETER NAME="C_PHYADDR" VALUE="1"/>
        <PARAMETER NAME="C_AVB" VALUE="0"/>
        <PARAMETER NAME="C_STATS" VALUE="1"/>
        <PARAMETER NAME="C_PHY_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_TXVLAN_TRAN" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_TRAN" VALUE="0"/>
        <PARAMETER NAME="C_TXVLAN_TAG" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_TAG" VALUE="0"/>
        <PARAMETER NAME="C_TXVLAN_STRP" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_STRP" VALUE="0"/>
        <PARAMETER NAME="C_MCAST_EXTEND" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_LVDS" VALUE="0"/>
        <PARAMETER NAME="C_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PHYRST_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="HAS_SGMII" VALUE="false"/>
        <PARAMETER NAME="S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HALFDUP" VALUE="false"/>
        <PARAMETER NAME="TXMEM" VALUE="4k"/>
        <PARAMETER NAME="RXMEM" VALUE="4k"/>
        <PARAMETER NAME="TXCSUM" VALUE="None"/>
        <PARAMETER NAME="RXCSUM" VALUE="None"/>
        <PARAMETER NAME="TXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="MCAST_EXTEND" VALUE="false"/>
        <PARAMETER NAME="SIMULATION_MODE" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1_eth_buf_0"/>
        <PARAMETER NAME="Appcore_Mode" VALUE="false"/>
        <PARAMETER NAME="ENABLE_LVDS" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41040000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4107FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="66" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_1_eth_buf_INTERRUPT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EMAC_CLIENT_AUTONEG_INT" SIGIS="undef"/>
        <PORT DIR="I" NAME="EMAC_RESET_DONE_INT" SIGIS="undef"/>
        <PORT DIR="I" NAME="EMAC_RX_DCM_LOCKED_INT" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="PCSPMA_STATUS_VECTOR" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_TXD_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="mm2s_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_TVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_TXD_TREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_TLAST" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AXI_STR_TXD_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axis_mm2s_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AXI_STR_TXD_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_TXC_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="mm2s_cntrl_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_TVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_cntrl_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axis_mm2s_cntrl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_TXC_TREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_cntrl_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axis_mm2s_cntrl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_TLAST" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_cntrl_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axis_mm2s_cntrl_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AXI_STR_TXC_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_cntrl_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axis_mm2s_cntrl_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AXI_STR_TXC_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axis_mm2s_cntrl_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axis_mm2s_cntrl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_RXD_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXD_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s2mm_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXD_VALID" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXD_READY" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXD_LAST" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="AXI_STR_RXD_KEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axis_s2mm_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="AXI_STR_RXD_DATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_RXS_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXS_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s2mm_sts_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s2mm_sts_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXS_VALID" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_sts_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axis_s2mm_sts_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXS_READY" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_sts_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axis_s2mm_sts_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXS_LAST" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_sts_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axis_s2mm_sts_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="AXI_STR_RXS_KEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_sts_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axis_s2mm_sts_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="AXI_STR_RXS_DATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axis_s2mm_sts_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axis_s2mm_sts_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pause_req" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="pause_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="pause_val" RIGHT="31" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="pause_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI_2TEMAC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_AWVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_AWREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_2TEMAC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_WVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_WREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_2TEMAC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_BVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_BREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI_2TEMAC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_ARVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_ARREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_2TEMAC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_2TEMAC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_RVALID" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_RREADY" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_CLK_ENABLE_IN" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_mac_rx_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="rx_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_mac_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="rx_statistics_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_mac_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="rx_statistics_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="rx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_1_eth_mac_rx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="rx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_reset" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_mac_rx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_rx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="rx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_rx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="rx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_rx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="rx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tuser" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_rx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="rx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="tx_ifg_delay" RIGHT="31" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="tx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_1_eth_mac_tx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="tx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_reset" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_mac_tx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="tx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="tx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="tx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="tx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="tx_axis_mac_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="tx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_axis_mac_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="tx_axis_mac_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="speed_is_10_100" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_mac_speedis10100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="speedis10100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RESET2PCSPMA" SIGIS="undef"/>
        <PORT DIR="O" NAME="RESET2TEMACn" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="glbl_rstn"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="tx_axi_rstn"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="rx_axi_rstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PHY_RST_N" SIGIS="rst" SIGNAME="axi_ethernet_1_eth_buf_PHY_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_port_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mdio_i_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_o_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_t_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdc_top" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_t_pcspma" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_o_pcspma" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_i_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_o_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_t_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdc_temac" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="GTX_CLK" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="gtx_clk_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M02_AXI" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC" NAME="S_AXI_2TEMAC" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_dma_M_AXIS_CNTRL" NAME="AXI_STR_TXC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TDATA"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TKEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TLAST"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TREADY"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_dma_M_AXIS_MM2S" NAME="AXI_STR_TXD" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TDATA"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TKEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TLAST"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TREADY"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_mac_m_axis_rx" NAME="RX_AXIS_MAC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_buf_TX_AXIS_MAC" NAME="TX_AXIS_MAC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tready"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_buf_AXI_STR_RXD" NAME="AXI_STR_RXD" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_RXD_DATA"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_KEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_LAST"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_READY"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_buf_AXI_STR_RXS" NAME="AXI_STR_RXS" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_RXS_DATA"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_KEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_LAST"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_READY"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_temac" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdc_temac"/>
            <PORTMAP PHYSICAL="mdio_i_temac"/>
            <PORTMAP PHYSICAL="mdio_o_temac"/>
            <PORTMAP PHYSICAL="mdio_t_temac"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_to_top" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdc_top"/>
            <PORTMAP PHYSICAL="mdio_i_top"/>
            <PORTMAP PHYSICAL="mdio_o_top"/>
            <PORTMAP PHYSICAL="mdio_t_top"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="axi_ethernet_1_eth_mac" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_ethernet_1_eth_mac"/>
        <PERIPHERAL INSTANCE="axi_ethernet_1_dma"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/eth_mac" HWVERSION="8.3" INSTANCE="axi_ethernet_1_eth_mac" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tri_mode_ethernet_mac" VLNV="xilinx.com:ip:tri_mode_ethernet_mac:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=tri_mode_ethernet_mac;v=v8_3;d=pg051-tri-mode-eth-mac.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="bd_1_eth_mac_0"/>
        <PARAMETER NAME="c_physical_interface" VALUE="RGMII"/>
        <PARAMETER NAME="c_half_duplex" VALUE="false"/>
        <PARAMETER NAME="c_has_host" VALUE="true"/>
        <PARAMETER NAME="c_has_mdio" VALUE="true"/>
        <PARAMETER NAME="c_mdio_external" VALUE="true"/>
        <PARAMETER NAME="c_add_filter" VALUE="true"/>
        <PARAMETER NAME="c_at_entries" VALUE="4"/>
        <PARAMETER NAME="c_family" VALUE="zynq"/>
        <PARAMETER NAME="c_mac_speed" VALUE="TRI_SPEED"/>
        <PARAMETER NAME="c_has_stats" VALUE="true"/>
        <PARAMETER NAME="c_num_stats" VALUE="34"/>
        <PARAMETER NAME="c_cntr_rst" VALUE="false"/>
        <PARAMETER NAME="c_stats_width" VALUE="64"/>
        <PARAMETER NAME="c_avb" VALUE="false"/>
        <PARAMETER NAME="c_1588" VALUE="0"/>
        <PARAMETER NAME="c_tx_tuser_width" VALUE="1"/>
        <PARAMETER NAME="c_rx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_tx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_addr_width" VALUE="12"/>
        <PARAMETER NAME="c_pfc" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1_eth_mac_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="ETHERNET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="Physical_Interface" VALUE="RGMII"/>
        <PARAMETER NAME="MAC_Speed" VALUE="Tri_speed"/>
        <PARAMETER NAME="Half_Duplex" VALUE="false"/>
        <PARAMETER NAME="Management_Interface" VALUE="true"/>
        <PARAMETER NAME="Enable_MDIO" VALUE="true"/>
        <PARAMETER NAME="Make_MDIO_External" VALUE="true"/>
        <PARAMETER NAME="Frame_Filter" VALUE="true"/>
        <PARAMETER NAME="Number_of_Table_Entries" VALUE="4"/>
        <PARAMETER NAME="Statistics_Counters" VALUE="true"/>
        <PARAMETER NAME="Statistics_Reset" VALUE="false"/>
        <PARAMETER NAME="Statistics_Width" VALUE="64bit"/>
        <PARAMETER NAME="Enable_AVB" VALUE="false"/>
        <PARAMETER NAME="Enable_1588" VALUE="false"/>
        <PARAMETER NAME="Enable_1588_1step" VALUE="false"/>
        <PARAMETER NAME="Timer_Format" VALUE="Time_of_day"/>
        <PARAMETER NAME="SupportLevel" VALUE="0"/>
        <PARAMETER NAME="Enable_Priority_Flow_Control" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_resetn" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="gtx_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk90" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk90_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="gtx_clk90_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="glbl_rstn" SIGIS="rst" SIGNAME="axi_ethernet_1_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axi_rstn" SIGIS="rst" SIGNAME="axi_ethernet_1_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axi_rstn" SIGIS="rst" SIGNAME="axi_ethernet_1_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_mac_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="rx_statistics_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_mac_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="rx_statistics_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="rx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_1_eth_mac_rx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="rx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_reset" SIGIS="rst" SIGNAME="axi_ethernet_1_eth_mac_rx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_enable" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_mac_rx_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="RX_CLK_ENABLE_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rx_axis_filter_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_rx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="rx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_rx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="rx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_rx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="rx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tuser" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_rx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="rx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_ifg_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="tx_statistics_vector" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_statistics_valid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="tx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_1_eth_mac_tx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="tx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_reset" SIGIS="rst" SIGNAME="axi_ethernet_1_eth_mac_tx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_enable" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="tx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="tx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="tx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="tx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tx_axis_mac_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="tx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_tx_axis_mac_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="tx_axis_mac_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pause_req" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="pause_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pause_val" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="pause_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="speedis100" SIGIS="undef"/>
        <PORT DIR="O" NAME="speedis10100" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_mac_speedis10100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="speed_is_10_100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rgmii_txd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_tx_ctl" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_txc" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rgmii_rxd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rx_ctl" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rxc" SIGIS="undef"/>
        <PORT DIR="O" NAME="inband_link_status" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="inband_clock_speed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="inband_duplex_status" SIGIS="undef"/>
        <PORT DIR="IO" NAME="mdio" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdc" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_2TEMAC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="65" NAME="mac_irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_1_eth_mac_mac_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_mac_rgmii" NAME="rgmii" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rgmii_rxd"/>
            <PORTMAP PHYSICAL="rgmii_rx_ctl"/>
            <PORTMAP PHYSICAL="rgmii_rxc"/>
            <PORTMAP PHYSICAL="rgmii_txd"/>
            <PORTMAP PHYSICAL="rgmii_tx_ctl"/>
            <PORTMAP PHYSICAL="rgmii_txc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="rgmii_status" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="inband_duplex_status"/>
            <PORTMAP PHYSICAL="inband_clock_speed"/>
            <PORTMAP PHYSICAL="inband_link_status"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_mac_mdio_external" NAME="mdio_external" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdio"/>
            <PORTMAP PHYSICAL="mdc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_buf_TX_AXIS_MAC" NAME="s_axis_tx" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tready"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_mac_m_axis_rx" NAME="m_axis_rx" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_pause" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="pause_val"/>
            <PORTMAP PHYSICAL="pause_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_eth_buf_S_AXI_2TEMAC" NAME="s_axi" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="tx_statistics" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_statistics_vector"/>
            <PORTMAP PHYSICAL="tx_statistics_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="rx_statistics" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_statistics_vector"/>
            <PORTMAP PHYSICAL="rx_statistics_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ethernet_2_dma" HWVERSION="7.1" INSTANCE="axi_ethernet_2_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dma" VLNV="xilinx.com:ip:axi_dma:7.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v7_1;d=pg021_axi_dma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_MULTI_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MM2S_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_S2MM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="1"/>
        <PARAMETER NAME="C_SG_INCLUDE_STSCNTRL_STRM" VALUE="1"/>
        <PARAMETER NAME="C_SG_USE_STSAPP_LENGTH" VALUE="1"/>
        <PARAMETER NAME="C_SG_LENGTH_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_STS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_MICRO_DMA" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="Component_Name" VALUE="Z_system_axi_ethernet_2_dma_0"/>
        <PARAMETER NAME="c_include_sg" VALUE="1"/>
        <PARAMETER NAME="c_enable_multi_channel" VALUE="0"/>
        <PARAMETER NAME="c_num_mm2s_channels" VALUE="1"/>
        <PARAMETER NAME="c_num_s2mm_channels" VALUE="1"/>
        <PARAMETER NAME="c_sg_length_width" VALUE="16"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="0"/>
        <PARAMETER NAME="c_sg_include_stscntrl_strm" VALUE="1"/>
        <PARAMETER NAME="c_micro_dma" VALUE="0"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_burst_size" VALUE="16"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_sg_use_stsapp_length" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="32"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="1"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_burst_size" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40420000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4042FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_sg_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_awready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_wready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_bready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_arready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_rready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_2_dma_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXD_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXD_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXD_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXD_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXD_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXD_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_cntrl_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_2_dma_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXC_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_cntrl_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_cntrl_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXC_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_cntrl_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_cntrl_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXC_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_cntrl_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_cntrl_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXC_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_cntrl_tready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_cntrl_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXC_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_cntrl_tlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_cntrl_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXC_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_2_dma_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXD_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXD_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXD_KEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXD_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXD_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXD_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_sts_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_2_dma_s2mm_sts_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXS_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_sts_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_sts_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXS_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_sts_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_sts_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXS_KEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_sts_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_sts_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXS_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_sts_tready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_sts_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXS_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_sts_tlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_sts_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXS_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="88" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_2_dma_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="89" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_2_dma_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M05_AXI" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_dma_M_AXI_SG" NAME="M_AXI_SG" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_rready"/>
            <PORTMAP PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_sg_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_dma_M_AXI_MM2S" NAME="M_AXI_MM2S" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_dma_M_AXI_S2MM" NAME="M_AXI_S2MM" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_dma_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_buf_AXI_STR_RXD" NAME="S_AXIS_S2MM" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_dma_M_AXIS_CNTRL" NAME="M_AXIS_CNTRL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tdata"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tlast"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tready"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_buf_AXI_STR_RXS" NAME="S_AXIS_STS" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tlast"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_ethernet_2_eth_buf"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/eth_buf" HWVERSION="2.0" INSTANCE="axi_ethernet_2_eth_buf" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet_buffer" VLNV="xilinx.com:ip:axi_ethernet_buffer:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v5_0;d=pg138-axi-ethernet.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_TXMEM" VALUE="4096"/>
        <PARAMETER NAME="C_TEMAC_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_RXMEM" VALUE="4096"/>
        <PARAMETER NAME="C_TXCSUM" VALUE="0"/>
        <PARAMETER NAME="C_RXCSUM" VALUE="0"/>
        <PARAMETER NAME="C_PHYADDR" VALUE="1"/>
        <PARAMETER NAME="C_AVB" VALUE="0"/>
        <PARAMETER NAME="C_STATS" VALUE="1"/>
        <PARAMETER NAME="C_PHY_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_TXVLAN_TRAN" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_TRAN" VALUE="0"/>
        <PARAMETER NAME="C_TXVLAN_TAG" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_TAG" VALUE="0"/>
        <PARAMETER NAME="C_TXVLAN_STRP" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_STRP" VALUE="0"/>
        <PARAMETER NAME="C_MCAST_EXTEND" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_LVDS" VALUE="0"/>
        <PARAMETER NAME="C_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PHYRST_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="HAS_SGMII" VALUE="false"/>
        <PARAMETER NAME="S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HALFDUP" VALUE="false"/>
        <PARAMETER NAME="TXMEM" VALUE="4k"/>
        <PARAMETER NAME="RXMEM" VALUE="4k"/>
        <PARAMETER NAME="TXCSUM" VALUE="None"/>
        <PARAMETER NAME="RXCSUM" VALUE="None"/>
        <PARAMETER NAME="TXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="MCAST_EXTEND" VALUE="false"/>
        <PARAMETER NAME="SIMULATION_MODE" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_2_eth_buf_0"/>
        <PARAMETER NAME="Appcore_Mode" VALUE="false"/>
        <PARAMETER NAME="ENABLE_LVDS" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41080000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x410BFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="85" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_2_eth_buf_INTERRUPT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EMAC_CLIENT_AUTONEG_INT" SIGIS="undef"/>
        <PORT DIR="I" NAME="EMAC_RESET_DONE_INT" SIGIS="undef"/>
        <PORT DIR="I" NAME="EMAC_RX_DCM_LOCKED_INT" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="PCSPMA_STATUS_VECTOR" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_TXD_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="mm2s_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_TVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_TXD_TREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_TLAST" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AXI_STR_TXD_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axis_mm2s_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AXI_STR_TXD_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_TXC_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="mm2s_cntrl_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_TVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_cntrl_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axis_mm2s_cntrl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_TXC_TREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_cntrl_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axis_mm2s_cntrl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_TLAST" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_cntrl_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axis_mm2s_cntrl_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AXI_STR_TXC_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_cntrl_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axis_mm2s_cntrl_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AXI_STR_TXC_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axis_mm2s_cntrl_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axis_mm2s_cntrl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_RXD_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXD_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s2mm_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXD_VALID" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXD_READY" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXD_LAST" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="AXI_STR_RXD_KEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axis_s2mm_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="AXI_STR_RXD_DATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_RXS_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXS_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s2mm_sts_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s2mm_sts_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXS_VALID" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_sts_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axis_s2mm_sts_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXS_READY" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_sts_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axis_s2mm_sts_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXS_LAST" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_sts_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axis_s2mm_sts_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="AXI_STR_RXS_KEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_sts_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axis_s2mm_sts_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="AXI_STR_RXS_DATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axis_s2mm_sts_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axis_s2mm_sts_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pause_req" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="pause_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="pause_val" RIGHT="31" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="pause_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI_2TEMAC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_AWVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_AWREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_2TEMAC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_WVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_WREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_2TEMAC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_BVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_BREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI_2TEMAC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_ARVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_ARREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_2TEMAC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_2TEMAC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_RVALID" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_RREADY" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_CLK_ENABLE_IN" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_mac_rx_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="rx_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_mac_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="rx_statistics_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_mac_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="rx_statistics_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="rx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_2_eth_mac_rx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="rx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_reset" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_mac_rx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_rx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="rx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_rx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="rx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_rx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="rx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tuser" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_rx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="rx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="tx_ifg_delay" RIGHT="31" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="tx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_2_eth_mac_tx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="tx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_reset" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_mac_tx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="tx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="tx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="tx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="tx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="tx_axis_mac_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="tx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_axis_mac_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="tx_axis_mac_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="speed_is_10_100" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_mac_speedis10100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="speedis10100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RESET2PCSPMA" SIGIS="undef"/>
        <PORT DIR="O" NAME="RESET2TEMACn" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="glbl_rstn"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="tx_axi_rstn"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="rx_axi_rstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PHY_RST_N" SIGIS="rst" SIGNAME="axi_ethernet_2_eth_buf_PHY_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_port_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mdio_i_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_o_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_t_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdc_top" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_t_pcspma" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_o_pcspma" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_i_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_o_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_t_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdc_temac" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="GTX_CLK" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="gtx_clk_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M04_AXI" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC" NAME="S_AXI_2TEMAC" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_dma_M_AXIS_CNTRL" NAME="AXI_STR_TXC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TDATA"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TKEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TLAST"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TREADY"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_dma_M_AXIS_MM2S" NAME="AXI_STR_TXD" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TDATA"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TKEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TLAST"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TREADY"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_mac_m_axis_rx" NAME="RX_AXIS_MAC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_buf_TX_AXIS_MAC" NAME="TX_AXIS_MAC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tready"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_buf_AXI_STR_RXD" NAME="AXI_STR_RXD" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_RXD_DATA"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_KEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_LAST"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_READY"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_buf_AXI_STR_RXS" NAME="AXI_STR_RXS" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_RXS_DATA"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_KEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_LAST"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_READY"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_temac" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdc_temac"/>
            <PORTMAP PHYSICAL="mdio_i_temac"/>
            <PORTMAP PHYSICAL="mdio_o_temac"/>
            <PORTMAP PHYSICAL="mdio_t_temac"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_to_top" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdc_top"/>
            <PORTMAP PHYSICAL="mdio_i_top"/>
            <PORTMAP PHYSICAL="mdio_o_top"/>
            <PORTMAP PHYSICAL="mdio_t_top"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="axi_ethernet_2_eth_mac" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_ethernet_2_eth_mac"/>
        <PERIPHERAL INSTANCE="axi_ethernet_2_dma"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/eth_mac" HWVERSION="8.3" INSTANCE="axi_ethernet_2_eth_mac" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tri_mode_ethernet_mac" VLNV="xilinx.com:ip:tri_mode_ethernet_mac:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=tri_mode_ethernet_mac;v=v8_3;d=pg051-tri-mode-eth-mac.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="bd_2_eth_mac_0"/>
        <PARAMETER NAME="c_physical_interface" VALUE="RGMII"/>
        <PARAMETER NAME="c_half_duplex" VALUE="false"/>
        <PARAMETER NAME="c_has_host" VALUE="true"/>
        <PARAMETER NAME="c_has_mdio" VALUE="true"/>
        <PARAMETER NAME="c_mdio_external" VALUE="true"/>
        <PARAMETER NAME="c_add_filter" VALUE="true"/>
        <PARAMETER NAME="c_at_entries" VALUE="4"/>
        <PARAMETER NAME="c_family" VALUE="zynq"/>
        <PARAMETER NAME="c_mac_speed" VALUE="TRI_SPEED"/>
        <PARAMETER NAME="c_has_stats" VALUE="true"/>
        <PARAMETER NAME="c_num_stats" VALUE="34"/>
        <PARAMETER NAME="c_cntr_rst" VALUE="false"/>
        <PARAMETER NAME="c_stats_width" VALUE="64"/>
        <PARAMETER NAME="c_avb" VALUE="false"/>
        <PARAMETER NAME="c_1588" VALUE="0"/>
        <PARAMETER NAME="c_tx_tuser_width" VALUE="1"/>
        <PARAMETER NAME="c_rx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_tx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_addr_width" VALUE="12"/>
        <PARAMETER NAME="c_pfc" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_2_eth_mac_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="ETHERNET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="Physical_Interface" VALUE="RGMII"/>
        <PARAMETER NAME="MAC_Speed" VALUE="Tri_speed"/>
        <PARAMETER NAME="Half_Duplex" VALUE="false"/>
        <PARAMETER NAME="Management_Interface" VALUE="true"/>
        <PARAMETER NAME="Enable_MDIO" VALUE="true"/>
        <PARAMETER NAME="Make_MDIO_External" VALUE="true"/>
        <PARAMETER NAME="Frame_Filter" VALUE="true"/>
        <PARAMETER NAME="Number_of_Table_Entries" VALUE="4"/>
        <PARAMETER NAME="Statistics_Counters" VALUE="true"/>
        <PARAMETER NAME="Statistics_Reset" VALUE="false"/>
        <PARAMETER NAME="Statistics_Width" VALUE="64bit"/>
        <PARAMETER NAME="Enable_AVB" VALUE="false"/>
        <PARAMETER NAME="Enable_1588" VALUE="false"/>
        <PARAMETER NAME="Enable_1588_1step" VALUE="false"/>
        <PARAMETER NAME="Timer_Format" VALUE="Time_of_day"/>
        <PARAMETER NAME="SupportLevel" VALUE="0"/>
        <PARAMETER NAME="Enable_Priority_Flow_Control" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_resetn" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="gtx_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk90" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk90_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="gtx_clk90_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="glbl_rstn" SIGIS="rst" SIGNAME="axi_ethernet_2_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axi_rstn" SIGIS="rst" SIGNAME="axi_ethernet_2_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axi_rstn" SIGIS="rst" SIGNAME="axi_ethernet_2_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_mac_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="rx_statistics_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_mac_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="rx_statistics_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="rx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_2_eth_mac_rx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="rx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_reset" SIGIS="rst" SIGNAME="axi_ethernet_2_eth_mac_rx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_enable" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_mac_rx_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="RX_CLK_ENABLE_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rx_axis_filter_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_rx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="rx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_rx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="rx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_rx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="rx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tuser" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_rx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="rx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_ifg_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="tx_statistics_vector" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_statistics_valid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="tx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_2_eth_mac_tx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="tx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_reset" SIGIS="rst" SIGNAME="axi_ethernet_2_eth_mac_tx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_enable" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="tx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="tx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="tx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="tx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tx_axis_mac_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="tx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_tx_axis_mac_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="tx_axis_mac_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pause_req" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="pause_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pause_val" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="pause_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="speedis100" SIGIS="undef"/>
        <PORT DIR="O" NAME="speedis10100" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_mac_speedis10100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="speed_is_10_100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rgmii_txd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_tx_ctl" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_txc" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rgmii_rxd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rx_ctl" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rxc" SIGIS="undef"/>
        <PORT DIR="O" NAME="inband_link_status" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="inband_clock_speed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="inband_duplex_status" SIGIS="undef"/>
        <PORT DIR="IO" NAME="mdio" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdc" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_2TEMAC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="84" NAME="mac_irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_2_eth_mac_mac_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_mac_rgmii" NAME="rgmii" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rgmii_rxd"/>
            <PORTMAP PHYSICAL="rgmii_rx_ctl"/>
            <PORTMAP PHYSICAL="rgmii_rxc"/>
            <PORTMAP PHYSICAL="rgmii_txd"/>
            <PORTMAP PHYSICAL="rgmii_tx_ctl"/>
            <PORTMAP PHYSICAL="rgmii_txc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="rgmii_status" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="inband_duplex_status"/>
            <PORTMAP PHYSICAL="inband_clock_speed"/>
            <PORTMAP PHYSICAL="inband_link_status"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_mac_mdio_external" NAME="mdio_external" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdio"/>
            <PORTMAP PHYSICAL="mdc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_buf_TX_AXIS_MAC" NAME="s_axis_tx" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tready"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_mac_m_axis_rx" NAME="m_axis_rx" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_pause" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="pause_val"/>
            <PORTMAP PHYSICAL="pause_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_eth_buf_S_AXI_2TEMAC" NAME="s_axi" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="tx_statistics" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_statistics_vector"/>
            <PORTMAP PHYSICAL="tx_statistics_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="rx_statistics" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_statistics_vector"/>
            <PORTMAP PHYSICAL="rx_statistics_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ethernet_3_dma" HWVERSION="7.1" INSTANCE="axi_ethernet_3_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dma" VLNV="xilinx.com:ip:axi_dma:7.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v7_1;d=pg021_axi_dma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_MULTI_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MM2S_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_S2MM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="1"/>
        <PARAMETER NAME="C_SG_INCLUDE_STSCNTRL_STRM" VALUE="1"/>
        <PARAMETER NAME="C_SG_USE_STSAPP_LENGTH" VALUE="1"/>
        <PARAMETER NAME="C_SG_LENGTH_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_STS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_MICRO_DMA" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="Component_Name" VALUE="Z_system_axi_ethernet_3_dma_0"/>
        <PARAMETER NAME="c_include_sg" VALUE="1"/>
        <PARAMETER NAME="c_enable_multi_channel" VALUE="0"/>
        <PARAMETER NAME="c_num_mm2s_channels" VALUE="1"/>
        <PARAMETER NAME="c_num_s2mm_channels" VALUE="1"/>
        <PARAMETER NAME="c_sg_length_width" VALUE="16"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="0"/>
        <PARAMETER NAME="c_sg_include_stscntrl_strm" VALUE="1"/>
        <PARAMETER NAME="c_micro_dma" VALUE="0"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_burst_size" VALUE="16"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_sg_use_stsapp_length" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="32"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="1"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_burst_size" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40430000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4043FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_sg_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_awready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_wready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_bready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_arready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_rready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_3_dma_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXD_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXD_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXD_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXD_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXD_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXD_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_cntrl_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_3_dma_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXC_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_cntrl_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_cntrl_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXC_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_cntrl_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_cntrl_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXC_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_cntrl_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_cntrl_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXC_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_cntrl_tready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_cntrl_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXC_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_cntrl_tlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_cntrl_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXC_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_3_dma_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXD_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXD_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXD_KEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXD_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXD_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXD_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_sts_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_3_dma_s2mm_sts_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXS_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_sts_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_sts_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXS_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_sts_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_sts_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXS_KEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_sts_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_sts_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXS_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_sts_tready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_sts_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXS_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_sts_tlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_sts_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXS_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="90" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_3_dma_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="91" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_3_dma_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M07_AXI" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_dma_M_AXI_SG" NAME="M_AXI_SG" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_rready"/>
            <PORTMAP PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_sg_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_dma_M_AXI_MM2S" NAME="M_AXI_MM2S" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_dma_M_AXI_S2MM" NAME="M_AXI_S2MM" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_dma_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_buf_AXI_STR_RXD" NAME="S_AXIS_S2MM" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_dma_M_AXIS_CNTRL" NAME="M_AXIS_CNTRL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tdata"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tlast"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tready"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_cntrl_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_buf_AXI_STR_RXS" NAME="S_AXIS_STS" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tlast"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_sts_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_ethernet_3_eth_buf"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/eth_buf" HWVERSION="2.0" INSTANCE="axi_ethernet_3_eth_buf" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet_buffer" VLNV="xilinx.com:ip:axi_ethernet_buffer:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v5_0;d=pg138-axi-ethernet.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_TXMEM" VALUE="4096"/>
        <PARAMETER NAME="C_TEMAC_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_RXMEM" VALUE="4096"/>
        <PARAMETER NAME="C_TXCSUM" VALUE="0"/>
        <PARAMETER NAME="C_RXCSUM" VALUE="0"/>
        <PARAMETER NAME="C_PHYADDR" VALUE="1"/>
        <PARAMETER NAME="C_AVB" VALUE="0"/>
        <PARAMETER NAME="C_STATS" VALUE="1"/>
        <PARAMETER NAME="C_PHY_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_TXVLAN_TRAN" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_TRAN" VALUE="0"/>
        <PARAMETER NAME="C_TXVLAN_TAG" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_TAG" VALUE="0"/>
        <PARAMETER NAME="C_TXVLAN_STRP" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_STRP" VALUE="0"/>
        <PARAMETER NAME="C_MCAST_EXTEND" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_LVDS" VALUE="0"/>
        <PARAMETER NAME="C_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PHYRST_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="HAS_SGMII" VALUE="false"/>
        <PARAMETER NAME="S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HALFDUP" VALUE="false"/>
        <PARAMETER NAME="TXMEM" VALUE="4k"/>
        <PARAMETER NAME="RXMEM" VALUE="4k"/>
        <PARAMETER NAME="TXCSUM" VALUE="None"/>
        <PARAMETER NAME="RXCSUM" VALUE="None"/>
        <PARAMETER NAME="TXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="MCAST_EXTEND" VALUE="false"/>
        <PARAMETER NAME="SIMULATION_MODE" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_3_eth_buf_0"/>
        <PARAMETER NAME="Appcore_Mode" VALUE="false"/>
        <PARAMETER NAME="ENABLE_LVDS" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x410C0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x410FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="87" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_3_eth_buf_INTERRUPT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EMAC_CLIENT_AUTONEG_INT" SIGIS="undef"/>
        <PORT DIR="I" NAME="EMAC_RESET_DONE_INT" SIGIS="undef"/>
        <PORT DIR="I" NAME="EMAC_RX_DCM_LOCKED_INT" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="PCSPMA_STATUS_VECTOR" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_TXD_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="mm2s_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_TVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_TXD_TREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_TLAST" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AXI_STR_TXD_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axis_mm2s_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AXI_STR_TXD_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_TXC_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="mm2s_cntrl_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_TVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_cntrl_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axis_mm2s_cntrl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_TXC_TREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_cntrl_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axis_mm2s_cntrl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_TLAST" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_cntrl_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axis_mm2s_cntrl_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AXI_STR_TXC_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_cntrl_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axis_mm2s_cntrl_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AXI_STR_TXC_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axis_mm2s_cntrl_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axis_mm2s_cntrl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_RXD_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXD_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s2mm_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXD_VALID" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXD_READY" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXD_LAST" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="AXI_STR_RXD_KEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axis_s2mm_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="AXI_STR_RXD_DATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_RXS_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXS_ARESETN" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s2mm_sts_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s2mm_sts_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXS_VALID" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_sts_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axis_s2mm_sts_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXS_READY" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_sts_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axis_s2mm_sts_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXS_LAST" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_sts_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axis_s2mm_sts_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="AXI_STR_RXS_KEEP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_sts_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axis_s2mm_sts_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="AXI_STR_RXS_DATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axis_s2mm_sts_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axis_s2mm_sts_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pause_req" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="pause_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="pause_val" RIGHT="31" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="pause_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI_2TEMAC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_AWVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_AWREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_2TEMAC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_WVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_WREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_2TEMAC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_BVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_BREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI_2TEMAC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_ARVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_ARREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_2TEMAC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_2TEMAC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_RVALID" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_RREADY" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_CLK_ENABLE_IN" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_mac_rx_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="rx_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_mac_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="rx_statistics_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_mac_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="rx_statistics_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="rx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_3_eth_mac_rx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="rx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_reset" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_mac_rx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_rx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="rx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_rx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="rx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_rx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="rx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tuser" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_rx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="rx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="tx_ifg_delay" RIGHT="31" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="tx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_3_eth_mac_tx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="tx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_reset" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_mac_tx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="tx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="tx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="tx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="tx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="tx_axis_mac_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="tx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_axis_mac_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="tx_axis_mac_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="speed_is_10_100" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_mac_speedis10100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="speedis10100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RESET2PCSPMA" SIGIS="undef"/>
        <PORT DIR="O" NAME="RESET2TEMACn" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="glbl_rstn"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="tx_axi_rstn"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="rx_axi_rstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PHY_RST_N" SIGIS="rst" SIGNAME="axi_ethernet_3_eth_buf_PHY_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_port_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mdio_i_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_o_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_t_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdc_top" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_t_pcspma" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_o_pcspma" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_i_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_o_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_t_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdc_temac" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="GTX_CLK" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="gtx_clk_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M06_AXI" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC" NAME="S_AXI_2TEMAC" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_2TEMAC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_dma_M_AXIS_CNTRL" NAME="AXI_STR_TXC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TDATA"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TKEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TLAST"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TREADY"/>
            <PORTMAP PHYSICAL="AXI_STR_TXC_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_dma_M_AXIS_MM2S" NAME="AXI_STR_TXD" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TDATA"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TKEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TLAST"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TREADY"/>
            <PORTMAP PHYSICAL="AXI_STR_TXD_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_mac_m_axis_rx" NAME="RX_AXIS_MAC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_buf_TX_AXIS_MAC" NAME="TX_AXIS_MAC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tready"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_buf_AXI_STR_RXD" NAME="AXI_STR_RXD" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_RXD_DATA"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_KEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_LAST"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_READY"/>
            <PORTMAP PHYSICAL="AXI_STR_RXD_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_buf_AXI_STR_RXS" NAME="AXI_STR_RXS" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="AXI_STR_RXS_DATA"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_KEEP"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_LAST"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_READY"/>
            <PORTMAP PHYSICAL="AXI_STR_RXS_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_temac" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdc_temac"/>
            <PORTMAP PHYSICAL="mdio_i_temac"/>
            <PORTMAP PHYSICAL="mdio_o_temac"/>
            <PORTMAP PHYSICAL="mdio_t_temac"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_to_top" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdc_top"/>
            <PORTMAP PHYSICAL="mdio_i_top"/>
            <PORTMAP PHYSICAL="mdio_o_top"/>
            <PORTMAP PHYSICAL="mdio_t_top"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="axi_ethernet_3_eth_mac" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_ethernet_3_eth_mac"/>
        <PERIPHERAL INSTANCE="axi_ethernet_3_dma"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/eth_mac" HWVERSION="8.3" INSTANCE="axi_ethernet_3_eth_mac" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tri_mode_ethernet_mac" VLNV="xilinx.com:ip:tri_mode_ethernet_mac:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=tri_mode_ethernet_mac;v=v8_3;d=pg051-tri-mode-eth-mac.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="bd_3_eth_mac_0"/>
        <PARAMETER NAME="c_physical_interface" VALUE="RGMII"/>
        <PARAMETER NAME="c_half_duplex" VALUE="false"/>
        <PARAMETER NAME="c_has_host" VALUE="true"/>
        <PARAMETER NAME="c_has_mdio" VALUE="true"/>
        <PARAMETER NAME="c_mdio_external" VALUE="true"/>
        <PARAMETER NAME="c_add_filter" VALUE="true"/>
        <PARAMETER NAME="c_at_entries" VALUE="4"/>
        <PARAMETER NAME="c_family" VALUE="zynq"/>
        <PARAMETER NAME="c_mac_speed" VALUE="TRI_SPEED"/>
        <PARAMETER NAME="c_has_stats" VALUE="true"/>
        <PARAMETER NAME="c_num_stats" VALUE="34"/>
        <PARAMETER NAME="c_cntr_rst" VALUE="false"/>
        <PARAMETER NAME="c_stats_width" VALUE="64"/>
        <PARAMETER NAME="c_avb" VALUE="false"/>
        <PARAMETER NAME="c_1588" VALUE="0"/>
        <PARAMETER NAME="c_tx_tuser_width" VALUE="1"/>
        <PARAMETER NAME="c_rx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_tx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_addr_width" VALUE="12"/>
        <PARAMETER NAME="c_pfc" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_3_eth_mac_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="ETHERNET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="Physical_Interface" VALUE="RGMII"/>
        <PARAMETER NAME="MAC_Speed" VALUE="Tri_speed"/>
        <PARAMETER NAME="Half_Duplex" VALUE="false"/>
        <PARAMETER NAME="Management_Interface" VALUE="true"/>
        <PARAMETER NAME="Enable_MDIO" VALUE="true"/>
        <PARAMETER NAME="Make_MDIO_External" VALUE="true"/>
        <PARAMETER NAME="Frame_Filter" VALUE="true"/>
        <PARAMETER NAME="Number_of_Table_Entries" VALUE="4"/>
        <PARAMETER NAME="Statistics_Counters" VALUE="true"/>
        <PARAMETER NAME="Statistics_Reset" VALUE="false"/>
        <PARAMETER NAME="Statistics_Width" VALUE="64bit"/>
        <PARAMETER NAME="Enable_AVB" VALUE="false"/>
        <PARAMETER NAME="Enable_1588" VALUE="false"/>
        <PARAMETER NAME="Enable_1588_1step" VALUE="false"/>
        <PARAMETER NAME="Timer_Format" VALUE="Time_of_day"/>
        <PARAMETER NAME="SupportLevel" VALUE="0"/>
        <PARAMETER NAME="Enable_Priority_Flow_Control" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_resetn" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="gtx_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk90" SIGIS="clk" SIGNAME="axi_ethernet_0_eth_mac_gtx_clk90_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="gtx_clk90_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="glbl_rstn" SIGIS="rst" SIGNAME="axi_ethernet_3_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axi_rstn" SIGIS="rst" SIGNAME="axi_ethernet_3_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axi_rstn" SIGIS="rst" SIGNAME="axi_ethernet_3_eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_mac_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="rx_statistics_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_mac_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="rx_statistics_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="rx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_3_eth_mac_rx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="rx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_reset" SIGIS="rst" SIGNAME="axi_ethernet_3_eth_mac_rx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_enable" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_mac_rx_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="RX_CLK_ENABLE_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rx_axis_filter_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_rx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="rx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_rx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="rx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_rx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="rx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tuser" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_rx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="rx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_ifg_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="tx_statistics_vector" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_statistics_valid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="tx_mac_aclk" SIGIS="clk" SIGNAME="axi_ethernet_3_eth_mac_tx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="tx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_reset" SIGIS="rst" SIGNAME="axi_ethernet_3_eth_mac_tx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_enable" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="tx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="tx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="tx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tlast" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="tx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tx_axis_mac_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="tx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_tx_axis_mac_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="tx_axis_mac_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pause_req" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="pause_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pause_val" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="pause_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="speedis100" SIGIS="undef"/>
        <PORT DIR="O" NAME="speedis10100" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_mac_speedis10100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="speed_is_10_100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rgmii_txd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_tx_ctl" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_txc" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rgmii_rxd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rx_ctl" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rxc" SIGIS="undef"/>
        <PORT DIR="O" NAME="inband_link_status" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="inband_clock_speed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="inband_duplex_status" SIGIS="undef"/>
        <PORT DIR="IO" NAME="mdio" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdc" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_2TEMAC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="86" NAME="mac_irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_3_eth_mac_mac_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_mac_rgmii" NAME="rgmii" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rgmii_rxd"/>
            <PORTMAP PHYSICAL="rgmii_rx_ctl"/>
            <PORTMAP PHYSICAL="rgmii_rxc"/>
            <PORTMAP PHYSICAL="rgmii_txd"/>
            <PORTMAP PHYSICAL="rgmii_tx_ctl"/>
            <PORTMAP PHYSICAL="rgmii_txc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="rgmii_status" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="inband_duplex_status"/>
            <PORTMAP PHYSICAL="inband_clock_speed"/>
            <PORTMAP PHYSICAL="inband_link_status"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_mac_mdio_external" NAME="mdio_external" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="mdio"/>
            <PORTMAP PHYSICAL="mdc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_buf_TX_AXIS_MAC" NAME="s_axis_tx" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tready"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="tx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_mac_m_axis_rx" NAME="m_axis_rx" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_axis_mac_tdata"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tlast"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tuser"/>
            <PORTMAP PHYSICAL="rx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_pause" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="pause_val"/>
            <PORTMAP PHYSICAL="pause_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_eth_buf_S_AXI_2TEMAC" NAME="s_axi" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="tx_statistics" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_statistics_vector"/>
            <PORTMAP PHYSICAL="tx_statistics_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="rx_statistics" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_statistics_vector"/>
            <PORTMAP PHYSICAL="rx_statistics_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_mem_intercon" HWVERSION="2.1" INSTANCE="axi_mem_intercon" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="12"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Z_system_axi_mem_intercon_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S04_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S05_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wlast" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S05_AXI_arready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S05_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S05_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="S05_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S05_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S05_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S05_AXI_rready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S06_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S07_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S07_AXI_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S07_AXI_wready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S07_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S07_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S07_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_bready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S07_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S08_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wlast" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S08_AXI_arready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S08_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S08_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="S08_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S08_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S08_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S08_AXI_rready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S09_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S09_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S09_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_wlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S09_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S09_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_rlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S10_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S10_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S10_AXI_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S10_AXI_wready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S10_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S10_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S10_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_bready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S10_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S10_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S10_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S10_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S11_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S11_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S11_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_wlast" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S11_AXI_arready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S11_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S11_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="S11_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S11_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S11_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S11_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_dma_M_AXI_SG" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M00_AXI" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
            <PORTMAP PHYSICAL="M00_AXI_arid"/>
            <PORTMAP PHYSICAL="M00_AXI_awid"/>
            <PORTMAP PHYSICAL="M00_AXI_bid"/>
            <PORTMAP PHYSICAL="M00_AXI_rid"/>
            <PORTMAP PHYSICAL="M00_AXI_wid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_dma_M_AXI_MM2S" NAME="S01_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S01_AXI_awid"/>
            <PORTMAP PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_awready"/>
            <PORTMAP PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_wready"/>
            <PORTMAP PHYSICAL="S01_AXI_bid"/>
            <PORTMAP PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_bready"/>
            <PORTMAP PHYSICAL="S01_AXI_arid"/>
            <PORTMAP PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_arready"/>
            <PORTMAP PHYSICAL="S01_AXI_rid"/>
            <PORTMAP PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_dma_M_AXI_S2MM" NAME="S02_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S02_AXI_awid"/>
            <PORTMAP PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_awready"/>
            <PORTMAP PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_wready"/>
            <PORTMAP PHYSICAL="S02_AXI_bid"/>
            <PORTMAP PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_bready"/>
            <PORTMAP PHYSICAL="S02_AXI_arid"/>
            <PORTMAP PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_arready"/>
            <PORTMAP PHYSICAL="S02_AXI_rid"/>
            <PORTMAP PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_dma_M_AXI_SG" NAME="S03_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S03_AXI_awid"/>
            <PORTMAP PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_awready"/>
            <PORTMAP PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_wready"/>
            <PORTMAP PHYSICAL="S03_AXI_bid"/>
            <PORTMAP PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_bready"/>
            <PORTMAP PHYSICAL="S03_AXI_arid"/>
            <PORTMAP PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_arready"/>
            <PORTMAP PHYSICAL="S03_AXI_rid"/>
            <PORTMAP PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_dma_M_AXI_MM2S" NAME="S04_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S04_AXI_awid"/>
            <PORTMAP PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S04_AXI_awready"/>
            <PORTMAP PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S04_AXI_wready"/>
            <PORTMAP PHYSICAL="S04_AXI_bid"/>
            <PORTMAP PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S04_AXI_bready"/>
            <PORTMAP PHYSICAL="S04_AXI_arid"/>
            <PORTMAP PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S04_AXI_arready"/>
            <PORTMAP PHYSICAL="S04_AXI_rid"/>
            <PORTMAP PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_1_dma_M_AXI_S2MM" NAME="S05_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S05_AXI_awid"/>
            <PORTMAP PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S05_AXI_awready"/>
            <PORTMAP PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP PHYSICAL="S05_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S05_AXI_wready"/>
            <PORTMAP PHYSICAL="S05_AXI_bid"/>
            <PORTMAP PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S05_AXI_bready"/>
            <PORTMAP PHYSICAL="S05_AXI_arid"/>
            <PORTMAP PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S05_AXI_arready"/>
            <PORTMAP PHYSICAL="S05_AXI_rid"/>
            <PORTMAP PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_dma_M_AXI_SG" NAME="S06_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S06_AXI_awid"/>
            <PORTMAP PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S06_AXI_awlen"/>
            <PORTMAP PHYSICAL="S06_AXI_awsize"/>
            <PORTMAP PHYSICAL="S06_AXI_awburst"/>
            <PORTMAP PHYSICAL="S06_AXI_awlock"/>
            <PORTMAP PHYSICAL="S06_AXI_awcache"/>
            <PORTMAP PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP PHYSICAL="S06_AXI_awqos"/>
            <PORTMAP PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S06_AXI_awready"/>
            <PORTMAP PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S06_AXI_wlast"/>
            <PORTMAP PHYSICAL="S06_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S06_AXI_wready"/>
            <PORTMAP PHYSICAL="S06_AXI_bid"/>
            <PORTMAP PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S06_AXI_bready"/>
            <PORTMAP PHYSICAL="S06_AXI_arid"/>
            <PORTMAP PHYSICAL="S06_AXI_araddr"/>
            <PORTMAP PHYSICAL="S06_AXI_arlen"/>
            <PORTMAP PHYSICAL="S06_AXI_arsize"/>
            <PORTMAP PHYSICAL="S06_AXI_arburst"/>
            <PORTMAP PHYSICAL="S06_AXI_arlock"/>
            <PORTMAP PHYSICAL="S06_AXI_arcache"/>
            <PORTMAP PHYSICAL="S06_AXI_arprot"/>
            <PORTMAP PHYSICAL="S06_AXI_arqos"/>
            <PORTMAP PHYSICAL="S06_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S06_AXI_arready"/>
            <PORTMAP PHYSICAL="S06_AXI_rid"/>
            <PORTMAP PHYSICAL="S06_AXI_rdata"/>
            <PORTMAP PHYSICAL="S06_AXI_rresp"/>
            <PORTMAP PHYSICAL="S06_AXI_rlast"/>
            <PORTMAP PHYSICAL="S06_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_dma_M_AXI_MM2S" NAME="S07_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S07_AXI_awid"/>
            <PORTMAP PHYSICAL="S07_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S07_AXI_awlen"/>
            <PORTMAP PHYSICAL="S07_AXI_awsize"/>
            <PORTMAP PHYSICAL="S07_AXI_awburst"/>
            <PORTMAP PHYSICAL="S07_AXI_awlock"/>
            <PORTMAP PHYSICAL="S07_AXI_awcache"/>
            <PORTMAP PHYSICAL="S07_AXI_awprot"/>
            <PORTMAP PHYSICAL="S07_AXI_awqos"/>
            <PORTMAP PHYSICAL="S07_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S07_AXI_awready"/>
            <PORTMAP PHYSICAL="S07_AXI_wdata"/>
            <PORTMAP PHYSICAL="S07_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S07_AXI_wlast"/>
            <PORTMAP PHYSICAL="S07_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S07_AXI_wready"/>
            <PORTMAP PHYSICAL="S07_AXI_bid"/>
            <PORTMAP PHYSICAL="S07_AXI_bresp"/>
            <PORTMAP PHYSICAL="S07_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S07_AXI_bready"/>
            <PORTMAP PHYSICAL="S07_AXI_arid"/>
            <PORTMAP PHYSICAL="S07_AXI_araddr"/>
            <PORTMAP PHYSICAL="S07_AXI_arlen"/>
            <PORTMAP PHYSICAL="S07_AXI_arsize"/>
            <PORTMAP PHYSICAL="S07_AXI_arburst"/>
            <PORTMAP PHYSICAL="S07_AXI_arlock"/>
            <PORTMAP PHYSICAL="S07_AXI_arcache"/>
            <PORTMAP PHYSICAL="S07_AXI_arprot"/>
            <PORTMAP PHYSICAL="S07_AXI_arqos"/>
            <PORTMAP PHYSICAL="S07_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S07_AXI_arready"/>
            <PORTMAP PHYSICAL="S07_AXI_rid"/>
            <PORTMAP PHYSICAL="S07_AXI_rdata"/>
            <PORTMAP PHYSICAL="S07_AXI_rresp"/>
            <PORTMAP PHYSICAL="S07_AXI_rlast"/>
            <PORTMAP PHYSICAL="S07_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_2_dma_M_AXI_S2MM" NAME="S08_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S08_AXI_awid"/>
            <PORTMAP PHYSICAL="S08_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S08_AXI_awlen"/>
            <PORTMAP PHYSICAL="S08_AXI_awsize"/>
            <PORTMAP PHYSICAL="S08_AXI_awburst"/>
            <PORTMAP PHYSICAL="S08_AXI_awlock"/>
            <PORTMAP PHYSICAL="S08_AXI_awcache"/>
            <PORTMAP PHYSICAL="S08_AXI_awprot"/>
            <PORTMAP PHYSICAL="S08_AXI_awqos"/>
            <PORTMAP PHYSICAL="S08_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S08_AXI_awready"/>
            <PORTMAP PHYSICAL="S08_AXI_wdata"/>
            <PORTMAP PHYSICAL="S08_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S08_AXI_wlast"/>
            <PORTMAP PHYSICAL="S08_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S08_AXI_wready"/>
            <PORTMAP PHYSICAL="S08_AXI_bid"/>
            <PORTMAP PHYSICAL="S08_AXI_bresp"/>
            <PORTMAP PHYSICAL="S08_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S08_AXI_bready"/>
            <PORTMAP PHYSICAL="S08_AXI_arid"/>
            <PORTMAP PHYSICAL="S08_AXI_araddr"/>
            <PORTMAP PHYSICAL="S08_AXI_arlen"/>
            <PORTMAP PHYSICAL="S08_AXI_arsize"/>
            <PORTMAP PHYSICAL="S08_AXI_arburst"/>
            <PORTMAP PHYSICAL="S08_AXI_arlock"/>
            <PORTMAP PHYSICAL="S08_AXI_arcache"/>
            <PORTMAP PHYSICAL="S08_AXI_arprot"/>
            <PORTMAP PHYSICAL="S08_AXI_arqos"/>
            <PORTMAP PHYSICAL="S08_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S08_AXI_arready"/>
            <PORTMAP PHYSICAL="S08_AXI_rid"/>
            <PORTMAP PHYSICAL="S08_AXI_rdata"/>
            <PORTMAP PHYSICAL="S08_AXI_rresp"/>
            <PORTMAP PHYSICAL="S08_AXI_rlast"/>
            <PORTMAP PHYSICAL="S08_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_dma_M_AXI_SG" NAME="S09_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S09_AXI_awid"/>
            <PORTMAP PHYSICAL="S09_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S09_AXI_awlen"/>
            <PORTMAP PHYSICAL="S09_AXI_awsize"/>
            <PORTMAP PHYSICAL="S09_AXI_awburst"/>
            <PORTMAP PHYSICAL="S09_AXI_awlock"/>
            <PORTMAP PHYSICAL="S09_AXI_awcache"/>
            <PORTMAP PHYSICAL="S09_AXI_awprot"/>
            <PORTMAP PHYSICAL="S09_AXI_awqos"/>
            <PORTMAP PHYSICAL="S09_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S09_AXI_awready"/>
            <PORTMAP PHYSICAL="S09_AXI_wdata"/>
            <PORTMAP PHYSICAL="S09_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S09_AXI_wlast"/>
            <PORTMAP PHYSICAL="S09_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S09_AXI_wready"/>
            <PORTMAP PHYSICAL="S09_AXI_bid"/>
            <PORTMAP PHYSICAL="S09_AXI_bresp"/>
            <PORTMAP PHYSICAL="S09_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S09_AXI_bready"/>
            <PORTMAP PHYSICAL="S09_AXI_arid"/>
            <PORTMAP PHYSICAL="S09_AXI_araddr"/>
            <PORTMAP PHYSICAL="S09_AXI_arlen"/>
            <PORTMAP PHYSICAL="S09_AXI_arsize"/>
            <PORTMAP PHYSICAL="S09_AXI_arburst"/>
            <PORTMAP PHYSICAL="S09_AXI_arlock"/>
            <PORTMAP PHYSICAL="S09_AXI_arcache"/>
            <PORTMAP PHYSICAL="S09_AXI_arprot"/>
            <PORTMAP PHYSICAL="S09_AXI_arqos"/>
            <PORTMAP PHYSICAL="S09_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S09_AXI_arready"/>
            <PORTMAP PHYSICAL="S09_AXI_rid"/>
            <PORTMAP PHYSICAL="S09_AXI_rdata"/>
            <PORTMAP PHYSICAL="S09_AXI_rresp"/>
            <PORTMAP PHYSICAL="S09_AXI_rlast"/>
            <PORTMAP PHYSICAL="S09_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_dma_M_AXI_MM2S" NAME="S10_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S10_AXI_awid"/>
            <PORTMAP PHYSICAL="S10_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S10_AXI_awlen"/>
            <PORTMAP PHYSICAL="S10_AXI_awsize"/>
            <PORTMAP PHYSICAL="S10_AXI_awburst"/>
            <PORTMAP PHYSICAL="S10_AXI_awlock"/>
            <PORTMAP PHYSICAL="S10_AXI_awcache"/>
            <PORTMAP PHYSICAL="S10_AXI_awprot"/>
            <PORTMAP PHYSICAL="S10_AXI_awqos"/>
            <PORTMAP PHYSICAL="S10_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S10_AXI_awready"/>
            <PORTMAP PHYSICAL="S10_AXI_wdata"/>
            <PORTMAP PHYSICAL="S10_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S10_AXI_wlast"/>
            <PORTMAP PHYSICAL="S10_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S10_AXI_wready"/>
            <PORTMAP PHYSICAL="S10_AXI_bid"/>
            <PORTMAP PHYSICAL="S10_AXI_bresp"/>
            <PORTMAP PHYSICAL="S10_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S10_AXI_bready"/>
            <PORTMAP PHYSICAL="S10_AXI_arid"/>
            <PORTMAP PHYSICAL="S10_AXI_araddr"/>
            <PORTMAP PHYSICAL="S10_AXI_arlen"/>
            <PORTMAP PHYSICAL="S10_AXI_arsize"/>
            <PORTMAP PHYSICAL="S10_AXI_arburst"/>
            <PORTMAP PHYSICAL="S10_AXI_arlock"/>
            <PORTMAP PHYSICAL="S10_AXI_arcache"/>
            <PORTMAP PHYSICAL="S10_AXI_arprot"/>
            <PORTMAP PHYSICAL="S10_AXI_arqos"/>
            <PORTMAP PHYSICAL="S10_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S10_AXI_arready"/>
            <PORTMAP PHYSICAL="S10_AXI_rid"/>
            <PORTMAP PHYSICAL="S10_AXI_rdata"/>
            <PORTMAP PHYSICAL="S10_AXI_rresp"/>
            <PORTMAP PHYSICAL="S10_AXI_rlast"/>
            <PORTMAP PHYSICAL="S10_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_3_dma_M_AXI_S2MM" NAME="S11_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S11_AXI_awid"/>
            <PORTMAP PHYSICAL="S11_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S11_AXI_awlen"/>
            <PORTMAP PHYSICAL="S11_AXI_awsize"/>
            <PORTMAP PHYSICAL="S11_AXI_awburst"/>
            <PORTMAP PHYSICAL="S11_AXI_awlock"/>
            <PORTMAP PHYSICAL="S11_AXI_awcache"/>
            <PORTMAP PHYSICAL="S11_AXI_awprot"/>
            <PORTMAP PHYSICAL="S11_AXI_awqos"/>
            <PORTMAP PHYSICAL="S11_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S11_AXI_awready"/>
            <PORTMAP PHYSICAL="S11_AXI_wdata"/>
            <PORTMAP PHYSICAL="S11_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S11_AXI_wlast"/>
            <PORTMAP PHYSICAL="S11_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S11_AXI_wready"/>
            <PORTMAP PHYSICAL="S11_AXI_bid"/>
            <PORTMAP PHYSICAL="S11_AXI_bresp"/>
            <PORTMAP PHYSICAL="S11_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S11_AXI_bready"/>
            <PORTMAP PHYSICAL="S11_AXI_arid"/>
            <PORTMAP PHYSICAL="S11_AXI_araddr"/>
            <PORTMAP PHYSICAL="S11_AXI_arlen"/>
            <PORTMAP PHYSICAL="S11_AXI_arsize"/>
            <PORTMAP PHYSICAL="S11_AXI_arburst"/>
            <PORTMAP PHYSICAL="S11_AXI_arlock"/>
            <PORTMAP PHYSICAL="S11_AXI_arcache"/>
            <PORTMAP PHYSICAL="S11_AXI_arprot"/>
            <PORTMAP PHYSICAL="S11_AXI_arqos"/>
            <PORTMAP PHYSICAL="S11_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S11_AXI_arready"/>
            <PORTMAP PHYSICAL="S11_AXI_rid"/>
            <PORTMAP PHYSICAL="S11_AXI_rdata"/>
            <PORTMAP PHYSICAL="S11_AXI_rresp"/>
            <PORTMAP PHYSICAL="S11_AXI_rlast"/>
            <PORTMAP PHYSICAL="S11_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/processing_system7_0_axi_periph" HWVERSION="2.1" INSTANCE="processing_system7_0_axi_periph" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Z_system_processing_system7_0_axi_periph_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_eth_buf_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_dma_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_1_eth_buf_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_1_dma_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_2_eth_buf_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_2_dma_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_3_eth_buf_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_3_dma_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
            <PORTMAP PHYSICAL="S00_AXI_arid"/>
            <PORTMAP PHYSICAL="S00_AXI_awid"/>
            <PORTMAP PHYSICAL="S00_AXI_bid"/>
            <PORTMAP PHYSICAL="S00_AXI_rid"/>
            <PORTMAP PHYSICAL="S00_AXI_wid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M00_AXI" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M01_AXI" NAME="M01_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_awready"/>
            <PORTMAP PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_wready"/>
            <PORTMAP PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_bready"/>
            <PORTMAP PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_arready"/>
            <PORTMAP PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M02_AXI" NAME="M02_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_awready"/>
            <PORTMAP PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_wready"/>
            <PORTMAP PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_bready"/>
            <PORTMAP PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_arready"/>
            <PORTMAP PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M03_AXI" NAME="M03_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_awready"/>
            <PORTMAP PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_wready"/>
            <PORTMAP PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_bready"/>
            <PORTMAP PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_arready"/>
            <PORTMAP PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M04_AXI" NAME="M04_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_awready"/>
            <PORTMAP PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_wready"/>
            <PORTMAP PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_bready"/>
            <PORTMAP PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_arready"/>
            <PORTMAP PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M05_AXI" NAME="M05_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP PHYSICAL="M05_AXI_awregion"/>
            <PORTMAP PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_awready"/>
            <PORTMAP PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_wready"/>
            <PORTMAP PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_bready"/>
            <PORTMAP PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP PHYSICAL="M05_AXI_arregion"/>
            <PORTMAP PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_arready"/>
            <PORTMAP PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M06_AXI" NAME="M06_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M06_AXI_awlen"/>
            <PORTMAP PHYSICAL="M06_AXI_awsize"/>
            <PORTMAP PHYSICAL="M06_AXI_awburst"/>
            <PORTMAP PHYSICAL="M06_AXI_awlock"/>
            <PORTMAP PHYSICAL="M06_AXI_awcache"/>
            <PORTMAP PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP PHYSICAL="M06_AXI_awregion"/>
            <PORTMAP PHYSICAL="M06_AXI_awqos"/>
            <PORTMAP PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_awready"/>
            <PORTMAP PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M06_AXI_wlast"/>
            <PORTMAP PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_wready"/>
            <PORTMAP PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_bready"/>
            <PORTMAP PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP PHYSICAL="M06_AXI_arlen"/>
            <PORTMAP PHYSICAL="M06_AXI_arsize"/>
            <PORTMAP PHYSICAL="M06_AXI_arburst"/>
            <PORTMAP PHYSICAL="M06_AXI_arlock"/>
            <PORTMAP PHYSICAL="M06_AXI_arcache"/>
            <PORTMAP PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP PHYSICAL="M06_AXI_arregion"/>
            <PORTMAP PHYSICAL="M06_AXI_arqos"/>
            <PORTMAP PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_arready"/>
            <PORTMAP PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP PHYSICAL="M06_AXI_rlast"/>
            <PORTMAP PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_axi_periph_M07_AXI" NAME="M07_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP PHYSICAL="M07_AXI_awregion"/>
            <PORTMAP PHYSICAL="M07_AXI_awqos"/>
            <PORTMAP PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_awready"/>
            <PORTMAP PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_wready"/>
            <PORTMAP PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_bready"/>
            <PORTMAP PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP PHYSICAL="M07_AXI_arregion"/>
            <PORTMAP PHYSICAL="M07_AXI_arqos"/>
            <PORTMAP PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_arready"/>
            <PORTMAP PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/ref_clk_fsel" HWVERSION="1.1" INSTANCE="ref_clk_fsel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Z_system_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ref_clk_fsel_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ref_clk_fsel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ref_clk_oe" HWVERSION="1.1" INSTANCE="ref_clk_oe" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Z_system_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ref_clk_oe_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ref_clk_oe"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/rst_processing_system7_0_100M" HWVERSION="5.0" INSTANCE="rst_processing_system7_0_100M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Z_system_rst_processing_system7_0_100M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="ARESETN"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_processing_system7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_resetn"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_resetn"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_resetn"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_resetn"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_ds_buf_0" HWVERSION="2.0" INSTANCE="util_ds_buf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Z_system_util_ds_buf_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ref_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ref_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ref_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ref_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="gtx_clk"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="GTX_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_clockc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_clockc">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_MODEM" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_CRYSTAL_FREQ_HZ" VALUE="33333333"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_UART_CLK_FREQ_HZ" VALUE="50000000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="CAN0" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="CAN0_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="CAN1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="CAN1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="222222222" DIR="O" NAME="CPU_3OR2X" SIGIS="CLK" SIGNAME="ps7_clockc_0_CPU_3OR2X">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="CPU_3OR2X"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="CPU_3OR2X"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="CPU_1X"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="DMA" SIGIS="CLK" SIGNAME="ps7_clockc_0_DMA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="APB_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK0" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK0"/>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_sg_aclk"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="rst_processing_system7_0_100M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="ACLK"/>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXS_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_RXD_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXC_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="AXI_STR_TXD_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_sg_aclk"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXS_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_RXD_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXC_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="AXI_STR_TXD_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_sg_aclk"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXS_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_RXD_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXC_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="AXI_STR_TXD_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="processing_system7_0_axi_periph" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_sg_aclk"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXS_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_RXD_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXC_ACLK"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="AXI_STR_TXD_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="FCLK1" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK1"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="refclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="FCLK2" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="FCLK3" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="O" NAME="GEM0" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="GEM0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="O" NAME="GEM1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="GEM1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="GPIO_APER" SIGIS="CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="I2C0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_I2C0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="I2C1_APER" SIGIS="CLK"/>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="59" NAME="IRQ_UART0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_clockc_0_IRQ_UART0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_UART0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="LQSPI" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="REF_CLK"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="LQSPI_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="APER_CLK"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="PCAP" SIGIS="CLK" SIGNAME="ps7_clockc_0_PCAP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="REF_CLK"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="SDIO0" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SDIO0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="SDIO1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SDIO1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="SMC" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SMC_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="SPI0" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SPI0_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="SPI1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SPI1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SWDT" SIGIS="CLK" SIGNAME="ps7_clockc_0_SWDT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="33333333" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="UART0" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="UART0_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="UART1" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="UART1_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="USB0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_USB0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="USB1_APER" SIGIS="CLK"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_uart_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_uart">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_MODEM" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="C_UART_CLK_FREQ_HZ" VALUE="50000000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="UART1_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="82" NAME="IRQ_UART1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_uart_1_IRQ_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_UART1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="UART1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_pl310_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_pl310">
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F02000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F02FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_pmu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_pmu">
      <PARAMETERS>
        <PARAMETER NAME="C_PMU1_S_AXI_BASEADDR" VALUE="0xF8893000"/>
        <PARAMETER NAME="C_PMU1_S_AXI_HIGHADDR" VALUE="0xF8893FFF"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8891000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8891FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="37" NAME="IRQ_PMU0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_PMU0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="38" NAME="IRQ_PMU1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_PMU1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_qspi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_qspi">
      <PARAMETERS>
        <PARAMETER NAME="C_FB_CLK" VALUE="1"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_QSPI_CLK_FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="C_QSPI_MODE" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE000D000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE000DFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="51" NAME="IRQ_QSPI" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_qspi_0_IRQ_QSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_QSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_qspi_linear_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_qspi_linear">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xFC000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xFDFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="BUS" MODTYPE="ps7_axi_interconnect">
      <PARAMETERS/>
      <PORTS>
        <PORT DIR="I" NAME="M_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ttc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE NAME="M_AXI">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_WID"/>
            <PORTMAP PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_BID"/>
            <PORTMAP PHYSICAL="M_AXI_RID"/>
            <PORTMAP PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" NAME="M_AXI_GP0" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXI_GP1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="S_AXI_CTRL">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_GP0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_GP0_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_GP1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_GP1_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M00_AXI" NAME="S_AXI_HP0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP0_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP1_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP2_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP3_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="5.2" INSTANCE="ps7_cortexa9_0" IPTYPE="PROCESSOR" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PROCESSOR" MODTYPE="ps7_cortexa9">
      <PARAMETERS>
        <PARAMETER NAME="C_CPU_1X_CLK_FREQ_HZ" VALUE="111111115"/>
        <PARAMETER NAME="C_CPU_CLK_FREQ_HZ" VALUE="666666687"/>
        <PARAMETER NAME="D-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="D-CACHE-SIZE" VALUE="0x8000"/>
        <PARAMETER NAME="I-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="I-CACHE-SIZE" VALUE="0x8000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="666666687" DIR="I" NAME="M_AXI_DP_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="M_AXI_DP" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_DP_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="ps7_ram_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4040FFFF" INSTANCE="axi_ethernet_0_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40410000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4041FFFF" INSTANCE="axi_ethernet_1_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40420000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4042FFFF" INSTANCE="axi_ethernet_2_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40430000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4043FFFF" INSTANCE="axi_ethernet_3_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="REG" BASENAME="C_BASEADDR" BASEVALUE="0x41000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4103FFFF" INSTANCE="axi_ethernet_0_eth_buf" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="REG" BASENAME="C_BASEADDR" BASEVALUE="0x41040000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4107FFFF" INSTANCE="axi_ethernet_1_eth_buf" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="REG" BASENAME="C_BASEADDR" BASEVALUE="0x41080000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x410BFFFF" INSTANCE="axi_ethernet_2_eth_buf" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="REG" BASENAME="C_BASEADDR" BASEVALUE="0x410C0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x410FFFFF" INSTANCE="axi_ethernet_3_eth_buf" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0001000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0001FFF" INSTANCE="ps7_uart_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0002000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0002FFF" INSTANCE="ps7_usb_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0004FFF" INSTANCE="ps7_i2c_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000AFFF" INSTANCE="ps7_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000BFFF" INSTANCE="ps7_ethernet_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000D000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000DFFF" INSTANCE="ps7_qspi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0100FFF" INSTANCE="ps7_sd_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0200000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0200FFF" INSTANCE="ps7_iop_bus_config_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8000FFF" INSTANCE="ps7_slcr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8001000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8001FFF" INSTANCE="ps7_ttc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8003000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8003FFF" INSTANCE="ps7_dma_s" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8004FFF" INSTANCE="ps7_dma_ns" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8006000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8006FFF" INSTANCE="ps7_ddrc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF80070FF" INSTANCE="ps7_dev_cfg_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8007120" INSTANCE="ps7_xadc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8008000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8008FFF" INSTANCE="ps7_afi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8009000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8009FFF" INSTANCE="ps7_afi_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800AFFF" INSTANCE="ps7_afi_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800BFFF" INSTANCE="ps7_afi_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800C000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800CFFF" INSTANCE="ps7_ocmc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8800000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF88FFFFF" INSTANCE="ps7_coresight_comp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8891000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8891FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PMU1_S_AXI_BASEADDR" BASEVALUE="0xF8893000" HIGHNAME="C_PMU1_S_AXI_HIGHADDR" HIGHVALUE="0xF8893FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8900000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF89FFFFF" INSTANCE="ps7_gpv_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F000FC" INSTANCE="ps7_scuc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F001FF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00200" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F002FF" INSTANCE="ps7_globaltimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00600" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F0061F" INSTANCE="ps7_scutimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00620" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F006FF" INSTANCE="ps7_scuwdt_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_intc_dist_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PPI_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_PPI_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_l2cachec_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_pl310_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFC000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFDFFFFFF" INSTANCE="ps7_qspi_linear_0" IS_DATA="FALSE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFFFF0000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFDFF" INSTANCE="ps7_ram_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="axi_ethernet_0_dma"/>
        <PERIPHERAL INSTANCE="axi_ethernet_1_dma"/>
        <PERIPHERAL INSTANCE="axi_ethernet_2_dma"/>
        <PERIPHERAL INSTANCE="axi_ethernet_3_dma"/>
        <PERIPHERAL INSTANCE="axi_ethernet_0_eth_buf"/>
        <PERIPHERAL INSTANCE="axi_ethernet_1_eth_buf"/>
        <PERIPHERAL INSTANCE="axi_ethernet_2_eth_buf"/>
        <PERIPHERAL INSTANCE="axi_ethernet_3_eth_buf"/>
        <PERIPHERAL INSTANCE="ps7_uart_1"/>
        <PERIPHERAL INSTANCE="ps7_usb_0"/>
        <PERIPHERAL INSTANCE="ps7_i2c_0"/>
        <PERIPHERAL INSTANCE="ps7_gpio_0"/>
        <PERIPHERAL INSTANCE="ps7_ethernet_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_0"/>
        <PERIPHERAL INSTANCE="ps7_sd_0"/>
        <PERIPHERAL INSTANCE="ps7_iop_bus_config_0"/>
        <PERIPHERAL INSTANCE="ps7_slcr_0"/>
        <PERIPHERAL INSTANCE="ps7_ttc_0"/>
        <PERIPHERAL INSTANCE="ps7_dma_s"/>
        <PERIPHERAL INSTANCE="ps7_dma_ns"/>
        <PERIPHERAL INSTANCE="ps7_ddrc_0"/>
        <PERIPHERAL INSTANCE="ps7_dev_cfg_0"/>
        <PERIPHERAL INSTANCE="ps7_xadc_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_1"/>
        <PERIPHERAL INSTANCE="ps7_afi_2"/>
        <PERIPHERAL INSTANCE="ps7_afi_3"/>
        <PERIPHERAL INSTANCE="ps7_ocmc_0"/>
        <PERIPHERAL INSTANCE="ps7_coresight_comp_0"/>
        <PERIPHERAL INSTANCE="ps7_pmu_0"/>
        <PERIPHERAL INSTANCE="ps7_gpv_0"/>
        <PERIPHERAL INSTANCE="ps7_scuc_0"/>
        <PERIPHERAL INSTANCE="ps7_scugic_0"/>
        <PERIPHERAL INSTANCE="ps7_globaltimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scutimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scuwdt_0"/>
        <PERIPHERAL INSTANCE="ps7_intc_dist_0"/>
        <PERIPHERAL INSTANCE="ps7_l2cachec_0"/>
        <PERIPHERAL INSTANCE="ps7_pl310_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_linear_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE HWVERSION="5.2" INSTANCE="ps7_cortexa9_1" IPTYPE="PROCESSOR" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PROCESSOR" MODTYPE="ps7_cortexa9">
      <PARAMETERS>
        <PARAMETER NAME="C_CPU_1X_CLK_FREQ_HZ" VALUE="111111115"/>
        <PARAMETER NAME="C_CPU_CLK_FREQ_HZ" VALUE="666666687"/>
        <PARAMETER NAME="D-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="D-CACHE-SIZE" VALUE="0x8000"/>
        <PARAMETER NAME="I-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="I-CACHE-SIZE" VALUE="0x8000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="666666687" DIR="I" NAME="M_AXI_DP_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="M_AXI_DP" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_DP_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="ps7_ram_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4040FFFF" INSTANCE="axi_ethernet_0_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40410000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4041FFFF" INSTANCE="axi_ethernet_1_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40420000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4042FFFF" INSTANCE="axi_ethernet_2_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40430000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4043FFFF" INSTANCE="axi_ethernet_3_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="REG" BASENAME="C_BASEADDR" BASEVALUE="0x41000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4103FFFF" INSTANCE="axi_ethernet_0_eth_buf" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="REG" BASENAME="C_BASEADDR" BASEVALUE="0x41040000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4107FFFF" INSTANCE="axi_ethernet_1_eth_buf" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="REG" BASENAME="C_BASEADDR" BASEVALUE="0x41080000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x410BFFFF" INSTANCE="axi_ethernet_2_eth_buf" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="REG" BASENAME="C_BASEADDR" BASEVALUE="0x410C0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x410FFFFF" INSTANCE="axi_ethernet_3_eth_buf" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0001000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0001FFF" INSTANCE="ps7_uart_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0002000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0002FFF" INSTANCE="ps7_usb_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0004FFF" INSTANCE="ps7_i2c_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000AFFF" INSTANCE="ps7_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000BFFF" INSTANCE="ps7_ethernet_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000D000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000DFFF" INSTANCE="ps7_qspi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0100FFF" INSTANCE="ps7_sd_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0200000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0200FFF" INSTANCE="ps7_iop_bus_config_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8000FFF" INSTANCE="ps7_slcr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8001000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8001FFF" INSTANCE="ps7_ttc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8003000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8003FFF" INSTANCE="ps7_dma_s" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8004FFF" INSTANCE="ps7_dma_ns" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8006000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8006FFF" INSTANCE="ps7_ddrc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF80070FF" INSTANCE="ps7_dev_cfg_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8007120" INSTANCE="ps7_xadc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8008000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8008FFF" INSTANCE="ps7_afi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8009000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8009FFF" INSTANCE="ps7_afi_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800AFFF" INSTANCE="ps7_afi_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800BFFF" INSTANCE="ps7_afi_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800C000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800CFFF" INSTANCE="ps7_ocmc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8800000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF88FFFFF" INSTANCE="ps7_coresight_comp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8891000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8891FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PMU1_S_AXI_BASEADDR" BASEVALUE="0xF8893000" HIGHNAME="C_PMU1_S_AXI_HIGHADDR" HIGHVALUE="0xF8893FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8900000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF89FFFFF" INSTANCE="ps7_gpv_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F000FC" INSTANCE="ps7_scuc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F001FF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00200" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F002FF" INSTANCE="ps7_globaltimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00600" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F0061F" INSTANCE="ps7_scutimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00620" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F006FF" INSTANCE="ps7_scuwdt_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_intc_dist_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PPI_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_PPI_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_l2cachec_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_pl310_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFC000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFDFFFFFF" INSTANCE="ps7_qspi_linear_0" IS_DATA="FALSE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFFFF0000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFDFF" INSTANCE="ps7_ram_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="axi_ethernet_0_dma"/>
        <PERIPHERAL INSTANCE="axi_ethernet_1_dma"/>
        <PERIPHERAL INSTANCE="axi_ethernet_2_dma"/>
        <PERIPHERAL INSTANCE="axi_ethernet_3_dma"/>
        <PERIPHERAL INSTANCE="axi_ethernet_0_eth_buf"/>
        <PERIPHERAL INSTANCE="axi_ethernet_1_eth_buf"/>
        <PERIPHERAL INSTANCE="axi_ethernet_2_eth_buf"/>
        <PERIPHERAL INSTANCE="axi_ethernet_3_eth_buf"/>
        <PERIPHERAL INSTANCE="ps7_uart_1"/>
        <PERIPHERAL INSTANCE="ps7_usb_0"/>
        <PERIPHERAL INSTANCE="ps7_i2c_0"/>
        <PERIPHERAL INSTANCE="ps7_gpio_0"/>
        <PERIPHERAL INSTANCE="ps7_ethernet_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_0"/>
        <PERIPHERAL INSTANCE="ps7_sd_0"/>
        <PERIPHERAL INSTANCE="ps7_iop_bus_config_0"/>
        <PERIPHERAL INSTANCE="ps7_slcr_0"/>
        <PERIPHERAL INSTANCE="ps7_ttc_0"/>
        <PERIPHERAL INSTANCE="ps7_dma_s"/>
        <PERIPHERAL INSTANCE="ps7_dma_ns"/>
        <PERIPHERAL INSTANCE="ps7_ddrc_0"/>
        <PERIPHERAL INSTANCE="ps7_dev_cfg_0"/>
        <PERIPHERAL INSTANCE="ps7_xadc_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_1"/>
        <PERIPHERAL INSTANCE="ps7_afi_2"/>
        <PERIPHERAL INSTANCE="ps7_afi_3"/>
        <PERIPHERAL INSTANCE="ps7_ocmc_0"/>
        <PERIPHERAL INSTANCE="ps7_coresight_comp_0"/>
        <PERIPHERAL INSTANCE="ps7_pmu_0"/>
        <PERIPHERAL INSTANCE="ps7_gpv_0"/>
        <PERIPHERAL INSTANCE="ps7_scuc_0"/>
        <PERIPHERAL INSTANCE="ps7_scugic_0"/>
        <PERIPHERAL INSTANCE="ps7_globaltimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scutimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scuwdt_0"/>
        <PERIPHERAL INSTANCE="ps7_intc_dist_0"/>
        <PERIPHERAL INSTANCE="ps7_l2cachec_0"/>
        <PERIPHERAL INSTANCE="ps7_pl310_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_linear_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ddr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ddr">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_HP0_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP0_HIGHADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP1_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP1_HIGHADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP2_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP2_HIGHADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP3_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP3_HIGHADDR" VALUE="0x0fffffff"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="533333374" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ethernet_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_ethernet">
      <PARAMETERS>
        <PARAMETER NAME="C_ENET_CLK_FREQ_HZ" VALUE="25000000"/>
        <PARAMETER NAME="C_ENET_RESET" VALUE="MIO 47"/>
        <PARAMETER NAME="C_ENET_SLCR_1000Mbps_DIV0" VALUE="8"/>
        <PARAMETER NAME="C_ENET_SLCR_1000Mbps_DIV1" VALUE="1"/>
        <PARAMETER NAME="C_ENET_SLCR_100Mbps_DIV0" VALUE="8"/>
        <PARAMETER NAME="C_ENET_SLCR_100Mbps_DIV1" VALUE="5"/>
        <PARAMETER NAME="C_ENET_SLCR_10Mbps_DIV0" VALUE="8"/>
        <PARAMETER NAME="C_ENET_SLCR_10Mbps_DIV1" VALUE="50"/>
        <PARAMETER NAME="C_ETH_MODE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MDIO" VALUE="1"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE000BFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="GEM0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ENET0_GMII_COL" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_CRS" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RXD" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RX_CLK" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RX_DV" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RX_ER" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_GMII_TXD" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_TX_CLK" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_GMII_TX_EN" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_GMII_TX_ER" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_MDIO_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_MDC" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_T" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_DELAY_REQ_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_DELAY_REQ_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_REQ_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_REQ_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_RESP_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_RESP_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_SYNC_FRAME_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_SYNC_FRAME_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_SOF_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_SOF_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="54" NAME="IRQ_ENET0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_ENET0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="55" NAME="IRQ_ENET_WAKE0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET_WAKE0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_ENET_WAKE0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="GEM0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GMII_ETHERNET_0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ENET0_GMII_TX_EN"/>
            <PORTMAP PHYSICAL="ENET0_GMII_TX_ER"/>
            <PORTMAP PHYSICAL="ENET0_GMII_TXD"/>
            <PORTMAP PHYSICAL="ENET0_GMII_COL"/>
            <PORTMAP PHYSICAL="ENET0_GMII_CRS"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RX_CLK"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RX_DV"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RX_ER"/>
            <PORTMAP PHYSICAL="ENET0_GMII_TX_CLK"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RXD"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="MDIO_ETHERNET_0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ENET0_MDIO_MDC"/>
            <PORTMAP PHYSICAL="ENET0_MDIO_O"/>
            <PORTMAP PHYSICAL="ENET0_MDIO_T"/>
            <PORTMAP PHYSICAL="ENET0_MDIO_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="PTP_ETHERNET_0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ENET0_PTP_DELAY_REQ_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_DELAY_REQ_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_REQ_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_REQ_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_RESP_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_RESP_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_SYNC_FRAME_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_SYNC_FRAME_RX"/>
            <PORTMAP PHYSICAL="ENET0_SOF_TX"/>
            <PORTMAP PHYSICAL="ENET0_SOF_RX"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_usb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_usb">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0002000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0002FFF"/>
        <PARAMETER NAME="C_USB_RESET" VALUE="MIO 7"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_USB0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="USB0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="53" NAME="IRQ_USB0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_usb_0_IRQ_USB0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_USB0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_sd_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_sdio">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_CD" VALUE="1"/>
        <PARAMETER NAME="C_HAS_POWER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WP" VALUE="1"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_SDIO_CLK_FREQ_HZ" VALUE="50000000"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0100FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="SDIO0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="56" NAME="IRQ_SDIO0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_sd_0_IRQ_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_SDIO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="SDIO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_i2c_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_i2c">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_I2C_CLK_FREQ_HZ" VALUE="111111115"/>
        <PARAMETER NAME="C_I2C_RESET" VALUE="MIO 46"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0004FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_I2C0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="I2C0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="57" NAME="IRQ_I2C0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_i2c_0_IRQ_I2C0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_I2C0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ttc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_ttc">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8001000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8001FFF"/>
        <PARAMETER NAME="C_TTC_CLK0_CLKSRC" VALUE="0"/>
        <PARAMETER NAME="C_TTC_CLK0_FREQ_HZ" VALUE="111111115"/>
        <PARAMETER NAME="C_TTC_CLK1_CLKSRC" VALUE="0"/>
        <PARAMETER NAME="C_TTC_CLK1_FREQ_HZ" VALUE="111111115"/>
        <PARAMETER NAME="C_TTC_CLK2_CLKSRC" VALUE="0"/>
        <PARAMETER NAME="C_TTC_CLK2_FREQ_HZ" VALUE="111111115"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="CPU_1X" SIGIS="CLK" SIGNAME="ps7_clockc_0_CPU_1X">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="CPU_3OR2X"/>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="CPU_1X"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TTC0_CLK0_IN" SIGIS="undef"/>
        <PORT DIR="I" NAME="TTC0_CLK1_IN" SIGIS="undef"/>
        <PORT DIR="I" NAME="TTC0_CLK2_IN" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE0_OUT" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE1_OUT" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE2_OUT" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_gpio">
      <PARAMETERS>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_MIO_GPIO_MASK" VALUE="0x5600"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE000AFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_GPIO_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="GPIO_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="52" NAME="IRQ_GPIO" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_gpio_0_IRQ_GPIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_GPIO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ddrc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_ddrc">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8006000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8006FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dev_cfg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_dev_cfg">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8007000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF80070FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="FCLK0" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="FCLK1" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="FCLK2" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="FCLK3" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_PCAP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="PCAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_xadc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_xadc">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8007100"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8007120"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_PCAP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="PCAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ocmc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_ocmc">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF800C000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF800CFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="35" NAME="IRQ_OCM" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ocmc_0_IRQ_OCM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_OCM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_coresight_comp_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_coresight_comp">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8800000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF88FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_gpv_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_gpv">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8900000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF89FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scuc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_scuc">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F000FC"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_globaltimer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_globaltimer">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00200"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F002FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="27" NAME="IRQ_GLOBALTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_globaltimer_0_IRQ_GLOBALTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_GLOBALTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_intc_dist_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_intc_dist">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F01000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F01FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_l2cachec_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_l2cachec">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F02000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F02FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="34" NAME="IRQ_L2CHACE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_l2cachec_0_IRQ_L2CHACE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_L2CHACE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dma_s" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_dma">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8003000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8003FFF"/>
        <PARAMETER NAME="IS_SECURE" VALUE="TRUE"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APB_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_DMA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="DMA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_iop_bus_config_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_iop_bus_config">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0200000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0200FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ram">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x0003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ram_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ram">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xFFFC0000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scugic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="INTERRUPT_CNTLR" MODTYPE="ps7_scugic">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_PPI_S_AXI_BASEADDR" VALUE="0xF8F01000"/>
        <PARAMETER NAME="C_PPI_S_AXI_HIGHADDR" VALUE="0xF8F01FFF"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00100"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F001FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IRQID="28" NAME="Core0_nFIQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="31" NAME="Core0_nIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="28" NAME="Core1_nFIQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="31" NAME="Core1_nIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="54" NAME="IRQ_ENET0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="IRQ_ENET0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="55" NAME="IRQ_ENET_WAKE0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET_WAKE0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="IRQ_ENET_WAKE0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="61:62:63:64:65:66:67:68:84:85:86:87:88:89:90:91" NAME="IRQ_F2P" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_3_dma_s2mm_introut &amp; axi_ethernet_3_dma_mm2s_introut &amp; axi_ethernet_2_dma_s2mm_introut &amp; axi_ethernet_2_dma_mm2s_introut &amp; axi_ethernet_3_eth_buf_INTERRUPT &amp; axi_ethernet_3_eth_mac_mac_irq &amp; axi_ethernet_2_eth_buf_INTERRUPT &amp; axi_ethernet_2_eth_mac_mac_irq &amp; axi_ethernet_1_dma_s2mm_introut &amp; axi_ethernet_1_dma_mm2s_introut &amp; axi_ethernet_1_eth_buf_INTERRUPT &amp; axi_ethernet_1_eth_mac_mac_irq &amp; axi_ethernet_0_dma_s2mm_introut &amp; axi_ethernet_0_dma_mm2s_introut &amp; axi_ethernet_0_eth_buf_INTERRUPT &amp; axi_ethernet_0_eth_mac_mac_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="s2mm_introut"/>
            <CONNECTION INSTANCE="axi_ethernet_3_dma" PORT="mm2s_introut"/>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="s2mm_introut"/>
            <CONNECTION INSTANCE="axi_ethernet_2_dma" PORT="mm2s_introut"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_buf" PORT="INTERRUPT"/>
            <CONNECTION INSTANCE="axi_ethernet_3_eth_mac" PORT="mac_irq"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_buf" PORT="INTERRUPT"/>
            <CONNECTION INSTANCE="axi_ethernet_2_eth_mac" PORT="mac_irq"/>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="s2mm_introut"/>
            <CONNECTION INSTANCE="axi_ethernet_1_dma" PORT="mm2s_introut"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_buf" PORT="INTERRUPT"/>
            <CONNECTION INSTANCE="axi_ethernet_1_eth_mac" PORT="mac_irq"/>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="s2mm_introut"/>
            <CONNECTION INSTANCE="axi_ethernet_0_dma" PORT="mm2s_introut"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_buf" PORT="INTERRUPT"/>
            <CONNECTION INSTANCE="axi_ethernet_0_eth_mac" PORT="mac_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="27" NAME="IRQ_GLOBALTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_globaltimer_0_IRQ_GLOBALTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="IRQ_GLOBALTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="57" NAME="IRQ_I2C0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_i2c_0_IRQ_I2C0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="IRQ_I2C0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="34" NAME="IRQ_L2CHACE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_l2cachec_0_IRQ_L2CHACE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="IRQ_L2CHACE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="35" NAME="IRQ_OCM" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ocmc_0_IRQ_OCM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="IRQ_OCM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="37" NAME="IRQ_PMU0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="IRQ_PMU0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="38" NAME="IRQ_PMU1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="IRQ_PMU1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="51" NAME="IRQ_QSPI" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_qspi_0_IRQ_QSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="IRQ_QSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="29" NAME="IRQ_SCUTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scutimer_0_IRQ_SCUTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="IRQ_SCUTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="30" NAME="IRQ_SCUWDT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scuwdt_0_IRQ_SCUWDT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="IRQ_SCUWDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="56" NAME="IRQ_SDIO0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_sd_0_IRQ_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="IRQ_SDIO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="82" NAME="IRQ_UART1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_uart_1_IRQ_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="IRQ_UART1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="53" NAME="IRQ_USB0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_usb_0_IRQ_USB0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="IRQ_USB0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scutimer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_scutimer">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00600"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F0061F"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="222222222" DIR="I" NAME="CPU_3OR2X" SIGIS="CLK" SIGNAME="ps7_clockc_0_CPU_3OR2X">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="CPU_3OR2X"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="29" NAME="IRQ_SCUTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scutimer_0_IRQ_SCUTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_SCUTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scuwdt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_scuwdt">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00620"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F006FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_scuwdt_0_APER_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="SWDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="222222222" DIR="I" NAME="CPU_3OR2X" SIGIS="CLK" SIGNAME="ps7_clockc_0_CPU_3OR2X">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="CPU_3OR2X"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="30" NAME="IRQ_SCUWDT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scuwdt_0_IRQ_SCUWDT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_SCUWDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_slcr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_slcr">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dma_ns" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_dma">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8004000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8004FFF"/>
        <PARAMETER NAME="IS_SECURE" VALUE="FALSE"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8008000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8008FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8009000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8009FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF800A000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF800AFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF800B000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF800BFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_m_axi_gp0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_m_axi_gp">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x7FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

  <REPOSITORIES/>

</EDKSYSTEM>
