\hypertarget{lpc32xx_8h}{}\section{bsps/arm/lpc32xx/include/bsp/lpc32xx.h File Reference}
\label{lpc32xx_8h}\index{bsps/arm/lpc32xx/include/bsp/lpc32xx.h@{bsps/arm/lpc32xx/include/bsp/lpc32xx.h}}


Register base addresses.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$bsp/utility.\+h$>$}\newline
{\ttfamily \#include $<$bsp/lpc-\/timer.\+h$>$}\newline
{\ttfamily \#include $<$bsp/lpc-\/dma.\+h$>$}\newline
{\ttfamily \#include $<$bsp/lpc-\/i2s.\+h$>$}\newline
{\ttfamily \#include $<$bsp/lpc-\/emc.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structlpc32xx__nand__slc}{lpc32xx\+\_\+nand\+\_\+slc}}
\item 
struct \mbox{\hyperlink{structlpc32xx__ssp}{lpc32xx\+\_\+ssp}}
\item 
struct \mbox{\hyperlink{structlpc32xx__spi}{lpc32xx\+\_\+spi}}
\item 
struct \mbox{\hyperlink{structlpc32xx__sd__card}{lpc32xx\+\_\+sd\+\_\+card}}
\item 
struct \mbox{\hyperlink{structlpc32xx__usb}{lpc32xx\+\_\+usb}}
\item 
struct \mbox{\hyperlink{structlpc32xx__lcd}{lpc32xx\+\_\+lcd}}
\item 
struct \mbox{\hyperlink{structlpc32xx__etb}{lpc32xx\+\_\+etb}}
\item 
struct \mbox{\hyperlink{structlpc32xx__syscon}{lpc32xx\+\_\+syscon}}
\item 
struct \mbox{\hyperlink{structlpc32xx__uart__ctrl}{lpc32xx\+\_\+uart\+\_\+ctrl}}
\item 
struct \mbox{\hyperlink{structlpc32xx__uart}{lpc32xx\+\_\+uart}}
\item 
struct \mbox{\hyperlink{structlpc32xx__ms__timer}{lpc32xx\+\_\+ms\+\_\+timer}}
\item 
struct \mbox{\hyperlink{structlpc32xx__hs__timer}{lpc32xx\+\_\+hs\+\_\+timer}}
\item 
struct \mbox{\hyperlink{structlpc32xx__wdt}{lpc32xx\+\_\+wdt}}
\item 
struct \mbox{\hyperlink{structlpc32xx__debug}{lpc32xx\+\_\+debug}}
\item 
struct \mbox{\hyperlink{structlpc32xx__adc}{lpc32xx\+\_\+adc}}
\item 
struct \mbox{\hyperlink{structlpc32xx__keyscan}{lpc32xx\+\_\+keyscan}}
\item 
struct \mbox{\hyperlink{structlpc32xx__pwm}{lpc32xx\+\_\+pwm}}
\item 
struct \mbox{\hyperlink{structlpc32xx__mcpwm}{lpc32xx\+\_\+mcpwm}}
\item 
struct \mbox{\hyperlink{structlpc32xx__eth}{lpc32xx\+\_\+eth}}
\item 
struct \mbox{\hyperlink{structlpc32xx__irq}{lpc32xx\+\_\+irq}}
\item 
struct \mbox{\hyperlink{structlpc32xx__gpio}{lpc32xx\+\_\+gpio}}
\item 
struct \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}}
\item 
struct \mbox{\hyperlink{structlpc32xx__rtc}{lpc32xx\+\_\+rtc}}
\item 
struct \mbox{\hyperlink{structlpc32xx__emc__ahb}{lpc32xx\+\_\+emc\+\_\+ahb}}
\item 
struct \mbox{\hyperlink{structlpc32xx__nand__mlc}{lpc32xx\+\_\+nand\+\_\+mlc}}
\item 
struct \mbox{\hyperlink{structlpc32xx__registers}{lpc32xx\+\_\+registers}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+F\+I\+LL}(a,  b,  s)~uint8\+\_\+t reserved\+\_\+ \#\# b \mbox{[}b -\/ a -\/ sizeof(s)\mbox{]}
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+R\+E\+S\+E\+R\+VE}(a,  b)~uint8\+\_\+t reserved\+\_\+ \#\# b \mbox{[}b -\/ a\mbox{]}
\end{DoxyCompactItemize}
\begin{Indent}\textbf{ Register Base Addresses}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+A\+DC}~0x40048000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+S\+Y\+S\+C\+ON}~0x40004000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+D\+E\+B\+U\+G\+\_\+\+C\+T\+RL}~0x40040000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+D\+MA}~0x31000000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+E\+MC}~0x31080000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+E\+M\+C\+\_\+\+C\+S\+\_\+0}~0xe0000000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+E\+M\+C\+\_\+\+C\+S\+\_\+1}~0xe1000000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+E\+M\+C\+\_\+\+C\+S\+\_\+2}~0xe2000000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+E\+M\+C\+\_\+\+C\+S\+\_\+3}~0xe3000000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+C\+S\+\_\+0}~0x80000000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+C\+S\+\_\+1}~0xa0000000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+E\+T\+B\+\_\+\+C\+FG}~0x310c0000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+E\+T\+B\+\_\+\+D\+A\+TA}~0x310e0000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+E\+T\+H\+E\+R\+N\+ET}~0x31060000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+G\+P\+IO}~0x40028000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+I2\+C\+\_\+1}~0x400a0000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+I2\+C\+\_\+2}~0x400a8000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+I2\+S\+\_\+0}~0x20094000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+I2\+S\+\_\+1}~0x2009c000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+I\+R\+AM}~0x08000000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+I\+R\+OM}~0x0c000000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+K\+E\+Y\+S\+C\+AN}~0x40050000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+L\+CD}~0x31040000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+M\+C\+P\+WM}~0x400e8000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+M\+IC}~0x40008000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+N\+A\+N\+D\+\_\+\+M\+LC}~0x200a8000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+N\+A\+N\+D\+\_\+\+S\+LC}~0x20020000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+P\+W\+M\+\_\+1}~0x4005c000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+P\+W\+M\+\_\+2}~0x4005c004
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+P\+W\+M\+\_\+3}~0x4002c000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+P\+W\+M\+\_\+4}~0x40030000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+R\+TC}~0x40024000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+R\+T\+C\+\_\+\+R\+AM}~0x40024080
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+S\+D\+C\+A\+RD}~0x20098000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+S\+I\+C\+\_\+1}~0x4000c000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+S\+I\+C\+\_\+2}~0x40010000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+S\+P\+I\+\_\+1}~0x20088000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+S\+P\+I\+\_\+2}~0x20090000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P\+\_\+0}~0x20084000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P\+\_\+1}~0x2008c000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+0}~0x40044000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+1}~0x4004c000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+2}~0x40058000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+3}~0x40060000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+5}~0x4002c000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+6}~0x40030000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+\+HS}~0x40038000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+\+MS}~0x40034000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T\+\_\+1}~0x40014000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T\+\_\+2}~0x40018000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T\+\_\+3}~0x40080000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T\+\_\+4}~0x40088000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T\+\_\+5}~0x40090000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T\+\_\+6}~0x40098000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T\+\_\+7}~0x4001c000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+SB}~0x31020000
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I2C}~0x31020300
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+W\+DT}~0x4003c000
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Miscanellanous Registers}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U3\+C\+LK}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040d0)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U4\+C\+LK}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040d4)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U5\+C\+LK}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040d8)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U6\+C\+LK}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040dc)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I\+R\+D\+A\+C\+LK}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040e0)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U\+A\+R\+T\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40054000)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+K\+M\+O\+DE}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40054004)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U\+A\+R\+T\+\_\+\+L\+O\+OP}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40054008)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+W\+\_\+\+I\+NT}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040a8)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+M\+A\+C\+\_\+\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004090)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U\+S\+B\+\_\+\+D\+IV}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x4000401c)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+O\+T\+G\+\_\+\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x31020ff4)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+O\+T\+G\+\_\+\+C\+L\+K\+\_\+\+S\+T\+AT}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x31020ff8)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+O\+T\+G\+\_\+\+S\+T\+A\+T\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x31020110)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I2\+C\+\_\+\+RX}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x31020300)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I2\+C\+\_\+\+TX}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x31020300)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I2\+C\+\_\+\+S\+TS}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x31020304)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I2\+C\+\_\+\+C\+TL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x31020308)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I2\+C\+\_\+\+C\+L\+K\+HI}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x3102030c)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I2\+C\+\_\+\+C\+L\+K\+LO}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x31020310)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+P\+W\+R\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004044)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+O\+S\+C\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x4000404c)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004050)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+P\+L\+L397\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004048)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+H\+C\+L\+K\+P\+L\+L\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004058)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+H\+C\+L\+K\+D\+I\+V\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004040)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+T\+E\+S\+T\+\_\+\+C\+LK}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040a4)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+A\+U\+T\+O\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040ec)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+T\+A\+R\+T\+\_\+\+E\+R\+\_\+\+P\+IN}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004030)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+T\+A\+R\+T\+\_\+\+E\+R\+\_\+\+I\+NT}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004020)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+P0\+\_\+\+I\+N\+T\+R\+\_\+\+ER}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004018)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+T\+A\+R\+T\+\_\+\+S\+R\+\_\+\+P\+IN}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004038)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+T\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+NT}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004028)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+T\+A\+R\+T\+\_\+\+R\+S\+R\+\_\+\+P\+IN}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004034)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+T\+A\+R\+T\+\_\+\+R\+S\+R\+\_\+\+I\+NT}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004024)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+P\+R\+\_\+\+P\+IN}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x4000403c)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+P\+R\+\_\+\+I\+NT}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x4000402c)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U\+S\+B\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004064)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U\+S\+B\+D\+I\+V\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x4000401c)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+M\+S\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004080)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040e8)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+F\+L\+A\+S\+H\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040c8)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+M\+A\+C\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004090)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+L\+C\+D\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004054)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I2\+S\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x4000407c)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+S\+P\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004078)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+P\+I\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040c4)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I2\+C\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040ac)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+T\+I\+M\+C\+L\+K\+\_\+\+C\+T\+R\+L1}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040c0)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+T\+I\+M\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040bc)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+A\+D\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040b4)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+A\+D\+C\+L\+K\+\_\+\+C\+T\+R\+L1}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004060)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+K\+E\+Y\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040b0)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+P\+W\+M\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040b8)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+U\+A\+R\+T\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x400040e4)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+P\+O\+S0\+\_\+\+I\+R\+A\+M\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004110)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+P\+O\+S1\+\_\+\+I\+R\+A\+M\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004114)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+C\+T\+RL}~($\ast$(volatile uint32\+\_\+t $\ast$) 0x40004068)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Power Control Register (P\+W\+R\+\_\+\+C\+T\+RL)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+T\+OP}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+H\+I\+G\+H\+C\+O\+R\+E\+\_\+\+A\+L\+W\+A\+YS}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+N\+O\+R\+M\+A\+L\+\_\+\+R\+U\+N\+\_\+\+M\+O\+DE}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+Y\+S\+C\+L\+K\+E\+N\+\_\+\+A\+L\+W\+A\+YS}~B\+S\+P\+\_\+\+B\+I\+T32(3)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+Y\+S\+C\+L\+K\+E\+N\+\_\+\+H\+I\+GH}~B\+S\+P\+\_\+\+B\+I\+T32(4)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+H\+I\+G\+H\+C\+O\+R\+E\+\_\+\+H\+I\+GH}~B\+S\+P\+\_\+\+B\+I\+T32(5)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+D\+R\+A\+M\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+F\+R\+E\+SH}~B\+S\+P\+\_\+\+B\+I\+T32(7)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+E\+M\+C\+S\+R\+E\+F\+R\+EQ}~B\+S\+P\+\_\+\+B\+I\+T32(8)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+E\+M\+C\+S\+R\+E\+F\+R\+EQ}~B\+S\+P\+\_\+\+B\+I\+T32(9)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+H\+C\+L\+K\+\_\+\+U\+S\+E\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+LK}~B\+S\+P\+\_\+\+B\+I\+T32(10)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ H\+C\+LK P\+LL Control Register (H\+C\+L\+K\+P\+L\+L\+\_\+\+C\+T\+RL)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+CK}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+M}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 1, 8)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+M\+\_\+\+G\+ET}(reg)~B\+S\+P\+\_\+\+F\+L\+D32\+G\+ET(reg, 1, 8)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+N}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 9, 10)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+N\+\_\+\+G\+ET}(reg)~B\+S\+P\+\_\+\+F\+L\+D32\+G\+ET(reg, 9, 10)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+P}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 11, 12)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+P\+\_\+\+G\+ET}(reg)~B\+S\+P\+\_\+\+F\+L\+D32\+G\+ET(reg, 11, 12)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+F\+B\+D\+\_\+\+F\+C\+L\+K\+O\+UT}~B\+S\+P\+\_\+\+B\+I\+T32(13)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+D\+I\+R\+E\+CT}~B\+S\+P\+\_\+\+B\+I\+T32(14)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+B\+Y\+P\+A\+SS}~B\+S\+P\+\_\+\+B\+I\+T32(15)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+P\+O\+W\+ER}~B\+S\+P\+\_\+\+B\+I\+T32(16)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ H\+C\+LK Divider Control Register (H\+C\+L\+K\+D\+I\+V\+\_\+\+C\+T\+RL)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+\+H\+C\+LK}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 1)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+\+H\+C\+L\+K\+\_\+\+G\+ET}(reg)~B\+S\+P\+\_\+\+F\+L\+D32\+G\+ET(reg, 0, 1)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+LK}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 2, 6)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+L\+K\+\_\+\+G\+ET}(reg)~B\+S\+P\+\_\+\+F\+L\+D32\+G\+ET(reg, 2, 6)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+\+D\+D\+R\+A\+M\+\_\+\+C\+LK}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 7, 8)
\item 
\#define {\bfseries H\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+\+D\+D\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+G\+ET}(reg)~B\+S\+P\+\_\+\+F\+L\+D32\+G\+ET(reg, 7, 8)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Timer Clock Control Register (T\+I\+M\+C\+L\+K\+\_\+\+C\+T\+RL)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries T\+I\+M\+C\+L\+K\+\_\+\+C\+T\+R\+L\+\_\+\+W\+DT}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries T\+I\+M\+C\+L\+K\+\_\+\+C\+T\+R\+L\+\_\+\+H\+ST}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Watchdog Timer Interrupt Status Register (W\+D\+T\+I\+M\+\_\+\+I\+NT)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+I\+N\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+I\+NT}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Watchdog Timer Control Register (W\+D\+T\+I\+M\+\_\+\+C\+T\+RL)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+C\+T\+R\+L\+\_\+\+C\+O\+U\+N\+T\+\_\+\+E\+N\+AB}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+C\+T\+R\+L\+\_\+\+R\+E\+S\+E\+T\+\_\+\+C\+O\+U\+NT}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+C\+T\+R\+L\+\_\+\+P\+A\+U\+S\+E\+\_\+\+EN}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Watchdog Timer Match Control Register (W\+D\+T\+I\+M\+\_\+\+M\+C\+T\+RL)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+M\+C\+T\+R\+L\+\_\+\+M\+R0\+\_\+\+I\+NT}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+M\+C\+T\+R\+L\+\_\+\+R\+E\+S\+E\+T\+\_\+\+C\+O\+U\+N\+T0}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+\_\+\+C\+O\+U\+N\+T0}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+M\+C\+T\+R\+L\+\_\+\+M\+\_\+\+R\+E\+S1}~B\+S\+P\+\_\+\+B\+I\+T32(3)
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+M\+C\+T\+R\+L\+\_\+\+M\+\_\+\+R\+E\+S2}~B\+S\+P\+\_\+\+B\+I\+T32(4)
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+M\+C\+T\+R\+L\+\_\+\+R\+E\+S\+F\+R\+C1}~B\+S\+P\+\_\+\+B\+I\+T32(5)
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+M\+C\+T\+R\+L\+\_\+\+R\+E\+S\+F\+R\+C2}~B\+S\+P\+\_\+\+B\+I\+T32(6)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Watchdog Timer External Match Control Register (W\+D\+T\+I\+M\+\_\+\+E\+MR)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+E\+M\+R\+\_\+\+E\+X\+T\+\_\+\+M\+A\+T\+C\+H0}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+E\+M\+R\+\_\+\+M\+A\+T\+C\+H\+\_\+\+C\+T\+RL}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 4, 5)
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+E\+M\+R\+\_\+\+M\+A\+T\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+ET}(reg,  val)~B\+S\+P\+\_\+\+F\+L\+D32\+S\+ET(reg, val, 4, 5)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Watchdog Timer Reset Source Register (W\+D\+T\+I\+M\+\_\+\+R\+ES)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries W\+D\+T\+T\+I\+M\+\_\+\+R\+E\+S\+\_\+\+W\+DT}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\end{DoxyCompactItemize}
\end{Indent}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
volatile \mbox{\hyperlink{structlpc32xx__registers}{lpc32xx\+\_\+registers}} {\bfseries lpc32xx}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Register base addresses. 

