read_verilog -sv reg_wire_error.sv
