{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713433645777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713433645778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 12:47:25 2024 " "Processing started: Thu Apr 18 12:47:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713433645778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433645778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DCE01_3 -c DCE01_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DCE01_3 -c DCE01_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433645778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713433645901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unifilter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unifilter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unifilter4 " "Found entity 1: unifilter4" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stbus_ctrl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stbus_ctrl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stbus_ctrl2 " "Found entity 1: stbus_ctrl2" {  } { { "stbus_ctrl2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stbus_ctrl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stbus_ctrl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stbus_ctrl " "Found entity 1: stbus_ctrl" {  } { { "stbus_ctrl.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slctr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file slctr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 slctr " "Found entity 1: slctr" {  } { { "slctr.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/slctr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shrg_ctrl7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shrg_ctrl7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shrg_ctrl7 " "Found entity 1: shrg_ctrl7" {  } { { "shrg_ctrl7.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plsgen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file plsgen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 plsgen " "Found entity 1: plsgen" {  } { { "plsgen.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/plsgen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_former.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f0_former.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f0_former " "Found entity 1: f0_former" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div125.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div125.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div125 " "Found entity 1: div125" {  } { { "div125.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div125.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div61.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div61.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div61 " "Found entity 1: div61" {  } { { "div61.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div61.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div59.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div59.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div59 " "Found entity 1: div59" {  } { { "div59.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div59.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div15.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div15.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div15 " "Found entity 1: div15" {  } { { "div15.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div15.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div5-1123.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div5-1123.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div5-1123 " "Found entity 1: div5-1123" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div5 " "Found entity 1: div5" {  } { { "div5.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcdr01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcdr01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcdr01-ttable " "Found design unit 1: dcdr01-ttable" {  } { { "dcdr01.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dcdr01.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651602 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcdr01 " "Found entity 1: dcdr01" {  } { { "dcdr01.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dcdr01.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbltff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dbltff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dbltff " "Found entity 1: dbltff" {  } { { "dbltff.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dbltff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_int_form2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_int_form2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_int_form2 " "Found entity 1: cpu_int_form2" {  } { { "cpu_int_form2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/cpu_int_form2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_int_form.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_int_form.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_int_form " "Found entity 1: cpu_int_form" {  } { { "cpu_int_form.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/cpu_int_form.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cntr7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr7 " "Found entity 1: cntr7" {  } { { "cntr7.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/cntr7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch_clk_ctrl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ch_clk_ctrl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ch_clk_ctrl2 " "Found entity 1: ch_clk_ctrl2" {  } { { "ch_clk_ctrl2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/ch_clk_ctrl2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch_clk_ctrl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ch_clk_ctrl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ch_clk_ctrl " "Found entity 1: ch_clk_ctrl" {  } { { "ch_clk_ctrl.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/ch_clk_ctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blinker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "blinker.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/blinker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll2-SYN " "Found design unit 1: altpll2-SYN" {  } { { "altpll2.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651604 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll2 " "Found entity 1: altpll2" {  } { { "altpll2.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Found design unit 1: altpll1-SYN" {  } { { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651604 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651605 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ABONENT.v 1 1 " "Found 1 design units, including 1 entities, in source file ABONENT.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "ABONENT.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/ABONENT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DCE01_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DCE01_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DCE01_3 " "Found entity 1: DCE01_3" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shrg_ctrl9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shrg_ctrl9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shrg_ctrl9 " "Found entity 1: shrg_ctrl9" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stbus_ctrl3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stbus_ctrl3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stbus_ctrl3 " "Found entity 1: stbus_ctrl3" {  } { { "stbus_ctrl3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DBL_BUF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DBL_BUF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DBL_BUF " "Found entity 1: DBL_BUF" {  } { { "DBL_BUF.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_seq2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_seq2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_seq2 " "Found entity 1: test_seq2" {  } { { "test_seq2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/test_seq2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCE01_3 " "Elaborating entity \"DCE01_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713433651639 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst100 " "Primitive \"TFF\" of instance \"inst100\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3408 1840 1904 3488 "inst100" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst101 " "Primitive \"TFF\" of instance \"inst101\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3544 1840 1904 3624 "inst101" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst102 " "Primitive \"TFF\" of instance \"inst102\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3680 1840 1904 3760 "inst102" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst103 " "Primitive \"AND2\" of instance \"inst103\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3448 1928 1976 3512 "inst103" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst104 " "Primitive \"AND2\" of instance \"inst104\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3584 1920 1968 3648 "inst104" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst123 " "Primitive \"TFF\" of instance \"inst123\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3944 1840 1904 4024 "inst123" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst143 " "Primitive \"TFF\" of instance \"inst143\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4080 1840 1904 4160 "inst143" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst147 " "Primitive \"TFF\" of instance \"inst147\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4216 1840 1904 4296 "inst147" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst149 " "Primitive \"AND2\" of instance \"inst149\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3848 1912 1960 3912 "inst149" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst154 " "Primitive \"AND2\" of instance \"inst154\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3984 1920 1968 4048 "inst154" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst155 " "Primitive \"AND2\" of instance \"inst155\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4120 1928 1976 4184 "inst155" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst48 " "Primitive \"TFF\" of instance \"inst48\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4032 824 888 4112 "inst48" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst58 " "Primitive \"AND2\" of instance \"inst58\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3936 904 952 4000 "inst58" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst89 " "Primitive \"AND2\" of instance \"inst89\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2632 1928 1976 2696 "inst89" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst90 " "Primitive \"TFF\" of instance \"inst90\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2728 1840 1904 2808 "inst90" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst91 " "Primitive \"AND2\" of instance \"inst91\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2768 1920 1968 2832 "inst91" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst92 " "Primitive \"TFF\" of instance \"inst92\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2864 1840 1904 2944 "inst92" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst93 " "Primitive \"TFF\" of instance \"inst93\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3000 1840 1904 3080 "inst93" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst94 " "Primitive \"TFF\" of instance \"inst94\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3136 1840 1904 3216 "inst94" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst95 " "Primitive \"AND2\" of instance \"inst95\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2904 1928 1976 2968 "inst95" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst96 " "Primitive \"AND2\" of instance \"inst96\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3040 1920 1968 3104 "inst96" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst97 " "Primitive \"AND2\" of instance \"inst97\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3176 1928 1976 3240 "inst97" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst98 " "Primitive \"TFF\" of instance \"inst98\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3272 1840 1904 3352 "inst98" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst99 " "Primitive \"AND2\" of instance \"inst99\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3312 1920 1968 3376 "inst99" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433651717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DBL_BUF DBL_BUF:inst " "Elaborating entity \"DBL_BUF\" for hierarchy \"DBL_BUF:inst\"" {  } { { "DCE01_3.bdf" "inst" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3448 3120 3304 3720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433651721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slctr DBL_BUF:inst\|slctr:inst " "Elaborating entity \"slctr\" for hierarchy \"DBL_BUF:inst\|slctr:inst\"" {  } { { "DBL_BUF.bdf" "inst" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { 424 896 960 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433651724 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altshift_taps altshift_taps.tdf " "Entity \"altshift_taps\" obtained from \"altshift_taps.tdf\" instead of from Quartus Prime megafunction library" {  } { { "altshift_taps.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf" 45 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713433651728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/altshift_taps.tdf 1 1 " "Using design file megafunctions/altshift_taps.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altshift_taps " "Found entity 1: altshift_taps" {  } { { "altshift_taps.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713433651728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSHIFT_TAPS DBL_BUF:inst\|ALTSHIFT_TAPS:inst209 " "Elaborating entity \"ALTSHIFT_TAPS\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\"" {  } { { "DBL_BUF.bdf" "inst209" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { 352 688 864 464 "inst209" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433651799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_umn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_umn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_umn " "Found entity 1: shift_taps_umn" {  } { { "db/shift_taps_umn.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_umn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_umn DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_umn:auto_generated " "Elaborating entity \"shift_taps_umn\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_umn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433651829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bb1 " "Found entity 1: altsyncram_6bb1" {  } { { "db/altsyncram_6bb1.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altsyncram_6bb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bb1 DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_umn:auto_generated\|altsyncram_6bb1:altsyncram2 " "Elaborating entity \"altsyncram_6bb1\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_umn:auto_generated\|altsyncram_6bb1:altsyncram2\"" {  } { { "db/shift_taps_umn.tdf" "altsyncram2" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_umn.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433651855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fvf " "Found entity 1: cntr_fvf" {  } { { "db/cntr_fvf.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_fvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fvf DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_umn:auto_generated\|cntr_fvf:cntr1 " "Elaborating entity \"cntr_fvf\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_umn:auto_generated\|cntr_fvf:cntr1\"" {  } { { "db/shift_taps_umn.tdf" "cntr1" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_umn.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433651881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cmpr_8ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_umn:auto_generated\|cntr_fvf:cntr1\|cmpr_8ic:cmpr6 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_umn:auto_generated\|cntr_fvf:cntr1\|cmpr_8ic:cmpr6\"" {  } { { "db/cntr_fvf.tdf" "cmpr6" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_fvf.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433651908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fh " "Found entity 1: cntr_5fh" {  } { { "db/cntr_5fh.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_5fh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433651932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5fh DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_umn:auto_generated\|cntr_5fh:cntr3 " "Elaborating entity \"cntr_5fh\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_umn:auto_generated\|cntr_5fh:cntr3\"" {  } { { "db/shift_taps_umn.tdf" "cntr3" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_umn.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433651933 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713433651936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.bdf 1 1 " "Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651936 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713433651936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux DBL_BUF:inst\|mux:inst15 " "Elaborating entity \"mux\" for hierarchy \"DBL_BUF:inst\|mux:inst15\"" {  } { { "DBL_BUF.bdf" "inst15" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { -136 112 176 -48 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433651936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_cpu_clk_sel.gdf 1 1 " "Using design file fpga_cpu_clk_sel.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_cpu_clk_sel " "Found entity 1: fpga_cpu_clk_sel" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433651938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713433651938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_cpu_clk_sel DBL_BUF:inst\|fpga_cpu_clk_sel:inst12 " "Elaborating entity \"fpga_cpu_clk_sel\" for hierarchy \"DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\"" {  } { { "DBL_BUF.bdf" "inst12" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { -624 176 408 -520 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433651938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shrg_ctrl9 shrg_ctrl9:inst5 " "Elaborating entity \"shrg_ctrl9\" for hierarchy \"shrg_ctrl9:inst5\"" {  } { { "DCE01_3.bdf" "inst5" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3184 2384 2632 3512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unifilter4 unifilter4:inst128 " "Elaborating entity \"unifilter4\" for hierarchy \"unifilter4:inst128\"" {  } { { "DCE01_3.bdf" "inst128" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2200 3464 3576 2360 "inst128" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst169 " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst169\"" {  } { { "DCE01_3.bdf" "inst169" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652086 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.tdf " "Entity \"altpll\" obtained from \"altpll.tdf\" instead of from Quartus Prime megafunction library" {  } { { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 495 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713433652092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/altpll.tdf 1 1 " "Using design file megafunctions/altpll.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 495 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433652093 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713433652093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst169\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:inst169\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "altpll_component" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433652130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433652130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div5-1123 div5-1123:inst120 " "Elaborating entity \"div5-1123\" for hierarchy \"div5-1123:inst120\"" {  } { { "DCE01_3.bdf" "inst120" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { -368 1624 1776 -240 "inst120" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652132 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 69 " "Primitive \"AND3\" of instance \"69\" not used" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 1096 528 592 1136 "69" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433652132 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 70 " "Primitive \"NOT\" of instance \"70\" not used" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 1136 440 488 1168 "70" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433652132 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 71 " "Primitive \"NOT\" of instance \"71\" not used" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 1072 440 488 1104 "71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713433652132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll2 altpll2:inst176 " "Elaborating entity \"altpll2\" for hierarchy \"altpll2:inst176\"" {  } { { "DCE01_3.bdf" "inst176" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 40 1544 1800 192 "inst176" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll2:inst176\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll2:inst176\|altpll:altpll_component\"" {  } { { "altpll2.vhd" "altpll_component" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll2_altpll " "Found entity 1: altpll2_altpll" {  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433652164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433652164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll2_altpll altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated " "Elaborating entity \"altpll2_altpll\" for hierarchy \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f0_former f0_former:inst106 " "Elaborating entity \"f0_former\" for hierarchy \"f0_former:inst106\"" {  } { { "DCE01_3.bdf" "inst106" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2872 2536 2632 2968 "inst106" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stbus_ctrl3 stbus_ctrl3:inst1 " "Elaborating entity \"stbus_ctrl3\" for hierarchy \"stbus_ctrl3:inst1\"" {  } { { "DCE01_3.bdf" "inst1" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3304 2776 3032 3432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_seq2 test_seq2:inst121 " "Elaborating entity \"test_seq2\" for hierarchy \"test_seq2:inst121\"" {  } { { "DCE01_3.bdf" "inst121" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3720 3864 4016 3880 "inst121" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652167 ""}
{ "Warning" "WSGN_SEARCH_FILE" "net_ctrl.bdf 1 1 " "Using design file net_ctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 net_ctrl " "Found entity 1: net_ctrl" {  } { { "net_ctrl.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/net_ctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713433652169 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713433652169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "net_ctrl net_ctrl:inst110 " "Elaborating entity \"net_ctrl\" for hierarchy \"net_ctrl:inst110\"" {  } { { "DCE01_3.bdf" "inst110" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 952 2520 2712 1240 "inst110" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div5 div5:inst150 " "Elaborating entity \"div5\" for hierarchy \"div5:inst150\"" {  } { { "DCE01_3.bdf" "inst150" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { -248 2176 2360 -144 "inst150" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433652169 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|8~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|8~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 168 480 544 208 "8" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713433652374 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst12|8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|8~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|8~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 168 480 544 208 "8" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713433652374 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst1|8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst132~0 " "Found clock multiplexer inst132~0" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2720 3272 3336 2768 "inst132" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713433652374 "|DCE01_3|inst132~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|7~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|7~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 112 480 544 152 "7" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713433652374 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst1|7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst183~0 " "Found clock multiplexer inst183~0" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2784 3272 3336 2832 "inst183" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713433652374 "|DCE01_3|inst183~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|7~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|7~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 112 480 544 152 "7" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713433652374 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst12|7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unifilter4:inst184\|65~0 " "Found clock multiplexer unifilter4:inst184\|65~0" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 152 616 680 192 "65" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713433652374 "|DCE01_3|unifilter4:inst184|65~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "slctr:inst118\|2~0 " "Found clock multiplexer slctr:inst118\|2~0" {  } { { "slctr.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/slctr.bdf" { { 72 344 408 112 "2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713433652374 "|DCE01_3|slctr:inst118|2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unifilter4:inst128\|65~0 " "Found clock multiplexer unifilter4:inst128\|65~0" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 152 616 680 192 "65" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713433652374 "|DCE01_3|unifilter4:inst128|65~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unifilter4:inst129\|65~0 " "Found clock multiplexer unifilter4:inst129\|65~0" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 152 616 680 192 "65" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713433652374 "|DCE01_3|unifilter4:inst129|65~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1713433652374 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst136 unifilter4:inst128\|74 " "Converted the fan-out from the tri-state buffer \"inst136\" to the node \"unifilter4:inst128\|74\" into an OR gate" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2720 4096 4144 2752 "inst136" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713433652674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst135 unifilter4:inst129\|74 " "Converted the fan-out from the tri-state buffer \"inst135\" to the node \"unifilter4:inst129\|74\" into an OR gate" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2864 4136 4184 2896 "inst135" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713433652674 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713433652674 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 456 984 1048 536 "inst111" "" } } } } { "stbus_ctrl3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl3.bdf" { { 448 672 736 544 "25" "" } } } } { "db/shift_taps_umn.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_umn.tdf" 40 2 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 456 880 944 536 "inst112" "" } } } } { "test_seq2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/test_seq2.bdf" { { 584 1392 1456 664 "38" "" } } } } { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 720 328 392 800 "79" "" } } } } { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 720 472 536 800 "80" "" } } } } { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 136 752 816 216 "59" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713433652676 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713433652676 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unifilter4:inst184\|129 unifilter4:inst184\|129~_emulated unifilter4:inst184\|129~1 " "Register \"unifilter4:inst184\|129\" is converted into an equivalent circuit using register \"unifilter4:inst184\|129~_emulated\" and latch \"unifilter4:inst184\|129~1\"" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 344 752 816 424 "129" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713433652676 "|DCE01_3|unifilter4:inst184|129"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unifilter4:inst128\|129 unifilter4:inst128\|129~_emulated unifilter4:inst128\|129~1 " "Register \"unifilter4:inst128\|129\" is converted into an equivalent circuit using register \"unifilter4:inst128\|129~_emulated\" and latch \"unifilter4:inst128\|129~1\"" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 344 752 816 424 "129" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713433652676 "|DCE01_3|unifilter4:inst128|129"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unifilter4:inst129\|129 unifilter4:inst129\|129~_emulated unifilter4:inst129\|129~1 " "Register \"unifilter4:inst129\|129\" is converted into an equivalent circuit using register \"unifilter4:inst129\|129~_emulated\" and latch \"unifilter4:inst129\|129~1\"" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 344 752 816 424 "129" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713433652676 "|DCE01_3|unifilter4:inst129|129"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713433652676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE0 VCC " "Pin \"PMODE0\" is stuck at VCC" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 80 568 744 96 "PMODE0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713433652732 "|DCE01_3|PMODE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE1 VCC " "Pin \"PMODE1\" is stuck at VCC" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 104 568 744 120 "PMODE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713433652732 "|DCE01_3|PMODE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE2 GND " "Pin \"PMODE2\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 128 568 744 144 "PMODE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713433652732 "|DCE01_3|PMODE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOUT_DIS_DTS GND " "Pin \"LOUT_DIS_DTS\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 96 2096 2272 112 "LOUT_DIS_DTS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713433652732 "|DCE01_3|LOUT_DIS_DTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "WP_SPI_EEPROM VCC " "Pin \"WP_SPI_EEPROM\" is stuck at VCC" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 8 2096 2272 24 "WP_SPI_EEPROM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713433652732 "|DCE01_3|WP_SPI_EEPROM"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS0 GND " "Pin \"MS0\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2304 4192 4368 2320 "MS0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713433652732 "|DCE01_3|MS0"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS1 GND " "Pin \"MS1\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2328 4192 4368 2344 "MS1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713433652732 "|DCE01_3|MS1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713433652732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713433652831 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433653388 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Analysis & Synthesis" 0 -1 1713433653509 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DCE01_3.sdc " "Synopsys Design Constraints File file not found: 'DCE01_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1713433653510 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1713433653510 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1713433653512 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Analysis & Synthesis" 0 -1 1713433653515 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Analysis & Synthesis" 0 -1 1713433653516 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Analysis & Synthesis" 0 -1 1713433653516 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: datac  to: combout " "Cell: inst128\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: datac  to: combout " "Cell: inst128\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: datac  to: combout " "Cell: inst128\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: datac  to: combout " "Cell: inst129\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: datac  to: combout " "Cell: inst129\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: datac  to: combout " "Cell: inst129\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: datac  to: combout " "Cell: inst184\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datac  to: combout " "Cell: inst184\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: datac  to: combout " "Cell: inst184\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datad  to: combout " "Cell: inst184\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433653516 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Analysis & Synthesis" 0 -1 1713433653516 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433653519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433653526 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Analysis & Synthesis" 0 -1 1713433653527 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433653574 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1713433653630 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433653633 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1713433653640 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433653641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713433653769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713433653769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "425 " "Implemented 425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713433653809 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713433653809 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713433653809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "372 " "Implemented 372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713433653809 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713433653809 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713433653809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713433653809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713433653822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 12:47:33 2024 " "Processing ended: Thu Apr 18 12:47:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713433653822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713433653822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713433653822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713433653822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713433655095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713433655096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 12:47:34 2024 " "Processing started: Thu Apr 18 12:47:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713433655096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713433655096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DCE01_3 -c DCE01_3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DCE01_3 -c DCE01_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713433655096 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713433655121 ""}
{ "Info" "0" "" "Project  = DCE01_3" {  } {  } 0 0 "Project  = DCE01_3" 0 0 "Fitter" 0 0 1713433655122 ""}
{ "Info" "0" "" "Revision = DCE01_3" {  } {  } 0 0 "Revision = DCE01_3" 0 0 "Fitter" 0 0 1713433655122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713433655185 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DCE01_3 EP4CE6E22I7 " "Selected device EP4CE6E22I7 for design \"DCE01_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713433655189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713433655236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713433655236 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 CPU_NET_RCV " "Input \"CPU_NET_RCV\" that is fed by the compensated output clock of PLL \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 904 2808 2984 920 "CPU_NET_RCV" "" } } } } { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 0 0 } } { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1713433655267 ""}  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 0 0 } } { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1713433655267 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 16 5 0 0 " "Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713433655270 ""}  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713433655270 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] 16 25 0 0 " "Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713433655271 ""}  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713433655271 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713433655318 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713433655359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713433655359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713433655359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22A7 " "Device EP4CE6E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713433655359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713433655359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713433655359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713433655359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713433655359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713433655359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713433655359 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713433655359 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713433655363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713433655363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713433655363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713433655363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCEO~" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713433655363 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713433655363 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713433655364 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1713433655373 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 16 5 0 0 " "Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713433655586 ""}  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713433655586 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] 16 25 0 0 " "Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713433655588 ""}  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713433655588 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713433655739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DCE01_3.sdc " "Synopsys Design Constraints File file not found: 'DCE01_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713433655740 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713433655741 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713433655742 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1713433655745 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1713433655745 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1713433655745 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: datac  to: combout " "Cell: inst128\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: datac  to: combout " "Cell: inst128\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: datac  to: combout " "Cell: inst128\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: datac  to: combout " "Cell: inst129\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: datac  to: combout " "Cell: inst129\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: datac  to: combout " "Cell: inst129\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: datac  to: combout " "Cell: inst184\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datac  to: combout " "Cell: inst184\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: datac  to: combout " "Cell: inst184\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datad  to: combout " "Cell: inst184\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433655745 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1713433655745 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713433655748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713433655753 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713433655753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713433655799 ""}  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713433655799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713433655799 ""}  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713433655799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713433655799 ""}  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 664 256 432 680 "CLK_50MHz" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713433655799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|7  " "Automatically promoted node DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TEST_PIN_A1~output " "Destination node TEST_PIN_A1~output" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3520 3336 3512 3536 "TEST_PIN_A1" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713433655799 ""}  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 112 480 544 152 "7" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713433655799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|8  " "Automatically promoted node DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TEST_PIN_A4~output " "Destination node TEST_PIN_A4~output" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3536 3336 3512 3552 "TEST_PIN_A4" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713433655799 ""}  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 168 480 544 208 "8" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713433655799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|7  " "Automatically promoted node DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TEST_PIN_C1~output " "Destination node TEST_PIN_C1~output" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3552 3336 3512 3568 "TEST_PIN_C1" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713433655799 ""}  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 112 480 544 152 "7" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713433655799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|8  " "Automatically promoted node DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TEST_PIN_C4~output " "Destination node TEST_PIN_C4~output" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3568 3336 3512 3584 "TEST_PIN_C4" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713433655799 ""}  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 168 480 544 208 "8" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713433655799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div5-1123:inst120\|82  " "Automatically promoted node div5-1123:inst120\|82 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C4~output " "Destination node C4~output" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2600 4384 4560 2616 "C4" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|6 " "Destination node f0_former:inst106\|6" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 432 496 472 "6" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|7 " "Destination node f0_former:inst106\|7" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 560 624 472 "7" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|11 " "Destination node f0_former:inst106\|11" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 688 752 472 "11" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|15 " "Destination node f0_former:inst106\|15" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 816 880 472 "15" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|14 " "Destination node f0_former:inst106\|14" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 944 1008 472 "14" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|19 " "Destination node f0_former:inst106\|19" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 1072 1136 472 "19" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|18 " "Destination node f0_former:inst106\|18" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 1200 1264 472 "18" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|23 " "Destination node f0_former:inst106\|23" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 1328 1392 472 "23" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|22 " "Destination node f0_former:inst106\|22" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 1456 1520 472 "22" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1713433655799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713433655799 ""}  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 512 1296 1360 552 "82" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713433655799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst132  " "Automatically promoted node inst132 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|26 " "Destination node shrg_ctrl9:inst5\|26" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 888 536 600 984 "26" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|25 " "Destination node shrg_ctrl9:inst5\|25" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 744 536 600 840 "25" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|24 " "Destination node shrg_ctrl9:inst5\|24" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 600 536 600 696 "24" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|23 " "Destination node shrg_ctrl9:inst5\|23" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 456 536 600 552 "23" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|21 " "Destination node shrg_ctrl9:inst5\|21" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 168 536 600 264 "21" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|31 " "Destination node shrg_ctrl9:inst5\|31" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1176 536 600 1272 "31" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|27 " "Destination node shrg_ctrl9:inst5\|27" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1032 536 600 1128 "27" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|22 " "Destination node shrg_ctrl9:inst5\|22" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 312 536 600 408 "22" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|38 " "Destination node shrg_ctrl9:inst5\|38" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1320 536 600 1416 "38" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|139 " "Destination node shrg_ctrl9:inst5\|139" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 104 1656 1720 184 "139" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1713433655799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713433655799 ""}  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2720 3272 3336 2768 "inst132" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713433655799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst183  " "Automatically promoted node inst183 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|139 " "Destination node shrg_ctrl9:inst5\|139" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 104 1656 1720 184 "139" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|57~0 " "Destination node shrg_ctrl9:inst5\|57~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1424 424 488 1464 "57" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|27~1 " "Destination node shrg_ctrl9:inst5\|27~1" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1032 536 600 1128 "27" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|31~0 " "Destination node shrg_ctrl9:inst5\|31~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1176 536 600 1272 "31" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|38~0 " "Destination node shrg_ctrl9:inst5\|38~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1320 536 600 1416 "38" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|22~0 " "Destination node shrg_ctrl9:inst5\|22~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 312 536 600 408 "22" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|21~0 " "Destination node shrg_ctrl9:inst5\|21~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 168 536 600 264 "21" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|26~0 " "Destination node shrg_ctrl9:inst5\|26~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 888 536 600 984 "26" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|25~0 " "Destination node shrg_ctrl9:inst5\|25~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 744 536 600 840 "25" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|24~1 " "Destination node shrg_ctrl9:inst5\|24~1" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 600 536 600 696 "24" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713433655800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1713433655800 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713433655800 ""}  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2784 3272 3336 2832 "inst183" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713433655800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713433655967 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713433655968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713433655968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713433655970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713433655971 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713433655972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713433655972 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713433655972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713433656050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713433656050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713433656050 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1 0 " "PLL \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1 driven by altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1\" is driven by altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 0 0 } } { "altpll2.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 40 1544 1800 192 "inst176" "" } } } } { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1713433656067 ""}  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 0 0 } } { "altpll2.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 40 1544 1800 192 "inst176" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1713433656067 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1713433656077 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1713433656368 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLR_SHFTRG_MOSI " "Node \"CLR_SHFTRG_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLR_SHFTRG_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713433656377 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1713433656377 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713433656377 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713433656380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713433656697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713433656879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713433656892 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713433658199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713433658200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713433658421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+02 ns 2.7% " "7e+02 ns of routing delay (approximately 2.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1713433659663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713433659851 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713433659851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713433661867 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713433661867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713433661869 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.05 " "Total time spent on timing analysis during the Fitter is 2.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713433661959 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713433661968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713433662102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713433662102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713433662277 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713433662872 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 0 " "PLL \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 0 0 } } { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1713433663104 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1713433663110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/output_files/DCE01_3.fit.smsg " "Generated suppressed messages file /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/output_files/DCE01_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713433663155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1118 " "Peak virtual memory: 1118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713433663376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 12:47:43 2024 " "Processing ended: Thu Apr 18 12:47:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713433663376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713433663376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713433663376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713433663376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713433664649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713433664649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 12:47:44 2024 " "Processing started: Thu Apr 18 12:47:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713433664649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713433664649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DCE01_3 -c DCE01_3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DCE01_3 -c DCE01_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713433664650 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713433664982 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713433664990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713433665567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 12:47:45 2024 " "Processing ended: Thu Apr 18 12:47:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713433665567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713433665567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713433665567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713433665567 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713433666215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713433666758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713433666759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 12:47:46 2024 " "Processing started: Thu Apr 18 12:47:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713433666759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713433666759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DCE01_3 -c DCE01_3 " "Command: quartus_sta DCE01_3 -c DCE01_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713433666759 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713433666783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713433666839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433666882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433666882 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713433667004 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DCE01_3.sdc " "Synopsys Design Constraints File file not found: 'DCE01_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713433667015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667015 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50MHz CLK_50MHz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50MHz CLK_50MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713433667017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst176\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst176\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713433667017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst169\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst169\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713433667017 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713433667017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667017 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCK SCK " "create_clock -period 1.000 -name SCK SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JUMP_1 JUMP_1 " "create_clock -period 1.000 -name JUMP_1 JUMP_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst129\|79 unifilter4:inst129\|79 " "create_clock -period 1.000 -name unifilter4:inst129\|79 unifilter4:inst129\|79" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst129\|81 unifilter4:inst129\|81 " "create_clock -period 1.000 -name unifilter4:inst129\|81 unifilter4:inst129\|81" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst129\|59 unifilter4:inst129\|59 " "create_clock -period 1.000 -name unifilter4:inst129\|59 unifilter4:inst129\|59" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst129\|80 unifilter4:inst129\|80 " "create_clock -period 1.000 -name unifilter4:inst129\|80 unifilter4:inst129\|80" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst128\|79 unifilter4:inst128\|79 " "create_clock -period 1.000 -name unifilter4:inst128\|79 unifilter4:inst128\|79" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst128\|59 unifilter4:inst128\|59 " "create_clock -period 1.000 -name unifilter4:inst128\|59 unifilter4:inst128\|59" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWR_ON PWR_ON " "create_clock -period 1.000 -name PWR_ON PWR_ON" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst128\|80 unifilter4:inst128\|80 " "create_clock -period 1.000 -name unifilter4:inst128\|80 unifilter4:inst128\|80" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst128\|81 unifilter4:inst128\|81 " "create_clock -period 1.000 -name unifilter4:inst128\|81 unifilter4:inst128\|81" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shrg_ctrl9:inst5\|inst4 shrg_ctrl9:inst5\|inst4 " "create_clock -period 1.000 -name shrg_ctrl9:inst5\|inst4 shrg_ctrl9:inst5\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst184\|79 unifilter4:inst184\|79 " "create_clock -period 1.000 -name unifilter4:inst184\|79 unifilter4:inst184\|79" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst184\|81 unifilter4:inst184\|81 " "create_clock -period 1.000 -name unifilter4:inst184\|81 unifilter4:inst184\|81" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst184\|59 unifilter4:inst184\|59 " "create_clock -period 1.000 -name unifilter4:inst184\|59 unifilter4:inst184\|59" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst184\|80 unifilter4:inst184\|80 " "create_clock -period 1.000 -name unifilter4:inst184\|80 unifilter4:inst184\|80" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst38 inst38 " "create_clock -period 1.000 -name inst38 inst38" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name net_ctrl:inst110\|42 net_ctrl:inst110\|42 " "create_clock -period 1.000 -name net_ctrl:inst110\|42 net_ctrl:inst110\|42" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst66 inst66 " "create_clock -period 1.000 -name inst66 inst66" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713433667018 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713433667018 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713433667020 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713433667021 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713433667021 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: datab  to: combout " "Cell: inst128\|129~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: dataa  to: combout " "Cell: inst128\|65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: datab  to: combout " "Cell: inst128\|70  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: datad  to: combout " "Cell: inst129\|129~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: dataa  to: combout " "Cell: inst129\|65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: dataa  to: combout " "Cell: inst129\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: datad  to: combout " "Cell: inst184\|129~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datab  to: combout " "Cell: inst184\|65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: dataa  to: combout " "Cell: inst184\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datab  to: combout " "Cell: inst184\|74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667021 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713433667021 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713433667022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713433667027 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713433667028 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1713433667031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713433667081 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713433667081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.372 " "Worst-case setup slack is -10.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.372            -754.026 SCK  " "  -10.372            -754.026 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.074            -578.017 JUMP_1  " "   -9.074            -578.017 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.754            -487.396 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.754            -487.396 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.402              -6.402 unifilter4:inst184\|59  " "   -6.402              -6.402 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.061             -13.777 PWR_ON  " "   -6.061             -13.777 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.586              -7.636 CLK_50MHz  " "   -5.586              -7.636 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.746              -5.426 unifilter4:inst184\|80  " "   -4.746              -5.426 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.746              -5.077 unifilter4:inst184\|79  " "   -4.746              -5.077 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.043              -4.043 unifilter4:inst184\|81  " "   -4.043              -4.043 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.796             -13.943 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.796             -13.943 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.295              -2.295 unifilter4:inst129\|59  " "   -2.295              -2.295 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.972              -1.972 unifilter4:inst128\|59  " "   -1.972              -1.972 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576              -2.286 unifilter4:inst128\|80  " "   -1.576              -2.286 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.511              -1.905 unifilter4:inst128\|79  " "   -1.511              -1.905 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437              -1.437 unifilter4:inst128\|81  " "   -1.437              -1.437 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.364             -10.023 inst66  " "   -1.364             -10.023 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121              -1.595 unifilter4:inst129\|79  " "   -1.121              -1.595 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.967              -1.413 unifilter4:inst129\|80  " "   -0.967              -1.413 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -0.646 unifilter4:inst129\|81  " "   -0.646              -0.646 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 inst38  " "   -0.002              -0.002 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 shrg_ctrl9:inst5\|inst4  " "    0.203               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.166 " "Worst-case hold slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166              -6.108 JUMP_1  " "   -3.166              -6.108 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.359              -6.115 PWR_ON  " "   -2.359              -6.115 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.739             -12.188 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.739             -12.188 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.092 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.070              -0.092 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.031 inst66  " "   -0.031              -0.031 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 SCK  " "    0.368               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLK_50MHz  " "    0.401               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 shrg_ctrl9:inst5\|inst4  " "    0.449               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 unifilter4:inst128\|81  " "    0.449               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 unifilter4:inst129\|81  " "    0.449               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 unifilter4:inst184\|81  " "    0.449               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 unifilter4:inst129\|79  " "    0.513               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 unifilter4:inst129\|80  " "    0.540               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 unifilter4:inst184\|79  " "    0.563               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 unifilter4:inst128\|79  " "    0.591               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 inst38  " "    0.637               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 unifilter4:inst128\|80  " "    0.730               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 unifilter4:inst184\|80  " "    0.751               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 unifilter4:inst184\|59  " "    0.905               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 unifilter4:inst129\|59  " "    1.008               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 unifilter4:inst128\|59  " "    1.043               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.988 " "Worst-case recovery slack is -7.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.988            -231.356 SCK  " "   -7.988            -231.356 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.669            -319.490 JUMP_1  " "   -7.669            -319.490 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.959            -284.176 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.959            -284.176 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.919              -2.919 unifilter4:inst129\|59  " "   -2.919              -2.919 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.913              -2.913 unifilter4:inst129\|79  " "   -2.913              -2.913 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.719              -2.719 unifilter4:inst128\|80  " "   -2.719              -2.719 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.592              -2.592 unifilter4:inst184\|80  " "   -2.592              -2.592 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125             -19.125 inst66  " "   -2.125             -19.125 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.046              -2.046 unifilter4:inst129\|81  " "   -2.046              -2.046 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.748              -1.748 unifilter4:inst128\|81  " "   -1.748              -1.748 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723              -1.723 unifilter4:inst129\|80  " "   -1.723              -1.723 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.658              -1.658 unifilter4:inst128\|79  " "   -1.658              -1.658 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592              -1.592 net_ctrl:inst110\|42  " "   -1.592              -1.592 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.541             -25.021 CLK_50MHz  " "   -1.541             -25.021 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457              -1.457 shrg_ctrl9:inst5\|inst4  " "   -1.457              -1.457 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.440              -1.440 unifilter4:inst184\|81  " "   -1.440              -1.440 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.397              -1.397 unifilter4:inst184\|79  " "   -1.397              -1.397 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.316              -6.712 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.316              -6.712 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.225              -1.225 unifilter4:inst128\|59  " "   -1.225              -1.225 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187              -2.374 inst38  " "   -1.187              -2.374 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.051              -1.051 unifilter4:inst184\|59  " "   -1.051              -1.051 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720              -1.358 PWR_ON  " "   -0.720              -1.358 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.995 " "Worst-case removal slack is -1.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.995             -41.785 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.995             -41.785 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599              -3.299 PWR_ON  " "   -1.599              -3.299 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969              -7.644 JUMP_1  " "   -0.969              -7.644 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611              -0.873 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.611              -0.873 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 CLK_50MHz  " "    0.131               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 SCK  " "    0.452               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 net_ctrl:inst110\|42  " "    0.534               0.000 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 inst66  " "    1.046               0.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.142               0.000 inst38  " "    1.142               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 unifilter4:inst184\|59  " "    1.213               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.385               0.000 unifilter4:inst128\|59  " "    1.385               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.423               0.000 shrg_ctrl9:inst5\|inst4  " "    1.423               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.451               0.000 unifilter4:inst184\|81  " "    1.451               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.475               0.000 unifilter4:inst129\|80  " "    1.475               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.507               0.000 unifilter4:inst184\|79  " "    1.507               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 unifilter4:inst128\|81  " "    1.513               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.517               0.000 unifilter4:inst128\|79  " "    1.517               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.715               0.000 unifilter4:inst129\|81  " "    1.715               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.534               0.000 unifilter4:inst128\|80  " "    2.534               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.635               0.000 unifilter4:inst129\|79  " "    2.635               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.651               0.000 unifilter4:inst184\|80  " "    2.651               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.999               0.000 unifilter4:inst129\|59  " "    2.999               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -310.240 JUMP_1  " "   -3.000            -310.240 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -164.580 SCK  " "   -3.000            -164.580 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 PWR_ON  " "   -3.000             -10.710 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 inst66  " "   -1.285             -11.565 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 inst38  " "   -1.285              -2.570 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|79  " "   -1.285              -2.570 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|80  " "   -1.285              -2.570 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|81  " "   -1.285              -2.570 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|79  " "   -1.285              -2.570 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|80  " "   -1.285              -2.570 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|81  " "   -1.285              -2.570 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|79  " "   -1.285              -2.570 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|80  " "   -1.285              -2.570 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|81  " "   -1.285              -2.570 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 net_ctrl:inst110\|42  " "   -1.285              -1.285 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 shrg_ctrl9:inst5\|inst4  " "   -1.285              -1.285 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst128\|59  " "   -1.285              -1.285 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst129\|59  " "   -1.285              -1.285 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst184\|59  " "   -1.285              -1.285 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.840               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.840               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.525               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.525               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 CLK_50MHz  " "    9.730               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667107 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433667464 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713433667464 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1713433667472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713433667489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713433667671 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713433667727 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713433667727 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713433667728 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: datab  to: combout " "Cell: inst128\|129~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: dataa  to: combout " "Cell: inst128\|65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: datab  to: combout " "Cell: inst128\|70  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: datad  to: combout " "Cell: inst129\|129~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: dataa  to: combout " "Cell: inst129\|65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: dataa  to: combout " "Cell: inst129\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: datad  to: combout " "Cell: inst184\|129~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datab  to: combout " "Cell: inst184\|65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: dataa  to: combout " "Cell: inst184\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datab  to: combout " "Cell: inst184\|74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433667728 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713433667728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713433667733 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713433667753 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713433667753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.245 " "Worst-case setup slack is -9.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.245            -672.427 SCK  " "   -9.245            -672.427 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.080            -518.623 JUMP_1  " "   -8.080            -518.623 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.733            -427.345 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.733            -427.345 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.581              -5.581 unifilter4:inst184\|59  " "   -5.581              -5.581 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.183             -11.094 PWR_ON  " "   -5.183             -11.094 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.108              -6.813 CLK_50MHz  " "   -5.108              -6.813 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.031              -4.303 unifilter4:inst184\|79  " "   -4.031              -4.303 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.018              -4.573 unifilter4:inst184\|80  " "   -4.018              -4.573 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.479              -3.479 unifilter4:inst184\|81  " "   -3.479              -3.479 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.514             -12.590 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.514             -12.590 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.112              -2.112 unifilter4:inst129\|59  " "   -2.112              -2.112 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.750              -1.750 unifilter4:inst128\|59  " "   -1.750              -1.750 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305              -1.305 unifilter4:inst128\|81  " "   -1.305              -1.305 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176              -1.744 unifilter4:inst128\|80  " "   -1.176              -1.744 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.140              -1.437 unifilter4:inst128\|79  " "   -1.140              -1.437 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076              -7.707 inst66  " "   -1.076              -7.707 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802              -1.156 unifilter4:inst129\|79  " "   -0.802              -1.156 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -1.009 unifilter4:inst129\|80  " "   -0.667              -1.009 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616              -0.616 unifilter4:inst129\|81  " "   -0.616              -0.616 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 inst38  " "    0.124               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 shrg_ctrl9:inst5\|inst4  " "    0.320               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.950 " "Worst-case hold slack is -2.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.950             -13.344 JUMP_1  " "   -2.950             -13.344 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.191              -5.733 PWR_ON  " "   -2.191              -5.733 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850             -32.476 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.850             -32.476 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240              -0.620 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.240              -0.620 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.061 inst66  " "   -0.061              -0.061 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CLK_50MHz  " "    0.330               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 SCK  " "    0.360               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 shrg_ctrl9:inst5\|inst4  " "    0.382               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 unifilter4:inst128\|81  " "    0.382               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 unifilter4:inst129\|81  " "    0.382               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 unifilter4:inst184\|81  " "    0.382               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 unifilter4:inst129\|79  " "    0.460               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 unifilter4:inst129\|80  " "    0.510               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 unifilter4:inst184\|79  " "    0.535               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 unifilter4:inst128\|79  " "    0.547               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 inst38  " "    0.567               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 unifilter4:inst128\|80  " "    0.665               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 unifilter4:inst184\|80  " "    0.674               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 unifilter4:inst184\|59  " "    0.788               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 unifilter4:inst129\|59  " "    0.895               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 unifilter4:inst128\|59  " "    0.921               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.348 " "Worst-case recovery slack is -7.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.348            -214.826 SCK  " "   -7.348            -214.826 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.971            -292.440 JUMP_1  " "   -6.971            -292.440 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.328            -243.032 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.328            -243.032 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.676              -2.676 unifilter4:inst129\|59  " "   -2.676              -2.676 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.547              -2.547 unifilter4:inst129\|79  " "   -2.547              -2.547 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.379              -2.379 unifilter4:inst128\|80  " "   -2.379              -2.379 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.372              -2.372 unifilter4:inst184\|80  " "   -2.372              -2.372 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.795             -16.155 inst66  " "   -1.795             -16.155 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720              -1.720 unifilter4:inst129\|81  " "   -1.720              -1.720 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.548              -1.548 unifilter4:inst129\|80  " "   -1.548              -1.548 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489              -1.489 unifilter4:inst128\|79  " "   -1.489              -1.489 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448              -1.448 unifilter4:inst128\|81  " "   -1.448              -1.448 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.339              -1.339 net_ctrl:inst110\|42  " "   -1.339              -1.339 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.251              -1.251 unifilter4:inst184\|79  " "   -1.251              -1.251 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191             -18.066 CLK_50MHz  " "   -1.191             -18.066 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135              -1.135 unifilter4:inst128\|59  " "   -1.135              -1.135 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117              -1.117 unifilter4:inst184\|81  " "   -1.117              -1.117 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.114              -6.177 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.114              -6.177 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.109              -1.109 shrg_ctrl9:inst5\|inst4  " "   -1.109              -1.109 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.981              -0.981 unifilter4:inst184\|59  " "   -0.981              -0.981 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -1.718 inst38  " "   -0.859              -1.718 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -0.627 PWR_ON  " "   -0.361              -0.627 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.906 " "Worst-case removal slack is -1.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906             -48.968 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.906             -48.968 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436              -2.957 PWR_ON  " "   -1.436              -2.957 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -9.374 JUMP_1  " "   -0.878              -9.374 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -1.061 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.513              -1.061 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 CLK_50MHz  " "    0.221               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 SCK  " "    0.293               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 net_ctrl:inst110\|42  " "    0.420               0.000 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.943               0.000 inst66  " "    0.943               0.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 unifilter4:inst184\|59  " "    1.045               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 inst38  " "    1.054               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204               0.000 unifilter4:inst128\|59  " "    1.204               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247               0.000 unifilter4:inst129\|80  " "    1.247               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.273               0.000 unifilter4:inst128\|79  " "    1.273               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 unifilter4:inst184\|81  " "    1.307               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.315               0.000 shrg_ctrl9:inst5\|inst4  " "    1.315               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 unifilter4:inst184\|79  " "    1.322               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 unifilter4:inst128\|81  " "    1.377               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.570               0.000 unifilter4:inst129\|81  " "    1.570               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.126               0.000 unifilter4:inst128\|80  " "    2.126               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.220               0.000 unifilter4:inst129\|79  " "    2.220               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.234               0.000 unifilter4:inst184\|80  " "    2.234               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.578               0.000 unifilter4:inst129\|59  " "    2.578               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -274.867 JUMP_1  " "   -3.000            -274.867 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -163.604 SCK  " "   -3.000            -163.604 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 PWR_ON  " "   -3.000             -10.710 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 inst66  " "   -1.285             -11.565 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 inst38  " "   -1.285              -2.570 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|79  " "   -1.285              -2.570 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|80  " "   -1.285              -2.570 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|81  " "   -1.285              -2.570 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|79  " "   -1.285              -2.570 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|80  " "   -1.285              -2.570 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|81  " "   -1.285              -2.570 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|79  " "   -1.285              -2.570 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|80  " "   -1.285              -2.570 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|81  " "   -1.285              -2.570 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 net_ctrl:inst110\|42  " "   -1.285              -1.285 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 shrg_ctrl9:inst5\|inst4  " "   -1.285              -1.285 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst128\|59  " "   -1.285              -1.285 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst129\|59  " "   -1.285              -1.285 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst184\|59  " "   -1.285              -1.285 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.734               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.734               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.155               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.155               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.755               0.000 CLK_50MHz  " "    9.755               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433667819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433667819 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433668503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433668503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433668503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433668503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.124 ns " "Worst Case Available Settling Time: 0.124 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433668503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433668503 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713433668503 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1713433668516 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713433668593 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713433668594 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713433668594 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: datab  to: combout " "Cell: inst128\|129~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: dataa  to: combout " "Cell: inst128\|65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: datab  to: combout " "Cell: inst128\|70  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: datad  to: combout " "Cell: inst129\|129~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: dataa  to: combout " "Cell: inst129\|65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: dataa  to: combout " "Cell: inst129\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: datad  to: combout " "Cell: inst184\|129~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datab  to: combout " "Cell: inst184\|65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: dataa  to: combout " "Cell: inst184\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datab  to: combout " "Cell: inst184\|74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713433668594 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713433668594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713433668599 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713433668607 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713433668607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.952 " "Worst-case setup slack is -4.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.952            -346.124 SCK  " "   -4.952            -346.124 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.394            -272.498 JUMP_1  " "   -4.394            -272.498 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.896            -251.808 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.896            -251.808 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.094              -3.094 unifilter4:inst184\|59  " "   -3.094              -3.094 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.019              -6.787 PWR_ON  " "   -3.019              -6.787 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.553              -3.177 CLK_50MHz  " "   -2.553              -3.177 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.446              -2.446 unifilter4:inst184\|80  " "   -2.446              -2.446 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.435              -2.435 unifilter4:inst184\|79  " "   -2.435              -2.435 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.070              -2.070 unifilter4:inst184\|81  " "   -2.070              -2.070 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260              -6.545 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.260              -6.545 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.946              -0.951 unifilter4:inst128\|80  " "   -0.946              -0.951 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.911              -0.911 unifilter4:inst128\|79  " "   -0.911              -0.911 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706              -0.706 unifilter4:inst129\|59  " "   -0.706              -0.706 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -0.680 unifilter4:inst129\|79  " "   -0.680              -0.680 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610              -0.610 unifilter4:inst128\|59  " "   -0.610              -0.610 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610              -0.610 unifilter4:inst129\|80  " "   -0.610              -0.610 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -0.422 unifilter4:inst128\|81  " "   -0.422              -0.422 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.387 inst66  " "   -0.105              -0.387 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 unifilter4:inst129\|81  " "    0.018               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 inst38  " "    0.564               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 shrg_ctrl9:inst5\|inst4  " "    0.642               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433668616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.395 " "Worst-case hold slack is -1.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.395              -6.721 JUMP_1  " "   -1.395              -6.721 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068              -2.775 PWR_ON  " "   -1.068              -2.775 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420              -6.963 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.420              -6.963 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -0.295 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.130              -0.295 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.033 inst66  " "   -0.033              -0.033 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 SCK  " "    0.147               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 CLK_50MHz  " "    0.173               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 shrg_ctrl9:inst5\|inst4  " "    0.197               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 unifilter4:inst128\|81  " "    0.197               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 unifilter4:inst129\|81  " "    0.197               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 unifilter4:inst184\|81  " "    0.197               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 unifilter4:inst129\|79  " "    0.198               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 unifilter4:inst129\|80  " "    0.199               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 unifilter4:inst184\|79  " "    0.199               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 unifilter4:inst128\|79  " "    0.218               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 inst38  " "    0.271               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 unifilter4:inst128\|80  " "    0.278               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 unifilter4:inst184\|80  " "    0.306               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 unifilter4:inst184\|59  " "    0.386               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 unifilter4:inst129\|59  " "    0.435               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 unifilter4:inst128\|59  " "    0.447               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433668633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.149 " "Worst-case recovery slack is -4.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.149            -101.341 SCK  " "   -4.149            -101.341 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.594            -156.736 JUMP_1  " "   -3.594            -156.736 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.586            -167.931 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.586            -167.931 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121              -1.121 unifilter4:inst129\|79  " "   -1.121              -1.121 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.115              -1.115 unifilter4:inst129\|59  " "   -1.115              -1.115 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047              -1.047 unifilter4:inst129\|81  " "   -1.047              -1.047 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030              -1.030 unifilter4:inst128\|80  " "   -1.030              -1.030 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.975              -8.775 inst66  " "   -0.975              -8.775 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.925              -0.925 unifilter4:inst184\|80  " "   -0.925              -0.925 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917              -5.608 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.917              -5.608 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915              -0.915 unifilter4:inst128\|81  " "   -0.915              -0.915 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905             -16.090 CLK_50MHz  " "   -0.905             -16.090 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.883              -0.883 shrg_ctrl9:inst5\|inst4  " "   -0.883              -0.883 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -0.755 net_ctrl:inst110\|42  " "   -0.755              -0.755 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752              -0.752 unifilter4:inst184\|81  " "   -0.752              -0.752 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -1.486 inst38  " "   -0.743              -1.486 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673              -1.707 PWR_ON  " "   -0.673              -1.707 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -0.508 unifilter4:inst129\|80  " "   -0.508              -0.508 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -0.488 unifilter4:inst128\|79  " "   -0.488              -0.488 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332              -0.332 unifilter4:inst184\|79  " "   -0.332              -0.332 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -0.291 unifilter4:inst128\|59  " "   -0.291              -0.291 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178              -0.178 unifilter4:inst184\|59  " "   -0.178              -0.178 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433668648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.012 " "Worst-case removal slack is -1.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.012             -17.148 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.012             -17.148 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -1.299 PWR_ON  " "   -0.681              -1.299 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345              -3.369 JUMP_1  " "   -0.345              -3.369 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341              -0.732 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.341              -0.732 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.207 CLK_50MHz  " "   -0.023              -0.207 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 SCK  " "    0.244               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 net_ctrl:inst110\|42  " "    0.441               0.000 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 inst66  " "    0.488               0.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 inst38  " "    0.526               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 shrg_ctrl9:inst5\|inst4  " "    0.671               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 unifilter4:inst184\|81  " "    0.672               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 unifilter4:inst128\|81  " "    0.676               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 unifilter4:inst129\|80  " "    0.737               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 unifilter4:inst129\|81  " "    0.752               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 unifilter4:inst128\|79  " "    0.766               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 unifilter4:inst184\|79  " "    0.791               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 unifilter4:inst184\|59  " "    0.898               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 unifilter4:inst128\|59  " "    1.001               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.285               0.000 unifilter4:inst128\|80  " "    1.285               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 unifilter4:inst129\|79  " "    1.333               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.359               0.000 unifilter4:inst184\|80  " "    1.359               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.835               0.000 unifilter4:inst129\|59  " "    1.835               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433668662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -196.331 JUMP_1  " "   -3.000            -196.331 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -137.573 SCK  " "   -3.000            -137.573 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.194 PWR_ON  " "   -3.000             -10.194 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 inst66  " "   -1.000              -9.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 inst38  " "   -1.000              -2.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst128\|79  " "   -1.000              -2.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst128\|80  " "   -1.000              -2.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst128\|81  " "   -1.000              -2.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst129\|79  " "   -1.000              -2.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst129\|80  " "   -1.000              -2.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst129\|81  " "   -1.000              -2.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst184\|79  " "   -1.000              -2.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst184\|80  " "   -1.000              -2.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst184\|81  " "   -1.000              -2.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 net_ctrl:inst110\|42  " "   -1.000              -1.000 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 shrg_ctrl9:inst5\|inst4  " "   -1.000              -1.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 unifilter4:inst128\|59  " "   -1.000              -1.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 unifilter4:inst129\|59  " "   -1.000              -1.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 unifilter4:inst184\|59  " "   -1.000              -1.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.834               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.834               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.209               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.209               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.425               0.000 CLK_50MHz  " "    9.425               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713433668672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713433668672 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433669761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433669761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433669761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433669761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.564 ns " "Worst Case Available Settling Time: 0.564 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433669761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713433669761 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713433669761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713433670079 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713433670080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713433670195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 12:47:50 2024 " "Processing ended: Thu Apr 18 12:47:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713433670195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713433670195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713433670195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713433670195 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus Prime Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713433671008 ""}
