==39328== Cachegrind, a cache and branch-prediction profiler
==39328== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39328== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39328== Command: ./sift .
==39328== 
--39328-- warning: L3 cache found, using its data for the LL simulation.
--39328-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39328-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39328== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39328== (see section Limitations in user manual)
==39328== NOTE: further instances of this message will not be shown
==39328== 
==39328== I   refs:      3,167,698,658
==39328== I1  misses:            2,197
==39328== LLi misses:            1,851
==39328== I1  miss rate:          0.00%
==39328== LLi miss rate:          0.00%
==39328== 
==39328== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39328== D1  misses:       11,275,716  (  8,838,494 rd   +   2,437,222 wr)
==39328== LLd misses:        3,830,814  (  1,994,775 rd   +   1,836,039 wr)
==39328== D1  miss rate:           1.2% (        1.3%     +         0.8%  )
==39328== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39328== 
==39328== LL refs:          11,277,913  (  8,840,691 rd   +   2,437,222 wr)
==39328== LL misses:         3,832,665  (  1,996,626 rd   +   1,836,039 wr)
==39328== LL miss rate:            0.1% (        0.1%     +         0.6%  )
