// Seed: 242026344
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output tri1 id_2
);
  assign id_2 = -1;
  parameter [1 : 1] id_4 = -1;
  logic id_5 = -1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output tri id_2,
    input uwire id_3,
    input tri0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wand id_7,
    output supply1 id_8,
    output supply0 id_9,
    output wor id_10
    , id_29, id_30,
    input wire id_11,
    input supply0 id_12,
    input wor id_13,
    input tri id_14
    , id_31,
    input tri0 id_15
    , id_32, id_33,
    output wire id_16,
    input wor id_17,
    input tri0 id_18,
    input supply1 id_19,
    input tri1 id_20,
    output uwire id_21,
    input tri id_22,
    input tri0 id_23,
    output tri id_24,
    input wire id_25,
    output tri0 id_26,
    input tri1 id_27
);
  logic [1 'b0 : -1] id_34;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_26
  );
  assign modCall_1.id_1 = 0;
  assign id_30 = -1;
  logic id_35;
  ;
endmodule
