
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 5.36

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.12    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.26    0.26    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    0.41 ^ rd_ptr[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: mem[12][6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[12][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[12][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     3    0.02    0.09    0.35    0.35 ^ mem[12][6]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         mem[12][6] (net)
                  0.09    0.00    0.35 ^ _472_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.15    0.51 ^ _472_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _033_ (net)
                  0.05    0.00    0.51 ^ mem[12][6]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[12][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.12    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.26    0.26    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    0.41 ^ rd_data[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_data[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.35    0.59    0.59 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.35    0.00    0.59 ^ _785_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.01    0.07    0.19    0.78 ^ _785_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _390_ (net)
                  0.07    0.00    0.78 ^ _394_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.18    0.13    0.90 v _394_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _358_ (net)
                  0.18    0.00    0.90 v _771_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     5    0.13    0.31    0.91    1.82 ^ _771_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net21 (net)
                  0.31    0.00    1.82 ^ _392_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.05    0.22    0.18    2.00 v _392_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _378_ (net)
                  0.22    0.00    2.00 v _779_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.12    0.25    2.25 v _779_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _379_ (net)
                  0.12    0.00    2.25 v _683_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.28    2.53 v _683_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _277_ (net)
                  0.12    0.00    2.53 v _684_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.28    0.18    2.71 ^ _684_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _278_ (net)
                  0.28    0.00    2.71 ^ _687_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.22    0.11    2.82 v _687_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _281_ (net)
                  0.22    0.00    2.82 v _691_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.31    1.05    0.65    3.46 ^ _691_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _285_ (net)
                  1.05    0.00    3.46 ^ _770_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.09    0.36    0.41    3.87 ^ _770_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         net33 (net)
                  0.36    0.00    3.87 ^ output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.57    4.44 ^ output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         peek_data[7] (net)
                  0.07    0.00    4.44 ^ peek_data[7] (out)
                                  4.44   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                  5.36   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.12    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.26    0.26    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    0.41 ^ rd_data[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_data[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.35    0.59    0.59 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.35    0.00    0.59 ^ _785_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.01    0.07    0.19    0.78 ^ _785_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _390_ (net)
                  0.07    0.00    0.78 ^ _394_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.18    0.13    0.90 v _394_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _358_ (net)
                  0.18    0.00    0.90 v _771_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     5    0.13    0.31    0.91    1.82 ^ _771_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net21 (net)
                  0.31    0.00    1.82 ^ _392_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.05    0.22    0.18    2.00 v _392_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _378_ (net)
                  0.22    0.00    2.00 v _779_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.12    0.25    2.25 v _779_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _379_ (net)
                  0.12    0.00    2.25 v _683_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.28    2.53 v _683_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _277_ (net)
                  0.12    0.00    2.53 v _684_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.28    0.18    2.71 ^ _684_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _278_ (net)
                  0.28    0.00    2.71 ^ _687_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.22    0.11    2.82 v _687_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _281_ (net)
                  0.22    0.00    2.82 v _691_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.31    1.05    0.65    3.46 ^ _691_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _285_ (net)
                  1.05    0.00    3.46 ^ _770_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.09    0.36    0.41    3.87 ^ _770_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         net33 (net)
                  0.36    0.00    3.87 ^ output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.57    4.44 ^ output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         peek_data[7] (net)
                  0.07    0.00    4.44 ^ peek_data[7] (out)
                                  4.44   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                  5.36   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.7471829652786255

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6240

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.21839770674705505

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9789

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.50    0.50 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.24    0.74 ^ _417_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17    0.91 v _418_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.44    1.35 ^ _775_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.46    1.81 v _397_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
   0.35    2.17 v _407_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.28    2.44 v _408_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    2.65 v _409_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.19    2.84 v _410_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.44    3.28 ^ _493_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.25    3.53 v _674_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    3.53 v wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.53   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -3.53   data arrival time
---------------------------------------------------------
           6.36   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[12][6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[12][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[12][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.35    0.35 ^ mem[12][6]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.51 ^ _472_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.51 ^ mem[12][6]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.51   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[12][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.51   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
4.4355

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
5.3645

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
120.944651

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.62e-02   7.43e-03   8.67e-08   3.37e-02  23.0%
Combinational          6.97e-02   4.31e-02   1.52e-07   1.13e-01  77.0%
Clock                  0.00e+00   0.00e+00   4.11e-07   4.11e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.59e-02   5.05e-02   6.50e-07   1.46e-01 100.0%
                          65.5%      34.5%       0.0%
