{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 14:44:52 2018 " "Info: Processing started: Wed Jan 24 14:44:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } } { "c:/program files/altera quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\] register lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 33.22 MHz 30.1 ns Internal " "Info: Clock \"clk\" has Internal fmax of 33.22 MHz between source register \"lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]\" and destination register \"lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" (period= 30.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.100 ns + Longest register register " "Info: + Longest register to register delay is 26.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\] 1 REG LC2_C47 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C47; Fanout = 5; REG Node = 'lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns LessThan0~0 2 COMB LC5_C46 3 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC5_C46; Fanout = 3; COMB Node = 'LessThan0~0'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] LessThan0~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 7.600 ns LessThan0~35 3 COMB LC1_C46 1 " "Info: 3: + IC(0.500 ns) + CELL(1.700 ns) = 7.600 ns; Loc. = LC1_C46; Fanout = 1; COMB Node = 'LessThan0~35'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { LessThan0~0 LessThan0~35 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 9.600 ns LessThan0~23 4 COMB LC2_C46 1 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 9.600 ns; Loc. = LC2_C46; Fanout = 1; COMB Node = 'LessThan0~23'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { LessThan0~35 LessThan0~23 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 14.700 ns LessThan0~4 5 COMB LC6_C47 1 " "Info: 5: + IC(2.700 ns) + CELL(2.400 ns) = 14.700 ns; Loc. = LC6_C47; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { LessThan0~23 LessThan0~4 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 17.900 ns LessThan0~7 6 COMB LC8_C47 27 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 17.900 ns; Loc. = LC8_C47; Fanout = 27; COMB Node = 'LessThan0~7'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LessThan0~4 LessThan0~7 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 23.600 ns count~13 7 COMB LC7_C48 11 " "Info: 7: + IC(3.000 ns) + CELL(2.700 ns) = 23.600 ns; Loc. = LC7_C48; Fanout = 11; COMB Node = 'count~13'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { LessThan0~7 count~13 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 26.100 ns lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 8 REG LC2_C48 7 " "Info: 8: + IC(0.500 ns) + CELL(2.000 ns) = 26.100 ns; Loc. = LC2_C48; Fanout = 7; REG Node = 'lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { count~13 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.200 ns ( 62.07 % ) " "Info: Total cell delay = 16.200 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.900 ns ( 37.93 % ) " "Info: Total interconnect delay = 9.900 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.100 ns" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] LessThan0~0 LessThan0~35 LessThan0~23 LessThan0~4 LessThan0~7 count~13 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "26.100 ns" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] {} LessThan0~0 {} LessThan0~35 {} LessThan0~23 {} LessThan0~4 {} LessThan0~7 {} count~13 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 2.700ns 0.500ns 0.000ns 2.700ns 0.500ns 3.000ns 0.500ns } { 0.000ns 2.700ns 1.700ns 2.000ns 2.400ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 47 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 47; CLK Node = 'clk'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 2 REG LC2_C48 7 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_C48; Fanout = 7; REG Node = 'lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 47 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 47; CLK Node = 'clk'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\] 2 REG LC2_C47 5 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_C47; Fanout = 5; REG Node = 'lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.100 ns" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] LessThan0~0 LessThan0~35 LessThan0~23 LessThan0~4 LessThan0~7 count~13 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "26.100 ns" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] {} LessThan0~0 {} LessThan0~35 {} LessThan0~23 {} LessThan0~4 {} LessThan0~7 {} count~13 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 2.700ns 0.500ns 0.000ns 2.700ns 0.500ns 3.000ns 0.500ns } { 0.000ns 2.700ns 1.700ns 2.000ns 2.400ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rs_flipflop:main_rs\|q count_up clk 14.900 ns register " "Info: tsu for register \"rs_flipflop:main_rs\|q\" (data pin = \"count_up\", clock pin = \"clk\") is 14.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.300 ns + Longest pin register " "Info: + Longest pin to register delay is 19.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns count_up 1 PIN PIN_29 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 2; PIN Node = 'count_up'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_up } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.000 ns) 19.300 ns rs_flipflop:main_rs\|q 2 REG LC5_C48 6 " "Info: 2: + IC(7.000 ns) + CELL(2.000 ns) = 19.300 ns; Loc. = LC5_C48; Fanout = 6; REG Node = 'rs_flipflop:main_rs\|q'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { count_up rs_flipflop:main_rs|q } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 63.73 % ) " "Info: Total cell delay = 12.300 ns ( 63.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 36.27 % ) " "Info: Total interconnect delay = 7.000 ns ( 36.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { count_up rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { count_up {} count_up~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 47 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 47; CLK Node = 'clk'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns rs_flipflop:main_rs\|q 2 REG LC5_C48 6 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_C48; Fanout = 6; REG Node = 'rs_flipflop:main_rs\|q'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { count_up rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { count_up {} count_up~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 2.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segm_o1\[7\] my8bitdisplay:digitdisp\|result\[7\] 17.600 ns register " "Info: tco from clock \"clk\" to destination pin \"segm_o1\[7\]\" through register \"my8bitdisplay:digitdisp\|result\[7\]\" is 17.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 47 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 47; CLK Node = 'clk'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns my8bitdisplay:digitdisp\|result\[7\] 2 REG LC1_C36 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_C36; Fanout = 1; REG Node = 'my8bitdisplay:digitdisp\|result\[7\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk my8bitdisplay:digitdisp|result[7] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk my8bitdisplay:digitdisp|result[7] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} my8bitdisplay:digitdisp|result[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.200 ns + Longest register pin " "Info: + Longest register to pin delay is 9.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my8bitdisplay:digitdisp\|result\[7\] 1 REG LC1_C36 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C36; Fanout = 1; REG Node = 'my8bitdisplay:digitdisp\|result\[7\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { my8bitdisplay:digitdisp|result[7] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(5.000 ns) 9.200 ns segm_o1\[7\] 2 PIN PIN_6 0 " "Info: 2: + IC(4.200 ns) + CELL(5.000 ns) = 9.200 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'segm_o1\[7\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { my8bitdisplay:digitdisp|result[7] segm_o1[7] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 54.35 % ) " "Info: Total cell delay = 5.000 ns ( 54.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 45.65 % ) " "Info: Total interconnect delay = 4.200 ns ( 45.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { my8bitdisplay:digitdisp|result[7] segm_o1[7] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { my8bitdisplay:digitdisp|result[7] {} segm_o1[7] {} } { 0.000ns 4.200ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk my8bitdisplay:digitdisp|result[7] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} my8bitdisplay:digitdisp|result[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { my8bitdisplay:digitdisp|result[7] segm_o1[7] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { my8bitdisplay:digitdisp|result[7] {} segm_o1[7] {} } { 0.000ns 4.200ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rs_flipflop:main_rs\|q count_down clk -8.900 ns register " "Info: th for register \"rs_flipflop:main_rs\|q\" (data pin = \"count_down\", clock pin = \"clk\") is -8.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 47 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 47; CLK Node = 'clk'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns rs_flipflop:main_rs\|q 2 REG LC5_C48 6 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_C48; Fanout = 6; REG Node = 'rs_flipflop:main_rs\|q'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns count_down 1 PIN PIN_28 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 2; PIN Node = 'count_down'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_down } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(1.700 ns) 19.000 ns rs_flipflop:main_rs\|q 2 REG LC5_C48 6 " "Info: 2: + IC(7.000 ns) + CELL(1.700 ns) = 19.000 ns; Loc. = LC5_C48; Fanout = 6; REG Node = 'rs_flipflop:main_rs\|q'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { count_down rs_flipflop:main_rs|q } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 63.16 % ) " "Info: Total cell delay = 12.000 ns ( 63.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 36.84 % ) " "Info: Total interconnect delay = 7.000 ns ( 36.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { count_down rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { count_down {} count_down~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { count_down rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { count_down {} count_down~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 14:44:53 2018 " "Info: Processing ended: Wed Jan 24 14:44:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
