Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jun  6 12:16:24 2019
| Host         : X220Arch running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file blinkspeed_timing_summary_routed.rpt -pb blinkspeed_timing_summary_routed.pb -rpx blinkspeed_timing_summary_routed.rpx -warn_on_violation
| Design       : blinkspeed
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.951        0.000                      0                  124        0.191        0.000                      0                  124        3.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.951        0.000                      0                  124        0.191        0.000                      0                  124        3.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 d0/cnt22_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d0/cnt22_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.632ns (23.414%)  route 2.067ns (76.586%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.575     4.883    d0/CLK_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  d0/cnt22_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.341     5.224 r  d0/cnt22_reg[21]/Q
                         net (fo=2, routed)           0.625     5.849    d0/cnt22_reg[21]
    SLICE_X110Y111       LUT6 (Prop_lut6_I5_O)        0.097     5.946 r  d0/ff1_i_4/O
                         net (fo=1, routed)           0.200     6.146    d0/ff1_i_4_n_0
    SLICE_X110Y110       LUT2 (Prop_lut2_I0_O)        0.097     6.243 r  d0/ff1_i_2/O
                         net (fo=4, routed)           0.582     6.825    d0/ff1_i_2_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I4_O)        0.097     6.922 r  d0/cnt22[0]_i_1/O
                         net (fo=22, routed)          0.660     7.582    d0/cnt22[0]_i_1_n_0
    SLICE_X111Y112       FDRE                                         r  d0/cnt22_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.413    12.468    d0/CLK_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  d0/cnt22_reg[20]/C
                         clock pessimism              0.415    12.883    
                         clock uncertainty           -0.035    12.847    
    SLICE_X111Y112       FDRE (Setup_fdre_C_R)       -0.314    12.533    d0/cnt22_reg[20]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 d0/cnt22_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d0/cnt22_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.632ns (23.414%)  route 2.067ns (76.586%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.575     4.883    d0/CLK_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  d0/cnt22_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.341     5.224 r  d0/cnt22_reg[21]/Q
                         net (fo=2, routed)           0.625     5.849    d0/cnt22_reg[21]
    SLICE_X110Y111       LUT6 (Prop_lut6_I5_O)        0.097     5.946 r  d0/ff1_i_4/O
                         net (fo=1, routed)           0.200     6.146    d0/ff1_i_4_n_0
    SLICE_X110Y110       LUT2 (Prop_lut2_I0_O)        0.097     6.243 r  d0/ff1_i_2/O
                         net (fo=4, routed)           0.582     6.825    d0/ff1_i_2_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I4_O)        0.097     6.922 r  d0/cnt22[0]_i_1/O
                         net (fo=22, routed)          0.660     7.582    d0/cnt22[0]_i_1_n_0
    SLICE_X111Y112       FDRE                                         r  d0/cnt22_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.413    12.468    d0/CLK_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  d0/cnt22_reg[21]/C
                         clock pessimism              0.415    12.883    
                         clock uncertainty           -0.035    12.847    
    SLICE_X111Y112       FDRE (Setup_fdre_C_R)       -0.314    12.533    d0/cnt22_reg[21]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 d1/cnt22_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d1/cnt22_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.684ns (26.450%)  route 1.902ns (73.550%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 12.470 - 8.000 ) 
    Source Clock Delay      (SCD):    4.880ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.572     4.880    d1/CLK_IBUF_BUFG
    SLICE_X108Y111       FDRE                                         r  d1/cnt22_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111       FDRE (Prop_fdre_C_Q)         0.393     5.273 r  d1/cnt22_reg[19]/Q
                         net (fo=2, routed)           0.787     6.060    d1/cnt22_reg[19]
    SLICE_X109Y111       LUT6 (Prop_lut6_I1_O)        0.097     6.157 r  d1/ff1_i_4__0/O
                         net (fo=1, routed)           0.270     6.427    d1/ff1_i_4__0_n_0
    SLICE_X109Y110       LUT2 (Prop_lut2_I0_O)        0.097     6.524 r  d1/ff1_i_2__0/O
                         net (fo=4, routed)           0.287     6.811    d1/ff1_i_2__0_n_0
    SLICE_X109Y109       LUT6 (Prop_lut6_I4_O)        0.097     6.908 r  d1/cnt22[0]_i_1__0/O
                         net (fo=22, routed)          0.558     7.466    d1/cnt22[0]_i_1__0_n_0
    SLICE_X108Y107       FDRE                                         r  d1/cnt22_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.415    12.470    d1/CLK_IBUF_BUFG
    SLICE_X108Y107       FDRE                                         r  d1/cnt22_reg[0]/C
                         clock pessimism              0.388    12.858    
                         clock uncertainty           -0.035    12.822    
    SLICE_X108Y107       FDRE (Setup_fdre_C_R)       -0.373    12.449    d1/cnt22_reg[0]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 d1/cnt22_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d1/cnt22_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.684ns (26.450%)  route 1.902ns (73.550%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 12.470 - 8.000 ) 
    Source Clock Delay      (SCD):    4.880ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.572     4.880    d1/CLK_IBUF_BUFG
    SLICE_X108Y111       FDRE                                         r  d1/cnt22_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111       FDRE (Prop_fdre_C_Q)         0.393     5.273 r  d1/cnt22_reg[19]/Q
                         net (fo=2, routed)           0.787     6.060    d1/cnt22_reg[19]
    SLICE_X109Y111       LUT6 (Prop_lut6_I1_O)        0.097     6.157 r  d1/ff1_i_4__0/O
                         net (fo=1, routed)           0.270     6.427    d1/ff1_i_4__0_n_0
    SLICE_X109Y110       LUT2 (Prop_lut2_I0_O)        0.097     6.524 r  d1/ff1_i_2__0/O
                         net (fo=4, routed)           0.287     6.811    d1/ff1_i_2__0_n_0
    SLICE_X109Y109       LUT6 (Prop_lut6_I4_O)        0.097     6.908 r  d1/cnt22[0]_i_1__0/O
                         net (fo=22, routed)          0.558     7.466    d1/cnt22[0]_i_1__0_n_0
    SLICE_X108Y107       FDRE                                         r  d1/cnt22_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.415    12.470    d1/CLK_IBUF_BUFG
    SLICE_X108Y107       FDRE                                         r  d1/cnt22_reg[1]/C
                         clock pessimism              0.388    12.858    
                         clock uncertainty           -0.035    12.822    
    SLICE_X108Y107       FDRE (Setup_fdre_C_R)       -0.373    12.449    d1/cnt22_reg[1]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 d1/cnt22_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d1/cnt22_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.684ns (26.450%)  route 1.902ns (73.550%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 12.470 - 8.000 ) 
    Source Clock Delay      (SCD):    4.880ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.572     4.880    d1/CLK_IBUF_BUFG
    SLICE_X108Y111       FDRE                                         r  d1/cnt22_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111       FDRE (Prop_fdre_C_Q)         0.393     5.273 r  d1/cnt22_reg[19]/Q
                         net (fo=2, routed)           0.787     6.060    d1/cnt22_reg[19]
    SLICE_X109Y111       LUT6 (Prop_lut6_I1_O)        0.097     6.157 r  d1/ff1_i_4__0/O
                         net (fo=1, routed)           0.270     6.427    d1/ff1_i_4__0_n_0
    SLICE_X109Y110       LUT2 (Prop_lut2_I0_O)        0.097     6.524 r  d1/ff1_i_2__0/O
                         net (fo=4, routed)           0.287     6.811    d1/ff1_i_2__0_n_0
    SLICE_X109Y109       LUT6 (Prop_lut6_I4_O)        0.097     6.908 r  d1/cnt22[0]_i_1__0/O
                         net (fo=22, routed)          0.558     7.466    d1/cnt22[0]_i_1__0_n_0
    SLICE_X108Y107       FDRE                                         r  d1/cnt22_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.415    12.470    d1/CLK_IBUF_BUFG
    SLICE_X108Y107       FDRE                                         r  d1/cnt22_reg[2]/C
                         clock pessimism              0.388    12.858    
                         clock uncertainty           -0.035    12.822    
    SLICE_X108Y107       FDRE (Setup_fdre_C_R)       -0.373    12.449    d1/cnt22_reg[2]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 d1/cnt22_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d1/cnt22_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.684ns (26.450%)  route 1.902ns (73.550%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 12.470 - 8.000 ) 
    Source Clock Delay      (SCD):    4.880ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.572     4.880    d1/CLK_IBUF_BUFG
    SLICE_X108Y111       FDRE                                         r  d1/cnt22_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111       FDRE (Prop_fdre_C_Q)         0.393     5.273 r  d1/cnt22_reg[19]/Q
                         net (fo=2, routed)           0.787     6.060    d1/cnt22_reg[19]
    SLICE_X109Y111       LUT6 (Prop_lut6_I1_O)        0.097     6.157 r  d1/ff1_i_4__0/O
                         net (fo=1, routed)           0.270     6.427    d1/ff1_i_4__0_n_0
    SLICE_X109Y110       LUT2 (Prop_lut2_I0_O)        0.097     6.524 r  d1/ff1_i_2__0/O
                         net (fo=4, routed)           0.287     6.811    d1/ff1_i_2__0_n_0
    SLICE_X109Y109       LUT6 (Prop_lut6_I4_O)        0.097     6.908 r  d1/cnt22[0]_i_1__0/O
                         net (fo=22, routed)          0.558     7.466    d1/cnt22[0]_i_1__0_n_0
    SLICE_X108Y107       FDRE                                         r  d1/cnt22_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.415    12.470    d1/CLK_IBUF_BUFG
    SLICE_X108Y107       FDRE                                         r  d1/cnt22_reg[3]/C
                         clock pessimism              0.388    12.858    
                         clock uncertainty           -0.035    12.822    
    SLICE_X108Y107       FDRE (Setup_fdre_C_R)       -0.373    12.449    d1/cnt22_reg[3]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 d0/cnt22_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d0/cnt22_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.632ns (24.294%)  route 1.970ns (75.706%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.575     4.883    d0/CLK_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  d0/cnt22_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.341     5.224 r  d0/cnt22_reg[21]/Q
                         net (fo=2, routed)           0.625     5.849    d0/cnt22_reg[21]
    SLICE_X110Y111       LUT6 (Prop_lut6_I5_O)        0.097     5.946 r  d0/ff1_i_4/O
                         net (fo=1, routed)           0.200     6.146    d0/ff1_i_4_n_0
    SLICE_X110Y110       LUT2 (Prop_lut2_I0_O)        0.097     6.243 r  d0/ff1_i_2/O
                         net (fo=4, routed)           0.582     6.825    d0/ff1_i_2_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I4_O)        0.097     6.922 r  d0/cnt22[0]_i_1/O
                         net (fo=22, routed)          0.562     7.484    d0/cnt22[0]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.413    12.468    d0/CLK_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[16]/C
                         clock pessimism              0.390    12.858    
                         clock uncertainty           -0.035    12.822    
    SLICE_X111Y111       FDRE (Setup_fdre_C_R)       -0.314    12.508    d0/cnt22_reg[16]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 d0/cnt22_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d0/cnt22_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.632ns (24.294%)  route 1.970ns (75.706%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.575     4.883    d0/CLK_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  d0/cnt22_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.341     5.224 r  d0/cnt22_reg[21]/Q
                         net (fo=2, routed)           0.625     5.849    d0/cnt22_reg[21]
    SLICE_X110Y111       LUT6 (Prop_lut6_I5_O)        0.097     5.946 r  d0/ff1_i_4/O
                         net (fo=1, routed)           0.200     6.146    d0/ff1_i_4_n_0
    SLICE_X110Y110       LUT2 (Prop_lut2_I0_O)        0.097     6.243 r  d0/ff1_i_2/O
                         net (fo=4, routed)           0.582     6.825    d0/ff1_i_2_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I4_O)        0.097     6.922 r  d0/cnt22[0]_i_1/O
                         net (fo=22, routed)          0.562     7.484    d0/cnt22[0]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.413    12.468    d0/CLK_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[17]/C
                         clock pessimism              0.390    12.858    
                         clock uncertainty           -0.035    12.822    
    SLICE_X111Y111       FDRE (Setup_fdre_C_R)       -0.314    12.508    d0/cnt22_reg[17]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 d0/cnt22_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d0/cnt22_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.632ns (24.294%)  route 1.970ns (75.706%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.575     4.883    d0/CLK_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  d0/cnt22_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.341     5.224 r  d0/cnt22_reg[21]/Q
                         net (fo=2, routed)           0.625     5.849    d0/cnt22_reg[21]
    SLICE_X110Y111       LUT6 (Prop_lut6_I5_O)        0.097     5.946 r  d0/ff1_i_4/O
                         net (fo=1, routed)           0.200     6.146    d0/ff1_i_4_n_0
    SLICE_X110Y110       LUT2 (Prop_lut2_I0_O)        0.097     6.243 r  d0/ff1_i_2/O
                         net (fo=4, routed)           0.582     6.825    d0/ff1_i_2_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I4_O)        0.097     6.922 r  d0/cnt22[0]_i_1/O
                         net (fo=22, routed)          0.562     7.484    d0/cnt22[0]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.413    12.468    d0/CLK_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[18]/C
                         clock pessimism              0.390    12.858    
                         clock uncertainty           -0.035    12.822    
    SLICE_X111Y111       FDRE (Setup_fdre_C_R)       -0.314    12.508    d0/cnt22_reg[18]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 d0/cnt22_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d0/cnt22_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.632ns (24.294%)  route 1.970ns (75.706%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.575     4.883    d0/CLK_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  d0/cnt22_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.341     5.224 r  d0/cnt22_reg[21]/Q
                         net (fo=2, routed)           0.625     5.849    d0/cnt22_reg[21]
    SLICE_X110Y111       LUT6 (Prop_lut6_I5_O)        0.097     5.946 r  d0/ff1_i_4/O
                         net (fo=1, routed)           0.200     6.146    d0/ff1_i_4_n_0
    SLICE_X110Y110       LUT2 (Prop_lut2_I0_O)        0.097     6.243 r  d0/ff1_i_2/O
                         net (fo=4, routed)           0.582     6.825    d0/ff1_i_2_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I4_O)        0.097     6.922 r  d0/cnt22[0]_i_1/O
                         net (fo=22, routed)          0.562     7.484    d0/cnt22[0]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.413    12.468    d0/CLK_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[19]/C
                         clock pessimism              0.390    12.858    
                         clock uncertainty           -0.035    12.822    
    SLICE_X111Y111       FDRE (Setup_fdre_C_R)       -0.314    12.508    d0/cnt22_reg[19]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  5.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 speed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            speed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.851%)  route 0.136ns (42.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.716     1.803    CLK_IBUF_BUFG
    SLICE_X109Y108       FDRE                                         r  speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  speed_reg[0]/Q
                         net (fo=3, routed)           0.136     2.079    d1/speed[0]
    SLICE_X110Y108       LUT4 (Prop_lut4_I0_O)        0.045     2.124 r  d1/speed[1]_i_1/O
                         net (fo=1, routed)           0.000     2.124    d1_n_1
    SLICE_X110Y108       FDRE                                         r  speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.993     2.335    CLK_IBUF_BUFG
    SLICE_X110Y108       FDRE                                         r  speed_reg[1]/C
                         clock pessimism             -0.494     1.842    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.092     1.934    speed_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.192ns (55.217%)  route 0.156ns (44.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  cnt3_reg[1]/Q
                         net (fo=6, routed)           0.156     2.101    cnt3[1]
    SLICE_X113Y103       LUT4 (Prop_lut4_I0_O)        0.051     2.152 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     2.152    cnt3[2]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.107     1.912    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.431%)  route 0.156ns (45.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  cnt3_reg[1]/Q
                         net (fo=6, routed)           0.156     2.101    cnt3[1]
    SLICE_X113Y103       LUT4 (Prop_lut4_I3_O)        0.045     2.146 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     2.146    cnt3[1]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.092     1.897    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 d0/cnt22_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d0/cnt22_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.861%)  route 0.113ns (31.139%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.717     1.804    d0/CLK_IBUF_BUFG
    SLICE_X111Y108       FDRE                                         r  d0/cnt22_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  d0/cnt22_reg[7]/Q
                         net (fo=2, routed)           0.113     2.057    d0/cnt22_reg[7]
    SLICE_X111Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.165 r  d0/cnt22_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.165    d0/cnt22_reg[4]_i_1_n_4
    SLICE_X111Y108       FDRE                                         r  d0/cnt22_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.993     2.335    d0/CLK_IBUF_BUFG
    SLICE_X111Y108       FDRE                                         r  d0/cnt22_reg[7]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X111Y108       FDRE (Hold_fdre_C_D)         0.105     1.909    d0/cnt22_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 d0/cnt22_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d0/cnt22_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.716     1.803    d0/CLK_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  d0/cnt22_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  d0/cnt22_reg[15]/Q
                         net (fo=2, routed)           0.113     2.056    d0/cnt22_reg[15]
    SLICE_X111Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.164 r  d0/cnt22_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.164    d0/cnt22_reg[12]_i_1_n_4
    SLICE_X111Y110       FDRE                                         r  d0/cnt22_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.992     2.334    d0/CLK_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  d0/cnt22_reg[15]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.105     1.908    d0/cnt22_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 d0/cnt22_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d0/cnt22_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.716     1.803    d0/CLK_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  d0/cnt22_reg[19]/Q
                         net (fo=2, routed)           0.113     2.056    d0/cnt22_reg[19]
    SLICE_X111Y111       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.164 r  d0/cnt22_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.164    d0/cnt22_reg[16]_i_1_n_4
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.992     2.334    d0/CLK_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  d0/cnt22_reg[19]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.105     1.908    d0/cnt22_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 d1/cnt22_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d1/cnt22_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.726%)  route 0.119ns (30.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.715     1.802    d1/CLK_IBUF_BUFG
    SLICE_X108Y110       FDRE                                         r  d1/cnt22_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.164     1.966 r  d1/cnt22_reg[14]/Q
                         net (fo=2, routed)           0.119     2.085    d1/cnt22_reg[14]
    SLICE_X108Y110       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.195 r  d1/cnt22_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.195    d1/cnt22_reg[12]_i_1__0_n_5
    SLICE_X108Y110       FDRE                                         r  d1/cnt22_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.989     2.331    d1/CLK_IBUF_BUFG
    SLICE_X108Y110       FDRE                                         r  d1/cnt22_reg[14]/C
                         clock pessimism             -0.530     1.802    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.134     1.936    d1/cnt22_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cnt25_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt25_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  cnt25_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  cnt25_reg[10]/Q
                         net (fo=2, routed)           0.119     2.088    cnt25_reg[10]
    SLICE_X112Y106       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.198 r  cnt25_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.198    cnt25_reg[8]_i_1_n_5
    SLICE_X112Y106       FDRE                                         r  cnt25_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  cnt25_reg[10]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.134     1.939    cnt25_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cnt25_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt25_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.717     1.804    CLK_IBUF_BUFG
    SLICE_X112Y107       FDRE                                         r  cnt25_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  cnt25_reg[14]/Q
                         net (fo=2, routed)           0.119     2.087    cnt25_reg[14]
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.197 r  cnt25_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.197    cnt25_reg[12]_i_1_n_5
    SLICE_X112Y107       FDRE                                         r  cnt25_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.993     2.335    CLK_IBUF_BUFG
    SLICE_X112Y107       FDRE                                         r  cnt25_reg[14]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.134     1.938    cnt25_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cnt25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt25_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  cnt25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  cnt25_reg[6]/Q
                         net (fo=2, routed)           0.119     2.088    cnt25_reg[6]
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.198 r  cnt25_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.198    cnt25_reg[4]_i_1_n_5
    SLICE_X112Y105       FDRE                                         r  cnt25_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  cnt25_reg[6]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.134     1.939    cnt25_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  cnt25_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y106  cnt25_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y106  cnt25_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y107  cnt25_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y107  cnt25_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y107  cnt25_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y107  cnt25_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y108  cnt25_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y108  cnt25_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  cnt25_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  d0/cnt22_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  d0/cnt22_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  d0/cnt22_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  d0/cnt22_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y111  d0/cnt22_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y111  d0/cnt22_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y111  d0/cnt22_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y111  d0/cnt22_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y112  d0/cnt22_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  cnt25_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  cnt25_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  cnt25_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  cnt25_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  cnt25_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  cnt25_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y107  cnt25_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y107  cnt25_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y107  cnt25_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y107  cnt25_reg[13]/C



