// Seed: 623294220
module module_0 #(
    parameter id_1 = 32'd11,
    parameter id_2 = 32'd67
);
  logic _id_1;
  assign module_1.id_8 = 0;
  wire _id_2, id_3, id_4;
  logic [7:0][id_1][id_2 : ( 'b0 )] id_5;
endmodule
module module_1 (
    output uwire id_0,
    input  logic id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  wor   id_4[-1 : -1]
);
  reg id_6;
  ;
  module_0 modCall_1 ();
  assign id_6 = id_3 === id_3;
  always_latch id_6 = -1'h0 + -1;
  logic [7:0][1 : -1] id_7;
  for (genvar id_8 = id_8.id_1; -1; id_8 = -1) begin : LABEL_0
    assign id_0 = id_7[1];
    logic [7:0][-1] id_9;
  end
  wire id_10;
endmodule
