

================================================================
== Vitis HLS Report for 'find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s'
================================================================
* Date:           Thu Mar 25 14:59:31 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.865 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       87|  2165401| 0.580 us | 14.437 ms |   87|  2165401|   none  |
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_190_1   |       86|  2165400| 86 ~ 2005 |          -|          -| 1 ~ 1080 |    no    |
        | + VITIS_LOOP_194_2  |       83|     2002|         84|          1|          1| 1 ~ 1920 |    yes   |
        +---------------------+---------+---------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 84


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 1
  Pipeline-0 : II = 1, D = 84, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 87 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 3 
87 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIx23, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIy24, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIxIy7, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %sigmaIxIt5, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %sigmaIyIt6, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_in113, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowV_in114, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_fil9, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowV_fil10, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flagU19, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flagV20, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init_flag, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.83ns)   --->   "%op2 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %rows"   --->   Operation 102 'read' 'op2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1621 = trunc i32 %op2"   --->   Operation 103 'trunc' 'trunc_ln1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.83ns)   --->   "%op2_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %cols"   --->   Operation 104 'read' 'op2_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln245 = trunc i32 %op2_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:245]   --->   Operation 105 'trunc' 'trunc_ln245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.86ns)   --->   "%init_flag_read = read i1 @_ssdm_op_Read.ap_fifo.i1P, i1 %init_flag" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:245]   --->   Operation 106 'read' 'init_flag_read' <Predicate = true> <Delay = 1.86> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 5> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.83ns)   --->   "%write_ln355 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %rows_out, i32 %op2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 108 'write' 'write_ln355' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rows_out1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.83ns)   --->   "%write_ln355 = write void @_ssdm_op_Write.ap_fifo.i16P, i16 %rows_out1, i16 %trunc_ln1621" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 110 'write' 'write_ln355' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.83ns)   --->   "%write_ln355 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %cols_out, i32 %op2_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 112 'write' 'write_ln355' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cols_out2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.83ns)   --->   "%write_ln355 = write void @_ssdm_op_Write.ap_fifo.i16P, i16 %cols_out2, i16 %trunc_ln245" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 114 'write' 'write_ln355' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flagV20, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flagU19, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowV_in114, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_in113, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowV_fil10, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_fil9, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIxIy7, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %sigmaIyIt6, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %sigmaIxIt5, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIy24, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIx23, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.65ns)   --->   "%br_ln190 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:190->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 126 'br' 'br_ln190' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%empty = phi i16, void %entry, i16 %add_ln695, void %._crit_edge.loopexit.i"   --->   Operation 127 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln882 = zext i16 %empty"   --->   Operation 128 'zext' 'zext_ln882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.99ns)   --->   "%icmp_ln882 = icmp_ult  i32 %zext_ln882, i32 %op2"   --->   Operation 129 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.85ns)   --->   "%add_ln695 = add i16 %empty, i16"   --->   Operation 130 'add' 'add_ln695' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln882, void %.exit, void %.split.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:190->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 131 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1621 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln1621' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln1621 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43"   --->   Operation 133 'specloopname' 'specloopname_ln1621' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.65ns)   --->   "%br_ln194 = br void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:194->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 134 'br' 'br_ln194' <Predicate = (icmp_ln882)> <Delay = 0.65>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln355 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 135 'ret' 'ret_ln355' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%empty_187 = phi i16, void %.split.i, i16 %add_ln695_5, void"   --->   Operation 136 'phi' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln882_3 = zext i16 %empty_187"   --->   Operation 137 'zext' 'zext_ln882_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.99ns)   --->   "%icmp_ln882_7 = icmp_ult  i32 %zext_ln882_3, i32 %op2_1"   --->   Operation 138 'icmp' 'icmp_ln882_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.85ns)   --->   "%add_ln695_5 = add i16 %empty_187, i16"   --->   Operation 139 'add' 'add_ln695_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln882_7, void %._crit_edge.loopexit.i, void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:194->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 140 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %init_flag_read, void %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i40.i, void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:245->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 141 'br' 'br_ln245' <Predicate = (icmp_ln882_7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 142 [1/1] (1.83ns)   --->   "%sigmaIx23_read = read i27 @_ssdm_op_Read.ap_fifo.volatile.i27P, i27 %sigmaIx23" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'read' 'sigmaIx23_read' <Predicate = (icmp_ln882_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_4 : Operation 143 [1/1] (1.83ns)   --->   "%sigmaIy24_read = read i27 @_ssdm_op_Read.ap_fifo.volatile.i27P, i27 %sigmaIy24" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 143 'read' 'sigmaIy24_read' <Predicate = (icmp_ln882_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_4 : Operation 144 [1/1] (1.83ns)   --->   "%sigmaIxIy7_read = read i27 @_ssdm_op_Read.ap_fifo.volatile.i27P, i27 %sigmaIxIy7" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 144 'read' 'sigmaIxIy7_read' <Predicate = (icmp_ln882_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_4 : Operation 145 [1/1] (1.83ns)   --->   "%sigmaIxIt5_read = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P, i34 %sigmaIxIt5" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 145 'read' 'sigmaIxIt5_read' <Predicate = (icmp_ln882_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 2> <FIFO>
ST_4 : Operation 146 [1/1] (1.83ns)   --->   "%sigmaIyIt6_read = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P, i34 %sigmaIyIt6" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 146 'read' 'sigmaIyIt6_read' <Predicate = (icmp_ln882_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i27 %sigmaIxIy7_read"   --->   Operation 147 'sext' 'sext_ln1116' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (3.19ns)   --->   "%mul_ln1118 = mul i54 %sext_ln1116, i54 %sext_ln1116"   --->   Operation 148 'mul' 'mul_ln1118' <Predicate = (icmp_ln882_7)> <Delay = 3.19> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i27 %sigmaIx23_read"   --->   Operation 149 'sext' 'sext_ln703' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i27 %sigmaIy24_read"   --->   Operation 150 'sext' 'sext_ln703_1' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.96ns)   --->   "%p_Val2_s = add i28 %sext_ln703, i28 %sext_ln703_1"   --->   Operation 151 'add' 'p_Val2_s' <Predicate = (icmp_ln882_7)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i28 %p_Val2_s"   --->   Operation 152 'sext' 'sext_ln1116_2' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (3.23ns)   --->   "%mul_ln1118_2 = mul i56 %sext_ln1116_2, i56 %sext_ln1116_2"   --->   Operation 153 'mul' 'mul_ln1118_2' <Predicate = (icmp_ln882_7)> <Delay = 3.23> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %p_Val2_s, i32"   --->   Operation 154 'bitselect' 'p_Result_16' <Predicate = (icmp_ln882_7)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.32>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i54.i2, i54 %mul_ln1118, i2"   --->   Operation 155 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i56 %shl_ln"   --->   Operation 156 'sext' 'sext_ln703_2' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i56 %mul_ln1118_2"   --->   Operation 157 'sext' 'sext_ln703_3' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (1.09ns)   --->   "%p_Val2_4 = add i57 %sext_ln703_3, i57 %sext_ln703_2"   --->   Operation 158 'add' 'p_Val2_4' <Predicate = (icmp_ln882_7)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.09ns)   --->   "%add_ln935 = add i56 %shl_ln, i56 %mul_ln1118_2"   --->   Operation 159 'add' 'add_ln935' <Predicate = (icmp_ln882_7)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (1.13ns)   --->   "%icmp_ln935_1 = icmp_eq  i57 %p_Val2_4, i57"   --->   Operation 160 'icmp' 'icmp_ln935_1' <Predicate = (icmp_ln882_7)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i57.i32, i57 %p_Val2_4, i32"   --->   Operation 161 'bitselect' 'p_Result_18' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (1.09ns)   --->   "%sub_ln939_1 = sub i56, i56 %add_ln935"   --->   Operation 162 'sub' 'sub_ln939_1' <Predicate = (icmp_ln882_7)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.36ns)   --->   "%p_Val2_5 = select i1 %p_Result_18, i56 %sub_ln939_1, i56 %add_ln935"   --->   Operation 163 'select' 'p_Val2_5' <Predicate = (icmp_ln882_7)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1058 = zext i56 %p_Val2_5"   --->   Operation 164 'zext' 'zext_ln1058' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_10 = partselect i59 @llvm.part.select.i59, i59 %zext_ln1058, i32, i32"   --->   Operation 165 'partselect' 'p_Result_10' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i5.i59, i5, i59 %p_Result_10"   --->   Operation 166 'bitconcatenate' 'p_Result_11' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (1.76ns)   --->   "%tmp_i = cttz i64 @llvm.cttz.i64, i64 %p_Result_11, i1"   --->   Operation 167 'cttz' 'tmp_i' <Predicate = (icmp_ln882_7)> <Delay = 1.76> <CoreInst = "CTTZ">   --->   Core 54 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%l_1 = trunc i64 %tmp_i"   --->   Operation 168 'trunc' 'l_1' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i64 %tmp_i"   --->   Operation 169 'trunc' 'trunc_ln943_1' <Predicate = (icmp_ln882_7)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 170 [1/1] (1.01ns)   --->   "%sub_ln944_1 = sub i32, i32 %l_1"   --->   Operation 170 'sub' 'sub_ln944_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (1.01ns)   --->   "%lsb_index_1 = add i32, i32 %sub_ln944_1"   --->   Operation 171 'add' 'lsb_index_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32, i32"   --->   Operation 172 'partselect' 'tmp_10' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.99ns)   --->   "%icmp_ln946_1 = icmp_sgt  i31 %tmp_10, i31"   --->   Operation 173 'icmp' 'icmp_ln946_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1"   --->   Operation 174 'trunc' 'trunc_ln947_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.78ns)   --->   "%sub_ln947_1 = sub i6, i6 %trunc_ln947_1"   --->   Operation 175 'sub' 'sub_ln947_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%zext_ln947_1 = zext i6 %sub_ln947_1"   --->   Operation 176 'zext' 'zext_ln947_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%lshr_ln947_1 = lshr i59, i59 %zext_ln947_1"   --->   Operation 177 'lshr' 'lshr_ln947_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Result_12 = and i59 %zext_ln1058, i59 %lshr_ln947_1"   --->   Operation 178 'and' 'p_Result_12' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.73> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln949 = zext i32 %lsb_index_1"   --->   Operation 179 'zext' 'zext_ln949' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i59, i59 %zext_ln949"   --->   Operation 180 'shl' 'shl_ln949' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%trunc_ln949 = trunc i59 %shl_ln949"   --->   Operation 181 'trunc' 'trunc_ln949' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i56 %trunc_ln949, i56 %p_Val2_5"   --->   Operation 182 'and' 'and_ln949' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%trunc_ln949_1 = trunc i59 %p_Result_12"   --->   Operation 183 'trunc' 'trunc_ln949_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949 = or i56 %trunc_ln949_1, i56 %and_ln949"   --->   Operation 184 'or' 'or_ln949' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i59.i32.i32, i59 %p_Result_12, i32, i32"   --->   Operation 185 'partselect' 'tmp' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i3.i56, i3 %tmp, i56 %or_ln949"   --->   Operation 186 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i59 %or_ln, i59"   --->   Operation 187 'icmp' 'icmp_ln949' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32"   --->   Operation 188 'bitselect' 'tmp_11' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%xor_ln949_1 = xor i1 %tmp_11, i1"   --->   Operation 189 'xor' 'xor_ln949_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i59.i32, i59 %zext_ln1058, i32 %lsb_index_1"   --->   Operation 190 'bitselect' 'p_Result_19' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.99ns)   --->   "%icmp_ln954 = icmp_sgt  i32 %lsb_index_1, i32"   --->   Operation 191 'icmp' 'icmp_ln954' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%and_ln949_1 = and i1 %p_Result_19, i1 %xor_ln949_1"   --->   Operation 192 'and' 'and_ln949_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%select_ln946 = select i1 %icmp_ln946_1, i1 %icmp_ln949, i1 %p_Result_19"   --->   Operation 193 'select' 'select_ln946' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_1"   --->   Operation 194 'select' 'select_ln954' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.42>
ST_8 : Operation 195 [1/1] (1.01ns)   --->   "%sub_ln955 = sub i32, i32 %sub_ln944_1"   --->   Operation 195 'sub' 'sub_ln955' <Predicate = (icmp_ln882_7 & !icmp_ln954 & !icmp_ln935_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln955 = zext i32 %sub_ln955"   --->   Operation 196 'zext' 'zext_ln955' <Predicate = (icmp_ln882_7 & !icmp_ln954 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%shl_ln955 = shl i59 %zext_ln1058, i59 %zext_ln955"   --->   Operation 197 'shl' 'shl_ln955' <Predicate = (icmp_ln882_7 & !icmp_ln954 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (1.01ns)   --->   "%add_ln954 = add i32, i32 %sub_ln944_1"   --->   Operation 198 'add' 'add_ln954' <Predicate = (icmp_ln882_7 & icmp_ln954 & !icmp_ln935_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln954 = zext i32 %add_ln954"   --->   Operation 199 'zext' 'zext_ln954' <Predicate = (icmp_ln882_7 & icmp_ln954 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%lshr_ln954 = lshr i59 %zext_ln1058, i59 %zext_ln954"   --->   Operation 200 'lshr' 'lshr_ln954' <Predicate = (icmp_ln882_7 & icmp_ln954 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%m_5 = select i1 %icmp_ln954, i59 %lshr_ln954, i59 %shl_ln955"   --->   Operation 201 'select' 'm_5' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln951 = zext i59 %m_5"   --->   Operation 202 'zext' 'zext_ln951' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln961_1 = zext i1 %select_ln954"   --->   Operation 203 'zext' 'zext_ln961_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (1.51ns) (out node of the LUT)   --->   "%m_6 = add i60 %zext_ln961_1, i60 %zext_ln951"   --->   Operation 204 'add' 'm_6' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%m_s = partselect i59 @_ssdm_op_PartSelect.i59.i60.i32.i32, i60 %m_6, i32, i32"   --->   Operation 205 'partselect' 'm_s' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln951_1 = zext i59 %m_s"   --->   Operation 206 'zext' 'zext_ln951_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %m_6, i32"   --->   Operation 207 'bitselect' 'p_Result_14' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.39ns)   --->   "%select_ln943_1 = select i1 %p_Result_14, i8, i8"   --->   Operation 208 'select' 'select_ln943_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8, i8 %trunc_ln943_1"   --->   Operation 209 'sub' 'sub_ln964_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 210 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, i8 %select_ln943_1"   --->   Operation 210 'add' 'add_ln964_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_6_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_18, i8 %add_ln964_1"   --->   Operation 211 'bitconcatenate' 'tmp_6_i' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_20 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_1, i9 %tmp_6_i, i32, i32"   --->   Operation 212 'partset' 'p_Result_20' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln743_1 = trunc i64 %p_Result_20"   --->   Operation 213 'trunc' 'trunc_ln743_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln744_1 = bitcast i32 %trunc_ln743_1"   --->   Operation 214 'bitcast' 'bitcast_ln744_1' <Predicate = (icmp_ln882_7 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.44ns)   --->   "%S12sq_h = select i1 %icmp_ln935_1, i32, i32 %bitcast_ln744_1"   --->   Operation 215 'select' 'S12sq_h' <Predicate = (icmp_ln882_7)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.28>
ST_9 : Operation 216 [12/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 216 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.28>
ST_10 : Operation 217 [11/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 217 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.28>
ST_11 : Operation 218 [10/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 218 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.28>
ST_12 : Operation 219 [9/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 219 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.28>
ST_13 : Operation 220 [8/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 220 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.28>
ST_14 : Operation 221 [7/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 221 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.28>
ST_15 : Operation 222 [6/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 222 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.28>
ST_16 : Operation 223 [5/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 223 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.28>
ST_17 : Operation 224 [4/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 224 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.28>
ST_18 : Operation 225 [1/1] (0.97ns)   --->   "%sub_ln939 = sub i28, i28 %p_Val2_s"   --->   Operation 225 'sub' 'sub_ln939' <Predicate = (icmp_ln882_7 & p_Result_16)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [3/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 226 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.77>
ST_19 : Operation 227 [1/1] (1.01ns)   --->   "%icmp_ln935 = icmp_eq  i28 %p_Val2_s, i28"   --->   Operation 227 'icmp' 'icmp_ln935' <Predicate = (icmp_ln882_7)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 228 [1/1] (0.32ns)   --->   "%m_8 = select i1 %p_Result_16, i28 %sub_ln939, i28 %p_Val2_s"   --->   Operation 228 'select' 'm_8' <Predicate = (icmp_ln882_7)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i28 @llvm.part.select.i28, i28 %m_8, i32, i32"   --->   Operation 229 'partselect' 'p_Result_s' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4, i28 %p_Result_s"   --->   Operation 230 'bitconcatenate' 'p_Result_4' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (1.12ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_4, i1"   --->   Operation 231 'cttz' 'l' <Predicate = (icmp_ln882_7)> <Delay = 1.12> <CoreInst = "CTTZ">   --->   Core 54 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 232 [1/1] (1.01ns)   --->   "%sub_ln944 = sub i32, i32 %l"   --->   Operation 232 'sub' 'sub_ln944' <Predicate = (icmp_ln882_7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944"   --->   Operation 233 'trunc' 'trunc_ln944' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (1.01ns)   --->   "%lsb_index = add i32, i32 %sub_ln944"   --->   Operation 234 'add' 'lsb_index' <Predicate = (icmp_ln882_7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32"   --->   Operation 235 'partselect' 'tmp_6' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.99ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_6, i31"   --->   Operation 236 'icmp' 'icmp_ln946' <Predicate = (icmp_ln882_7)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 237 'trunc' 'trunc_ln947' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.78ns)   --->   "%sub_ln947 = sub i5, i5 %trunc_ln947"   --->   Operation 238 'sub' 'sub_ln947' <Predicate = (icmp_ln882_7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947)   --->   "%zext_ln947 = zext i5 %sub_ln947"   --->   Operation 239 'zext' 'zext_ln947' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947)   --->   "%lshr_ln947 = lshr i28, i28 %zext_ln947"   --->   Operation 240 'lshr' 'lshr_ln947' <Predicate = (icmp_ln882_7)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947)   --->   "%p_Result_5 = and i28 %m_8, i28 %lshr_ln947"   --->   Operation 241 'and' 'p_Result_5' <Predicate = (icmp_ln882_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (1.01ns) (out node of the LUT)   --->   "%icmp_ln947 = icmp_ne  i28 %p_Result_5, i28"   --->   Operation 242 'icmp' 'icmp_ln947' <Predicate = (icmp_ln882_7)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i704_i)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32"   --->   Operation 243 'bitselect' 'tmp_7' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i704_i)   --->   "%xor_ln949 = xor i1 %tmp_7, i1"   --->   Operation 244 'xor' 'xor_ln949' <Predicate = (icmp_ln882_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i704_i)   --->   "%and_ln946 = and i1 %icmp_ln946, i1 %icmp_ln947"   --->   Operation 245 'and' 'and_ln946' <Predicate = (icmp_ln882_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.97ns)   --->   "%add_ln949 = add i28, i28 %trunc_ln944"   --->   Operation 246 'add' 'add_ln949' <Predicate = (icmp_ln882_7)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i704_i)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i28, i28 %m_8, i28 %add_ln949"   --->   Operation 247 'bitselect' 'p_Result_6' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i704_i)   --->   "%a = or i1 %p_Result_6, i1 %and_ln946"   --->   Operation 248 'or' 'a' <Predicate = (icmp_ln882_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 249 [1/1] (0.99ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32"   --->   Operation 249 'icmp' 'icmp_ln958' <Predicate = (icmp_ln882_7)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/1] (0.28ns) (out node of the LUT)   --->   "%tobool34_i_i704_i = and i1 %a, i1 %xor_ln949"   --->   Operation 250 'and' 'tobool34_i_i704_i' <Predicate = (icmp_ln882_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 251 'trunc' 'trunc_ln943' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_19 : Operation 252 [2/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 252 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.29>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln957 = zext i28 %m_8"   --->   Operation 253 'zext' 'zext_ln957' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (1.01ns)   --->   "%sub_ln959 = sub i32, i32 %sub_ln944"   --->   Operation 254 'sub' 'sub_ln959' <Predicate = (icmp_ln882_7 & !icmp_ln958 & !icmp_ln935)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln959 = zext i32 %sub_ln959"   --->   Operation 255 'zext' 'zext_ln959' <Predicate = (icmp_ln882_7 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln959 = shl i64 %zext_ln957, i64 %zext_ln959"   --->   Operation 256 'shl' 'shl_ln959' <Predicate = (icmp_ln882_7 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [1/1] (1.01ns)   --->   "%add_ln958 = add i32, i32 %sub_ln944"   --->   Operation 257 'add' 'add_ln958' <Predicate = (icmp_ln882_7 & icmp_ln958 & !icmp_ln935)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 258 'zext' 'zext_ln958' <Predicate = (icmp_ln882_7 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i64 %zext_ln957, i64 %zext_ln958"   --->   Operation 259 'lshr' 'lshr_ln958' <Predicate = (icmp_ln882_7 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 260 'select' 'm' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i1 %tobool34_i_i704_i"   --->   Operation 261 'zext' 'zext_ln961' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, i64 %m"   --->   Operation 262 'add' 'm_2' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%m_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32, i32"   --->   Operation 263 'partselect' 'm_9' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_9"   --->   Operation 264 'zext' 'zext_ln962' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32"   --->   Operation 265 'bitselect' 'p_Result_7' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.39ns)   --->   "%select_ln943 = select i1 %p_Result_7, i8, i8"   --->   Operation 266 'select' 'select_ln943' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8, i8 %trunc_ln943"   --->   Operation 267 'sub' 'sub_ln964' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 268 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 268 'add' 'add_ln964' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_5_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_16, i8 %add_ln964"   --->   Operation 269 'bitconcatenate' 'tmp_5_i' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_5_i, i32, i32"   --->   Operation 270 'partset' 'p_Result_17' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln743 = trunc i64 %p_Result_17"   --->   Operation 271 'trunc' 'trunc_ln743' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln744 = bitcast i32 %trunc_ln743"   --->   Operation 272 'bitcast' 'bitcast_ln744' <Predicate = (icmp_ln882_7 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.44ns)   --->   "%S1122_h = select i1 %icmp_ln935, i32, i32 %bitcast_ln744"   --->   Operation 273 'select' 'S1122_h' <Predicate = (icmp_ln882_7)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 274 [1/12] (4.28ns)   --->   "%tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h" [/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 274 'fsqrt' 'tmp_4_i' <Predicate = (icmp_ln882_7)> <Delay = 4.28> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 11> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.82>
ST_21 : Operation 275 [6/6] (4.82ns)   --->   "%eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 275 'fsub' 'eig_comp' <Predicate = (icmp_ln882_7)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.82>
ST_22 : Operation 276 [5/6] (4.82ns)   --->   "%eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 276 'fsub' 'eig_comp' <Predicate = (icmp_ln882_7)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.82>
ST_23 : Operation 277 [4/6] (4.82ns)   --->   "%eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 277 'fsub' 'eig_comp' <Predicate = (icmp_ln882_7)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.82>
ST_24 : Operation 278 [3/6] (4.82ns)   --->   "%eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 278 'fsub' 'eig_comp' <Predicate = (icmp_ln882_7)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.82>
ST_25 : Operation 279 [2/6] (4.82ns)   --->   "%eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 279 'fsub' 'eig_comp' <Predicate = (icmp_ln882_7)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.82>
ST_26 : Operation 280 [1/6] (4.82ns)   --->   "%eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 280 'fsub' 'eig_comp' <Predicate = (icmp_ln882_7)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.79>
ST_27 : Operation 281 [4/4] (3.79ns)   --->   "%eig_comp2 = fmul i32 %eig_comp, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:218->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 281 'fmul' 'eig_comp2' <Predicate = (icmp_ln882_7)> <Delay = 3.79> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.79>
ST_28 : Operation 282 [3/4] (3.79ns)   --->   "%eig_comp2 = fmul i32 %eig_comp, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:218->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 282 'fmul' 'eig_comp2' <Predicate = (icmp_ln882_7)> <Delay = 3.79> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.79>
ST_29 : Operation 283 [2/4] (3.79ns)   --->   "%eig_comp2 = fmul i32 %eig_comp, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:218->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 283 'fmul' 'eig_comp2' <Predicate = (icmp_ln882_7)> <Delay = 3.79> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.79>
ST_30 : Operation 284 [1/4] (3.79ns)   --->   "%eig_comp2 = fmul i32 %eig_comp, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:218->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 284 'fmul' 'eig_comp2' <Predicate = (icmp_ln882_7)> <Delay = 3.79> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.78>
ST_31 : Operation 285 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %eig_comp2, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 285 'fcmp' 'tmp_2' <Predicate = (icmp_ln882_7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.23>
ST_32 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln219 = bitcast i32 %eig_comp2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 286 'bitcast' 'bitcast_ln219' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_32 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln219, i32, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 287 'partselect' 'tmp_1' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_32 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i32 %bitcast_ln219" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 288 'trunc' 'trunc_ln219' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_32 : Operation 289 [1/1] (0.84ns)   --->   "%icmp_ln219 = icmp_ne  i8 %tmp_1, i8" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 289 'icmp' 'icmp_ln219' <Predicate = (icmp_ln882_7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 290 [1/1] (1.05ns)   --->   "%icmp_ln219_1 = icmp_eq  i23 %trunc_ln219, i23" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 290 'icmp' 'icmp_ln219_1' <Predicate = (icmp_ln882_7)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node eig_comp3)   --->   "%or_ln219 = or i1 %icmp_ln219_1, i1 %icmp_ln219" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 291 'or' 'or_ln219' <Predicate = (icmp_ln882_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 292 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %eig_comp2, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 292 'fcmp' 'tmp_2' <Predicate = (icmp_ln882_7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node eig_comp3)   --->   "%and_ln219 = and i1 %or_ln219, i1 %tmp_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 293 'and' 'and_ln219' <Predicate = (icmp_ln882_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node eig_comp3)   --->   "%xor_ln219 = xor i32 %bitcast_ln219, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 294 'xor' 'xor_ln219' <Predicate = (icmp_ln882_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node eig_comp3)   --->   "%bitcast_ln219_1 = bitcast i32 %xor_ln219" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 295 'bitcast' 'bitcast_ln219_1' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_32 : Operation 296 [1/1] (0.44ns) (out node of the LUT)   --->   "%eig_comp3 = select i1 %and_ln219, i32 %bitcast_ln219_1, i32 %eig_comp2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 296 'select' 'eig_comp3' <Predicate = (icmp_ln882_7)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.30>
ST_33 : Operation 297 [2/2] (2.30ns)   --->   "%conv_i = fpext i32 %eig_comp3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 297 'fpext' 'conv_i' <Predicate = (icmp_ln882_7)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.30>
ST_34 : Operation 298 [1/2] (2.30ns)   --->   "%conv_i = fpext i32 %eig_comp3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 298 'fpext' 'conv_i' <Predicate = (icmp_ln882_7)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i27 %sigmaIx23_read"   --->   Operation 299 'sext' 'sext_ln1116_1' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_35 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i27 %sigmaIy24_read"   --->   Operation 300 'sext' 'sext_ln1118' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_35 : Operation 301 [1/1] (3.19ns)   --->   "%mul_ln1118_1 = mul i54 %sext_ln1116_1, i54 %sext_ln1118"   --->   Operation 301 'mul' 'mul_ln1118_1' <Predicate = (icmp_ln882_7)> <Delay = 3.19> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 302 [1/1] (1.09ns)   --->   "%sub_ln1148 = sub i54 %mul_ln1118_1, i54 %mul_ln1118"   --->   Operation 302 'sub' 'sub_ln1148' <Predicate = (icmp_ln882_7)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 303 [1/1] (1.14ns)   --->   "%icmp_ln1498 = icmp_eq  i54 %mul_ln1118_1, i54 %mul_ln1118"   --->   Operation 303 'icmp' 'icmp_ln1498' <Predicate = (icmp_ln882_7)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln223 = bitcast i64 %conv_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 304 'bitcast' 'bitcast_ln223' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_35 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln223, i32, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 305 'partselect' 'tmp_3' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_35 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i64 %bitcast_ln223" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 306 'trunc' 'trunc_ln223' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_35 : Operation 307 [1/1] (0.94ns)   --->   "%icmp_ln223 = icmp_ne  i11 %tmp_3, i11" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 307 'icmp' 'icmp_ln223' <Predicate = (icmp_ln882_7)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 308 [1/1] (1.14ns)   --->   "%icmp_ln223_1 = icmp_eq  i52 %trunc_ln223, i52" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 308 'icmp' 'icmp_ln223_1' <Predicate = (icmp_ln882_7)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 309 [2/2] (2.81ns)   --->   "%tmp_4 = fcmp_olt  i64 %conv_i, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 309 'dcmp' 'tmp_4' <Predicate = (icmp_ln882_7)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 94 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.59>
ST_36 : Operation 310 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_25" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 310 'specpipeline' 'specpipeline_ln0' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_36 : Operation 311 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 311 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_36 : Operation 312 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 312 'specloopname' 'specloopname_ln0' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_36 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln223)   --->   "%or_ln223_1 = or i1 %icmp_ln223_1, i1 %icmp_ln223" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 313 'or' 'or_ln223_1' <Predicate = (icmp_ln882_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 314 [1/2] (2.81ns)   --->   "%tmp_4 = fcmp_olt  i64 %conv_i, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 314 'dcmp' 'tmp_4' <Predicate = (icmp_ln882_7)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 94 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln223)   --->   "%and_ln223 = and i1 %or_ln223_1, i1 %tmp_4" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 315 'and' 'and_ln223' <Predicate = (icmp_ln882_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 316 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln223 = or i1 %icmp_ln1498, i1 %and_ln223" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 316 'or' 'or_ln223' <Predicate = (icmp_ln882_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 317 [1/1] (0.65ns)   --->   "%br_ln223 = br i1 %or_ln223, void %_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, void %_ZN8ap_fixedILi16ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi102ELi54ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit270.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 317 'br' 'br_ln223' <Predicate = (icmp_ln882_7)> <Delay = 0.65>
ST_36 : Operation 318 [49/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 318 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i27.i14, i27 %sigmaIy24_read, i14"   --->   Operation 319 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_36 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i41 %shl_ln2"   --->   Operation 320 'sext' 'sext_ln1118_1' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_36 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i34 %sigmaIxIt5_read"   --->   Operation 321 'sext' 'sext_ln1118_2' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_36 : Operation 322 [1/1] (3.45ns)   --->   "%mul_ln1118_3 = mul i72 %sext_ln1118_1, i72 %sext_ln1118_2"   --->   Operation 322 'mul' 'mul_ln1118_3' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i27.i14, i27 %sigmaIxIy7_read, i14"   --->   Operation 323 'bitconcatenate' 'shl_ln728_3' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_36 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i41 %shl_ln728_3"   --->   Operation 324 'sext' 'sext_ln1118_3' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_36 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i34 %sigmaIyIt6_read"   --->   Operation 325 'sext' 'sext_ln1118_4' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_36 : Operation 326 [1/1] (3.45ns)   --->   "%mul_ln1118_4 = mul i72 %sext_ln1118_3, i72 %sext_ln1118_4"   --->   Operation 326 'mul' 'mul_ln1118_4' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 327 [1/1] (1.14ns)   --->   "%sub_ln1193 = sub i72 %mul_ln1118_3, i72 %mul_ln1118_4"   --->   Operation 327 'sub' 'sub_ln1193' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i27.i14, i27 %sigmaIx23_read, i14"   --->   Operation 328 'bitconcatenate' 'shl_ln728_4' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_36 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i41 %shl_ln728_4"   --->   Operation 329 'sext' 'sext_ln1118_6' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_36 : Operation 330 [1/1] (3.45ns)   --->   "%mul_ln1118_6 = mul i72 %sext_ln1118_6, i72 %sext_ln1118_4"   --->   Operation 330 'mul' 'mul_ln1118_6' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 331 [1/1] (3.45ns)   --->   "%mul_ln1118_7 = mul i72 %sext_ln1118_3, i72 %sext_ln1118_2"   --->   Operation 331 'mul' 'mul_ln1118_7' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 332 [1/1] (1.14ns)   --->   "%sub_ln1193_1 = sub i72 %mul_ln1118_6, i72 %mul_ln1118_7"   --->   Operation 332 'sub' 'sub_ln1193_1' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.50>
ST_37 : Operation 333 [48/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 333 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.50>
ST_38 : Operation 334 [47/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 334 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.50>
ST_39 : Operation 335 [46/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 335 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.50>
ST_40 : Operation 336 [45/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 336 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.50>
ST_41 : Operation 337 [44/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 337 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.50>
ST_42 : Operation 338 [43/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 338 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.50>
ST_43 : Operation 339 [42/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 339 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.50>
ST_44 : Operation 340 [41/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 340 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.50>
ST_45 : Operation 341 [40/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 341 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.50>
ST_46 : Operation 342 [39/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 342 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.50>
ST_47 : Operation 343 [38/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 343 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.50>
ST_48 : Operation 344 [37/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 344 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.50>
ST_49 : Operation 345 [36/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 345 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.50>
ST_50 : Operation 346 [35/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 346 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.50>
ST_51 : Operation 347 [34/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 347 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.50>
ST_52 : Operation 348 [33/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 348 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.50>
ST_53 : Operation 349 [32/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 349 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.50>
ST_54 : Operation 350 [31/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 350 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.50>
ST_55 : Operation 351 [30/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 351 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.50>
ST_56 : Operation 352 [29/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 352 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.50>
ST_57 : Operation 353 [28/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 353 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.50>
ST_58 : Operation 354 [27/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 354 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.50>
ST_59 : Operation 355 [26/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 355 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.50>
ST_60 : Operation 356 [25/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 356 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.50>
ST_61 : Operation 357 [24/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 357 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.50>
ST_62 : Operation 358 [23/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 358 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.50>
ST_63 : Operation 359 [22/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 359 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.50>
ST_64 : Operation 360 [21/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 360 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.50>
ST_65 : Operation 361 [20/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 361 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.50>
ST_66 : Operation 362 [19/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 362 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.50>
ST_67 : Operation 363 [18/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 363 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.50>
ST_68 : Operation 364 [17/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 364 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.50>
ST_69 : Operation 365 [16/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 365 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.50>
ST_70 : Operation 366 [15/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 366 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.50>
ST_71 : Operation 367 [14/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 367 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.50>
ST_72 : Operation 368 [13/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 368 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.50>
ST_73 : Operation 369 [12/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 369 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.50>
ST_74 : Operation 370 [11/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 370 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.50>
ST_75 : Operation 371 [10/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 371 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.50>
ST_76 : Operation 372 [9/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 372 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.50>
ST_77 : Operation 373 [8/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 373 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.50>
ST_78 : Operation 374 [7/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 374 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.50>
ST_79 : Operation 375 [6/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 375 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.50>
ST_80 : Operation 376 [5/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 376 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.50>
ST_81 : Operation 377 [4/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 377 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.50>
ST_82 : Operation 378 [3/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 378 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.50>
ST_83 : Operation 379 [2/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 379 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.50>
ST_84 : Operation 380 [1/49] (1.50ns)   --->   "%sdiv_ln1148 = sdiv i54, i54 %sub_ln1148"   --->   Operation 380 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 1.50> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 48> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.86>
ST_85 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i40 %sdiv_ln1148"   --->   Operation 381 'trunc' 'trunc_ln703' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_85 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i40 %trunc_ln703"   --->   Operation 382 'sext' 'sext_ln1118_5' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_85 : Operation 383 [1/1] (4.86ns)   --->   "%mul_ln1118_5 = mul i72 %sub_ln1193, i72 %sext_ln1118_5"   --->   Operation 383 'mul' 'mul_ln1118_5' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 4.86> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 384 [1/1] (4.86ns)   --->   "%mul_ln1118_8 = mul i72 %sub_ln1193_1, i72 %sext_ln1118_5"   --->   Operation 384 'mul' 'mul_ln1118_8' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 4.86> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i72.i32.i32, i72 %mul_ln1118_5, i32, i32"   --->   Operation 385 'partselect' 'trunc_ln' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_85 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i72.i32.i32, i72 %mul_ln1118_8, i32, i32"   --->   Operation 386 'partselect' 'trunc_ln708_1' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.00>
ST_85 : Operation 387 [1/1] (1.75ns)   --->   "%strmFlowU_in113_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %strmFlowU_in113" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 387 'read' 'strmFlowU_in113_read' <Predicate = (icmp_ln882_7)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32640> <FIFO>
ST_85 : Operation 388 [1/1] (1.75ns)   --->   "%strmFlowV_in114_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %strmFlowV_in114" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 388 'read' 'strmFlowV_in114_read' <Predicate = (icmp_ln882_7 & !init_flag_read)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32640> <FIFO>

State 86 <SV = 85> <Delay = 4.00>
ST_86 : Operation 389 [1/1] (0.65ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi102ELi54ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit270.i"   --->   Operation 389 'br' 'br_ln0' <Predicate = (icmp_ln882_7 & !or_ln223)> <Delay = 0.65>
ST_86 : Operation 390 [1/1] (0.00ns)   --->   "%conv_i_i_i70119_i = phi i16 %trunc_ln708_1, void %_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i16, void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv"   --->   Operation 390 'phi' 'conv_i_i_i70119_i' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_86 : Operation 391 [1/1] (0.00ns)   --->   "%conv_i_i_i80115_i = phi i16 %trunc_ln, void %_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i16, void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv"   --->   Operation 391 'phi' 'conv_i_i_i80115_i' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_86 : Operation 392 [1/1] (0.00ns)   --->   "%tflagu = phi i1, void %_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i1, void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv"   --->   Operation 392 'phi' 'tflagu' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_86 : Operation 393 [1/1] (0.85ns)   --->   "%add_ln703 = add i16 %strmFlowU_in113_read, i16 %conv_i_i_i80115_i"   --->   Operation 393 'add' 'add_ln703' <Predicate = (icmp_ln882_7 & !init_flag_read)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 394 [1/1] (0.85ns)   --->   "%add_ln703_1 = add i16 %strmFlowV_in114_read, i16 %conv_i_i_i70119_i"   --->   Operation 394 'add' 'add_ln703_1' <Predicate = (icmp_ln882_7 & !init_flag_read)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 395 [1/1] (0.65ns)   --->   "%br_ln248 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:248->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 395 'br' 'br_ln248' <Predicate = (icmp_ln882_7 & !init_flag_read)> <Delay = 0.65>
ST_86 : Operation 396 [1/1] (1.75ns)   --->   "%p_07 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %strmFlowV_in114" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 396 'read' 'p_07' <Predicate = (icmp_ln882_7 & init_flag_read)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32640> <FIFO>
ST_86 : Operation 397 [1/1] (0.65ns)   --->   "%br_ln0 = br void"   --->   Operation 397 'br' 'br_ln0' <Predicate = (icmp_ln882_7 & init_flag_read)> <Delay = 0.65>
ST_86 : Operation 398 [1/1] (0.00ns)   --->   "%conv_i_i_i70120_i = phi i16 %conv_i_i_i70119_i, void, i16 %add_ln703_1, void %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i40.i"   --->   Operation 398 'phi' 'conv_i_i_i70120_i' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_86 : Operation 399 [1/1] (0.00ns)   --->   "%conv_i_i_i80116_i = phi i16 %conv_i_i_i80115_i, void, i16 %add_ln703, void %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i40.i"   --->   Operation 399 'phi' 'conv_i_i_i80116_i' <Predicate = (icmp_ln882_7)> <Delay = 0.00>
ST_86 : Operation 400 [1/1] (1.75ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %flagU19, i1 %tflagu" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 400 'write' 'write_ln167' <Predicate = (icmp_ln882_7)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 5000> <FIFO>
ST_86 : Operation 401 [1/1] (1.75ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %flagV20, i1 %tflagu" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 401 'write' 'write_ln167' <Predicate = (icmp_ln882_7)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 5000> <FIFO>
ST_86 : Operation 402 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %strmFlowU_fil9, i16 %conv_i_i_i80116_i" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 402 'write' 'write_ln167' <Predicate = (icmp_ln882_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_86 : Operation 403 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %strmFlowV_fil10, i16 %conv_i_i_i70120_i" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 403 'write' 'write_ln167' <Predicate = (icmp_ln882_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_86 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 404 'br' 'br_ln0' <Predicate = (icmp_ln882_7)> <Delay = 0.00>

State 87 <SV = 3> <Delay = 0.00>
ST_87 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 405 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'rows' [33]  (1.84 ns)
	fifo write on port 'rows_out' (/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [39]  (1.84 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('add_ln695') [59]  (0 ns)
	'icmp' operation ('icmp_ln882') [61]  (0.991 ns)
	blocking operation 0.287 ns on control path)

 <State 3>: 0.991ns
The critical path consists of the following:
	'phi' operation ('empty_187') with incoming values : ('add_ln695_5') [69]  (0 ns)
	'icmp' operation ('icmp_ln882_7') [71]  (0.991 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read on port 'sigmaIx23' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [78]  (1.84 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'add' operation ('__Val2__') [91]  (0.965 ns)
	'mul' operation ('mul_ln1118_2') [93]  (3.24 ns)

 <State 6>: 4.32ns
The critical path consists of the following:
	'add' operation ('add_ln935') [98]  (1.1 ns)
	'sub' operation ('sub_ln939_1') [149]  (1.1 ns)
	'select' operation ('__Val2__') [150]  (0.365 ns)
	'cttz' operation ('tmp_i') [154]  (1.76 ns)

 <State 7>: 4.21ns
The critical path consists of the following:
	'sub' operation ('sub_ln944_1') [156]  (1.02 ns)
	'sub' operation ('sub_ln947_1') [161]  (0.781 ns)
	'lshr' operation ('lshr_ln947_1') [163]  (0 ns)
	'and' operation ('__Result__') [164]  (0.736 ns)
	'or' operation ('or_ln949') [170]  (0 ns)
	'icmp' operation ('icmp_ln949') [173]  (1.39 ns)
	'select' operation ('select_ln946') [182]  (0 ns)
	'select' operation ('select_ln954') [186]  (0.287 ns)

 <State 8>: 4.42ns
The critical path consists of the following:
	'sub' operation ('sub_ln955') [179]  (1.02 ns)
	'shl' operation ('shl_ln955') [181]  (0 ns)
	'select' operation ('m') [187]  (0 ns)
	'add' operation ('m') [190]  (1.51 ns)
	'select' operation ('select_ln943_1') [194]  (0.393 ns)
	'add' operation ('add_ln964_1') [197]  (1.05 ns)
	'select' operation ('S12sq_h') [202]  (0.449 ns)

 <State 9>: 4.28ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4_i', /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [203]  (4.28 ns)

 <State 10>: 4.28ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4_i', /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [203]  (4.28 ns)

 <State 11>: 4.28ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4_i', /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [203]  (4.28 ns)

 <State 12>: 4.28ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4_i', /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [203]  (4.28 ns)

 <State 13>: 4.28ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4_i', /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [203]  (4.28 ns)

 <State 14>: 4.28ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4_i', /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [203]  (4.28 ns)

 <State 15>: 4.28ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4_i', /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [203]  (4.28 ns)

 <State 16>: 4.28ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4_i', /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [203]  (4.28 ns)

 <State 17>: 4.28ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4_i', /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [203]  (4.28 ns)

 <State 18>: 4.28ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4_i', /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [203]  (4.28 ns)

 <State 19>: 4.77ns
The critical path consists of the following:
	'select' operation ('m') [102]  (0.325 ns)
	'cttz' operation ('l') [105]  (1.13 ns)
	'sub' operation ('sub_ln944') [106]  (1.02 ns)
	'add' operation ('lsb_index') [108]  (1.02 ns)
	'icmp' operation ('icmp_ln946') [110]  (0.998 ns)
	'and' operation ('and_ln946') [119]  (0 ns)
	'or' operation ('a') [122]  (0 ns)
	'and' operation ('tobool34_i_i704_i') [131]  (0.287 ns)

 <State 20>: 4.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln959') [125]  (1.02 ns)
	'shl' operation ('shl_ln959') [127]  (0 ns)
	'select' operation ('m') [132]  (0 ns)
	'add' operation ('m') [134]  (1.39 ns)
	'select' operation ('select_ln943') [138]  (0.393 ns)
	'add' operation ('add_ln964') [141]  (1.05 ns)
	'select' operation ('S1122_h') [146]  (0.449 ns)

 <State 21>: 4.83ns
The critical path consists of the following:
	'fsub' operation ('eig_comp', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [204]  (4.83 ns)

 <State 22>: 4.83ns
The critical path consists of the following:
	'fsub' operation ('eig_comp', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [204]  (4.83 ns)

 <State 23>: 4.83ns
The critical path consists of the following:
	'fsub' operation ('eig_comp', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [204]  (4.83 ns)

 <State 24>: 4.83ns
The critical path consists of the following:
	'fsub' operation ('eig_comp', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [204]  (4.83 ns)

 <State 25>: 4.83ns
The critical path consists of the following:
	'fsub' operation ('eig_comp', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [204]  (4.83 ns)

 <State 26>: 4.83ns
The critical path consists of the following:
	'fsub' operation ('eig_comp', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:215->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [204]  (4.83 ns)

 <State 27>: 3.79ns
The critical path consists of the following:
	'fmul' operation ('eig_comp2', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:218->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [205]  (3.79 ns)

 <State 28>: 3.79ns
The critical path consists of the following:
	'fmul' operation ('eig_comp2', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:218->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [205]  (3.79 ns)

 <State 29>: 3.79ns
The critical path consists of the following:
	'fmul' operation ('eig_comp2', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:218->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [205]  (3.79 ns)

 <State 30>: 3.79ns
The critical path consists of the following:
	'fmul' operation ('eig_comp2', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:218->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [205]  (3.79 ns)

 <State 31>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [212]  (2.78 ns)

 <State 32>: 3.23ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [212]  (2.78 ns)
	'and' operation ('and_ln219', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [213]  (0 ns)
	'select' operation ('eig_comp3', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:219->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [216]  (0.449 ns)

 <State 33>: 2.31ns
The critical path consists of the following:
	'fpext' operation ('conv_i', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [218]  (2.31 ns)

 <State 34>: 2.31ns
The critical path consists of the following:
	'fpext' operation ('conv_i', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:223->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355) [218]  (2.31 ns)

 <State 35>: 4.33ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_1') [87]  (3.19 ns)
	'icmp' operation ('icmp_ln1498') [217]  (1.14 ns)

 <State 36>: 4.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_3') [235]  (3.45 ns)
	'sub' operation ('sub_ln1193') [240]  (1.15 ns)

 <State 37>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 38>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 39>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 40>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 41>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 42>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 43>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 44>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 45>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 46>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 47>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 48>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 49>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 50>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 51>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 52>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 53>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 54>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 55>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 56>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 57>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 58>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 59>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 60>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 61>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 62>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 63>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 64>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 65>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 66>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 67>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 68>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 69>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 70>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 71>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 72>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 73>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 74>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 75>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 76>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 77>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 78>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 79>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 80>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 81>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 82>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 83>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 84>: 1.51ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [230]  (1.51 ns)

 <State 85>: 4.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_5') [242]  (4.87 ns)

 <State 86>: 4ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('conv_i_i_i80115_i') with incoming values : ('trunc_ln') [254]  (0.656 ns)
	'phi' operation ('conv_i_i_i80115_i') with incoming values : ('trunc_ln') [254]  (0 ns)
	'add' operation ('add_ln703') [259]  (0.853 ns)
	multiplexor before 'phi' operation ('conv_i_i_i80116_i') with incoming values : ('trunc_ln') ('add_ln703') [268]  (0.656 ns)
	'phi' operation ('conv_i_i_i80116_i') with incoming values : ('trunc_ln') ('add_ln703') [268]  (0 ns)
	fifo write on port 'strmFlowU_fil9' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [271]  (1.84 ns)

 <State 87>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
