Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Apr  2 23:37:39 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file operation_controller_control_sets_placed.rpt
| Design       : operation_controller
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |              13 |            6 |
| No           | Yes                   | No                     |              22 |            4 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------+---------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |       Enable Signal      |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+--------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG     | finish_i_1__3_n_0        | layer2/genblk1[1].u1/wi/AR[0]         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     |                          |                                       |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG     |                          | layer1/genblk1[0].u1/local_enable_reg |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG     |                          | layer2/genblk1[0].u1/local_enable_reg |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG     |                          | layer2/genblk1[1].u1/wi/AR[0]         |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG     | fc1/labels[0][7]_i_1_n_0 |                                       |                4 |             16 |         4.00 |
|  enable_fc_reg_n_0 |                          |                                       |                4 |             16 |         4.00 |
+--------------------+--------------------------+---------------------------------------+------------------+----------------+--------------+


