INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/amin/parallel-gcn/src/FPGA/_x/reports/mmul_kernel_0
	Log files: /home/amin/parallel-gcn/src/FPGA/_x/logs/mmul_kernel_0
INFO: [v++ 60-1548] Creating build summary session with primary output /home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo.compile_summary, at Tue Jan 30 16:14:23 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/amin/parallel-gcn/src/FPGA/_x/reports/mmul_kernel_0/v++_compile_mmul_kernel_0_guidance.html', at Tue Jan 30 16:14:23 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'mmul_kernel_0'

===>The following messages were generated while  performing high-level synthesis for kernel: mmul_kernel_0 Log file: /home/amin/parallel-gcn/src/FPGA/_x/mmul_kernel_0/mmul_kernel_0/vitis_hls.log :
ERROR: [v++ 214-219] Vitis mode requires ALL SAxiLites have only one same bundle name. Now different bundle names: 'control' and 'control_r', come from 'return' and 'A,B,C' separately, in function 'mmul_kernel_0' (/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul.cpp:6:0)
ERROR: [v++ 200-1715] Encountered problem during source synthesis
ERROR: [v++ 60-300] Failed to build kernel(ip) mmul_kernel_0, see log for details: /home/amin/parallel-gcn/src/FPGA/_x/mmul_kernel_0/mmul_kernel_0/vitis_hls.log
ERROR: [v++ 60-773] In '/home/amin/parallel-gcn/src/FPGA/_x/mmul_kernel_0/mmul_kernel_0/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-219] Vitis mode requires ALL SAxiLites have only one same bundle name. Now different bundle names: 'control' and 'control_r', come from 'return' and 'A,B,C' separately, in function 'mmul_kernel_0' (/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul.cpp:6:0)
ERROR: [v++ 60-773] In '/home/amin/parallel-gcn/src/FPGA/_x/mmul_kernel_0/mmul_kernel_0/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
