Version 3.2 HI-TECH Software Intermediate Code
"43 /opt/microchip/xc8/v1.41/include/pic18.h
[v ___nop `(v ~T0 @X0 0 ef ]
[p i ___nop ]
[v F2991 `(v ~T0 @X0 1 tf1`ul ]
"161
[v __delay `JF2991 ~T0 @X0 0 e ]
[p i __delay ]
"102 XLCD/xlcd.h
[v _BusyXLCD `(uc ~T0 @X0 0 ef ]
"117
[v _WriteCmdXLCD `(v ~T0 @X0 0 ef1`uc ]
"97
[v _SetDDRamAddr `(v ~T0 @X0 0 ef1`uc ]
"194 /opt/microchip/xc8/v1.41/include/stdio.h
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
"132 XLCD/xlcd.h
[v _putsXLCD `(v ~T0 @X0 0 ef1`*uc ]
"137
[v _putrsXLCD `(v ~T0 @X0 0 ef1`*Cuc ]
"4453 /opt/microchip/xc8/v1.41/include/pic18f4520.h
[v _CCP1CON `Vuc ~T0 @X0 0 e@4029 ]
"309 ADC/adc.h
[v _OpenADC `(v ~T0 @X0 0 ef3`uc`uc`uc ]
"296
[v _ConvertADC `(v ~T0 @X0 0 ef ]
"294
[v _BusyADC `(uc ~T0 @X0 0 ef ]
"300
[v _ReadADC `(i ~T0 @X0 0 ef ]
"298
[v _CloseADC `(v ~T0 @X0 0 ef ]
"31 /opt/microchip/xc8/v1.41/include/math.h
[v _floor `(d ~T0 @X0 0 ef1`d ]
"4857 /opt/microchip/xc8/v1.41/include/pic18f4520.h
[v _SSPCON2 `Vuc ~T0 @X0 0 e@4037 ]
"5026
[s S199 :2 `uc 1 :1 `uc 1 ]
[n S199 . . R_NOT_W ]
"5030
[s S200 :5 `uc 1 :1 `uc 1 ]
[n S200 . . D_NOT_A ]
"5034
[s S201 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S201 . BF UA R_nW S P D_nA CKE SMP ]
"5044
[s S202 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S202 . . R . D ]
"5050
[s S203 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S203 . . W . A ]
"5056
[s S204 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S204 . . nW . nA ]
"5062
[s S205 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S205 . . R_W . D_A ]
"5068
[s S206 :2 `uc 1 :1 `uc 1 ]
[n S206 . . NOT_WRITE ]
"5072
[s S207 :5 `uc 1 :1 `uc 1 ]
[n S207 . . NOT_ADDRESS ]
"5076
[s S208 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S208 . . nWRITE . nADDRESS ]
"5082
[s S209 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S209 . . RW START STOP DA ]
"5089
[s S210 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S210 . . NOT_W . NOT_A ]
"5025
[u S198 `S199 1 `S200 1 `S201 1 `S202 1 `S203 1 `S204 1 `S205 1 `S206 1 `S207 1 `S208 1 `S209 1 `S210 1 ]
[n S198 . . . . . . . . . . . . . ]
"5096
[v _SSPSTATbits `VS198 ~T0 @X0 0 e@4039 ]
"4863
[s S193 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S193 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"4873
[s S194 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S194 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
"4862
[u S192 `S193 1 `S194 1 ]
[n S192 . . . ]
"4882
[v _SSPCON2bits `VS192 ~T0 @X0 0 e@4037 ]
"152 I2C/i2c.h
[v _WriteI2C `(c ~T0 @X0 0 ef1`uc ]
"156
[v _ReadI2C `(uc ~T0 @X0 0 ef ]
"3075 /opt/microchip/xc8/v1.41/include/pic18f4520.h
[v _EEADR `Vuc ~T0 @X0 0 e@4009 ]
"3069
[v _EEDATA `Vuc ~T0 @X0 0 e@4008 ]
"3004
[s S106 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S106 . RD WR WREN WRERR FREE . CFGS EEPGD ]
"3014
[s S107 :6 `uc 1 :1 `uc 1 ]
[n S107 . . EEFS ]
"3003
[u S105 `S106 1 `S107 1 ]
[n S105 . . . ]
"3019
[v _EECON1bits `VS105 ~T0 @X0 0 e@4006 ]
"6591
[s S270 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S270 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"6601
[s S271 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S271 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"6611
[s S272 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S272 . . GIEL GIEH ]
"6590
[u S269 `S270 1 `S271 1 `S272 1 ]
[n S269 . . . . ]
"6617
[v _INTCONbits `VS269 ~T0 @X0 0 e@4082 ]
"3063
[v _EECON2 `Vuc ~T0 @X0 0 e@4007 ]
"23 COM_PC/serial_com.h
[v _reply_message_serial_com `(*uc ~T0 @X0 0 ef2`i`*i ]
"3301 /opt/microchip/xc8/v1.41/include/pic18f4520.h
[s S123 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S123 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"3311
[s S124 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S124 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
"3321
[s S125 :6 `uc 1 :1 `uc 1 ]
[n S125 . . TX8_9 ]
"3325
[s S126 :1 `uc 1 ]
[n S126 . TXD8 ]
"3300
[u S122 `S123 1 `S124 1 `S125 1 `S126 1 ]
[n S122 . . . . . ]
"3329
[v _TXSTAbits `VS122 ~T0 @X0 0 e@4012 ]
"226 USART/usart.h
[v _WriteUSART `(v ~T0 @X0 0 ef1`uc ]
"54 /opt/microchip/xc8/v1.41/include/string.h
[v _strlen `(ui ~T0 @X0 0 ef1`*Cuc ]
"2657 /opt/microchip/xc8/v1.41/include/pic18f4520.h
[s S91 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S91 . TMR1IF TMR2IF CCP1IF SSPIF TXIF RCIF ADIF PSPIF ]
"2667
[s S92 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S92 . . TX1IF RC1IF ]
"2656
[u S90 `S91 1 `S92 1 ]
[n S90 . . . ]
"2673
[v _PIR1bits `VS90 ~T0 @X0 0 e@3998 ]
"5578
[v _TMR1H `Vuc ~T0 @X0 0 e@4047 ]
"5572
[v _TMR1L `Vuc ~T0 @X0 0 e@4046 ]
"194 main.c
[v _timer0_init `(v ~T0 @X0 0 ef ]
"199
[v _timer0_reset `(v ~T0 @X0 0 ef ]
"6176 /opt/microchip/xc8/v1.41/include/pic18f4520.h
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
"16 /opt/microchip/xc8/v1.41/include/string.h
[v _memset `(*v ~T0 @X0 0 ef3`*v`i`ui ]
"225 USART/usart.h
[v _ReadUSART `(uc ~T0 @X0 0 ef ]
"55 /opt/microchip/xc8/v1.41/include/stdlib.h
[v _atoi `(i ~T0 @X0 0 ef1`*Cuc ]
"18 /opt/microchip/xc8/v1.41/include/assert.h
[v __fassert `(v ~T0 @X0 0 ef3`i`*Cuc`*Cuc ]
"5590 /opt/microchip/xc8/v1.41/include/pic18f4520.h
[s S233 :1 `uc 1 ]
[n S233 . NOT_BOR ]
"5593
[s S234 :1 `uc 1 :1 `uc 1 ]
[n S234 . . NOT_POR ]
"5597
[s S235 :2 `uc 1 :1 `uc 1 ]
[n S235 . . NOT_PD ]
"5601
[s S236 :3 `uc 1 :1 `uc 1 ]
[n S236 . . NOT_TO ]
"5605
[s S237 :4 `uc 1 :1 `uc 1 ]
[n S237 . . NOT_RI ]
"5609
[s S238 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S238 . nBOR nPOR nPD nTO nRI . SBOREN IPEN ]
"5619
[s S239 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S239 . BOR POR PD TO RI ]
"5589
[u S232 `S233 1 `S234 1 `S235 1 `S236 1 `S237 1 `S238 1 `S239 1 ]
[n S232 . . . . . . . . ]
"5627
[v _RCONbits `VS232 ~T0 @X0 0 e@4048 ]
"4637
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"1308
[s S49 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S49 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"1318
[s S50 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S50 . LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 ]
"1307
[u S48 `S49 1 `S50 1 ]
[n S48 . . . ]
"1329
[v _LATDbits `VS48 ~T0 @X0 0 e@3980 ]
"2138
[s S73 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S73 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"2148
[s S74 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S74 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"2137
[u S72 `S73 1 `S74 1 ]
[n S72 . . . ]
"2159
[v _TRISDbits `VS72 ~T0 @X0 0 e@3989 ]
"87 XLCD/xlcd.h
[v _OpenXLCD `(v ~T0 @X0 0 ef1`uc ]
"6522 /opt/microchip/xc8/v1.41/include/pic18f4520.h
[s S266 :7 `uc 1 :1 `uc 1 ]
[n S266 . . NOT_RBPU ]
"6526
[s S267 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S267 . RBIP . TMR0IP . INTEDG2 INTEDG1 INTEDG0 nRBPU ]
"6536
[s S268 :7 `uc 1 :1 `uc 1 ]
[n S268 . . RBPU ]
"6521
[u S265 `S266 1 `S267 1 `S268 1 ]
[n S265 . . . . ]
"6541
[v _INTCON2bits `VS265 ~T0 @X0 0 e@4081 ]
"1696
[s S61 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S61 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"1706
[s S62 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S62 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"1695
[u S60 `S61 1 `S62 1 ]
[n S60 . . . ]
"1717
[v _TRISBbits `VS60 ~T0 @X0 0 e@3987 ]
"1475
[s S55 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S55 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
"1485
[s S56 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S56 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"1474
[u S54 `S55 1 `S56 1 ]
[n S54 . . . ]
"1496
[v _TRISAbits `VS54 ~T0 @X0 0 e@3986 ]
"5252
[v _T2CON `Vuc ~T0 @X0 0 e@4042 ]
"1917
[s S67 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S67 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"1927
[s S68 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S68 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"1916
[u S66 `S67 1 `S68 1 ]
[n S66 . . . ]
"1938
[v _TRISCbits `VS66 ~T0 @X0 0 e@3988 ]
"5349
[v _PR2 `Vuc ~T0 @X0 0 e@4043 ]
"4555
[v _CCPR1L `Vuc ~T0 @X0 0 e@4030 ]
"6100
[s S257 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S257 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
"6108
[s S258 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S258 . T0PS0 T0PS1 T0PS2 T0PS3 . T016BIT ]
"6099
[u S256 `S257 1 `S258 1 ]
[n S256 . . . ]
"6117
[v _T0CONbits `VS256 ~T0 @X0 0 e@4053 ]
"5464
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"2581
[s S88 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S88 . TMR1IE TMR2IE CCP1IE SSPIE TXIE RCIE ADIE PSPIE ]
"2591
[s S89 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S89 . . TX1IE RC1IE ]
"2580
[u S87 `S88 1 `S89 1 ]
[n S87 . . . ]
"2597
[v _PIE1bits `VS87 ~T0 @X0 0 e@3997 ]
"5470
[s S228 :2 `uc 1 :1 `uc 1 ]
[n S228 . . NOT_T1SYNC ]
"5474
[s S229 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S229 . TMR1ON TMR1CS nT1SYNC T1OSCEN T1CKPS T1RUN RD16 ]
"5483
[s S230 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S230 . . T1SYNC . T1CKPS0 T1CKPS1 ]
"5490
[s S231 :3 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S231 . . SOSCEN . T1RD16 ]
"5469
[u S227 `S228 1 `S229 1 `S230 1 `S231 1 ]
[n S227 . . . . . ]
"5497
[v _T1CONbits `VS227 ~T0 @X0 0 e@4045 ]
"150 I2C/i2c.h
[v _OpenI2C `(v ~T0 @X0 0 ef2`uc`uc ]
"5240 /opt/microchip/xc8/v1.41/include/pic18f4520.h
[v _SSPADD `Vuc ~T0 @X0 0 e@4040 ]
"210 USART/usart.h
[v _OpenUSART `(v ~T0 @X0 0 ef2`uc`ui ]
[p mainexit ]
"13 main.c
[p x OSC=RCIO6 ]
"14
[p x FCMEN=OFF ]
"15
[p x IESO=OFF ]
"18
[p x PWRT=OFF ]
"19
[p x BOREN=SBORDIS ]
"20
[p x BORV=3 ]
"23
[p x WDT=OFF ]
"24
[p x WDTPS=32768 ]
"27
[p x CCP2MX=PORTC ]
"28
[p x PBADEN=OFF ]
"29
[p x LPT1OSC=OFF ]
"30
[p x MCLRE=ON ]
"33
[p x STVREN=ON ]
"34
[p x LVP=OFF ]
"35
[p x XINST=OFF ]
"38
[p x CP0=OFF ]
"39
[p x CP1=OFF ]
"40
[p x CP2=OFF ]
"41
[p x CP3=OFF ]
"44
[p x CPB=OFF ]
"45
[p x CPD=OFF ]
"48
[p x WRT0=OFF ]
"49
[p x WRT1=OFF ]
"50
[p x WRT2=OFF ]
"51
[p x WRT3=OFF ]
"54
[p x WRTC=OFF ]
"55
[p x WRTB=OFF ]
"56
[p x WRTD=OFF ]
"59
[p x EBTR0=OFF ]
"60
[p x EBTR1=OFF ]
"61
[p x EBTR2=OFF ]
"62
[p x EBTR3=OFF ]
"65
[p x EBTRB=OFF ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4520.h: 49: extern volatile unsigned char PORTA @ 0xF80;
"51 /opt/microchip/xc8/v1.41/include/pic18f4520.h
[; ;pic18f4520.h: 51: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4520.h: 54: typedef union {
[; ;pic18f4520.h: 55: struct {
[; ;pic18f4520.h: 56: unsigned RA0 :1;
[; ;pic18f4520.h: 57: unsigned RA1 :1;
[; ;pic18f4520.h: 58: unsigned RA2 :1;
[; ;pic18f4520.h: 59: unsigned RA3 :1;
[; ;pic18f4520.h: 60: unsigned RA4 :1;
[; ;pic18f4520.h: 61: unsigned RA5 :1;
[; ;pic18f4520.h: 62: unsigned RA6 :1;
[; ;pic18f4520.h: 63: unsigned RA7 :1;
[; ;pic18f4520.h: 64: };
[; ;pic18f4520.h: 65: struct {
[; ;pic18f4520.h: 66: unsigned AN0 :1;
[; ;pic18f4520.h: 67: unsigned AN1 :1;
[; ;pic18f4520.h: 68: unsigned AN2 :1;
[; ;pic18f4520.h: 69: unsigned AN3 :1;
[; ;pic18f4520.h: 70: unsigned T0CKI :1;
[; ;pic18f4520.h: 71: unsigned AN4 :1;
[; ;pic18f4520.h: 72: unsigned OSC2 :1;
[; ;pic18f4520.h: 73: unsigned OSC1 :1;
[; ;pic18f4520.h: 74: };
[; ;pic18f4520.h: 75: struct {
[; ;pic18f4520.h: 76: unsigned :2;
[; ;pic18f4520.h: 77: unsigned VREFN :1;
[; ;pic18f4520.h: 78: unsigned VREFP :1;
[; ;pic18f4520.h: 79: unsigned :1;
[; ;pic18f4520.h: 80: unsigned SS :1;
[; ;pic18f4520.h: 81: unsigned CLKO :1;
[; ;pic18f4520.h: 82: unsigned CLKI :1;
[; ;pic18f4520.h: 83: };
[; ;pic18f4520.h: 84: struct {
[; ;pic18f4520.h: 85: unsigned :5;
[; ;pic18f4520.h: 86: unsigned NOT_SS :1;
[; ;pic18f4520.h: 87: };
[; ;pic18f4520.h: 88: struct {
[; ;pic18f4520.h: 89: unsigned :2;
[; ;pic18f4520.h: 90: unsigned CVREF :1;
[; ;pic18f4520.h: 91: unsigned :2;
[; ;pic18f4520.h: 92: unsigned nSS :1;
[; ;pic18f4520.h: 93: };
[; ;pic18f4520.h: 94: struct {
[; ;pic18f4520.h: 95: unsigned :5;
[; ;pic18f4520.h: 96: unsigned LVDIN :1;
[; ;pic18f4520.h: 97: };
[; ;pic18f4520.h: 98: struct {
[; ;pic18f4520.h: 99: unsigned :5;
[; ;pic18f4520.h: 100: unsigned HLVDIN :1;
[; ;pic18f4520.h: 101: };
[; ;pic18f4520.h: 102: struct {
[; ;pic18f4520.h: 103: unsigned :4;
[; ;pic18f4520.h: 104: unsigned C1OUT :1;
[; ;pic18f4520.h: 105: unsigned C2OUT :1;
[; ;pic18f4520.h: 106: };
[; ;pic18f4520.h: 107: struct {
[; ;pic18f4520.h: 108: unsigned ULPWUIN :1;
[; ;pic18f4520.h: 109: unsigned :6;
[; ;pic18f4520.h: 110: unsigned RJPU :1;
[; ;pic18f4520.h: 111: };
[; ;pic18f4520.h: 112: } PORTAbits_t;
[; ;pic18f4520.h: 113: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4520.h: 267: extern volatile unsigned char PORTB @ 0xF81;
"269
[; ;pic18f4520.h: 269: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4520.h: 272: typedef union {
[; ;pic18f4520.h: 273: struct {
[; ;pic18f4520.h: 274: unsigned RB0 :1;
[; ;pic18f4520.h: 275: unsigned RB1 :1;
[; ;pic18f4520.h: 276: unsigned RB2 :1;
[; ;pic18f4520.h: 277: unsigned RB3 :1;
[; ;pic18f4520.h: 278: unsigned RB4 :1;
[; ;pic18f4520.h: 279: unsigned RB5 :1;
[; ;pic18f4520.h: 280: unsigned RB6 :1;
[; ;pic18f4520.h: 281: unsigned RB7 :1;
[; ;pic18f4520.h: 282: };
[; ;pic18f4520.h: 283: struct {
[; ;pic18f4520.h: 284: unsigned INT0 :1;
[; ;pic18f4520.h: 285: unsigned INT1 :1;
[; ;pic18f4520.h: 286: unsigned INT2 :1;
[; ;pic18f4520.h: 287: unsigned CCP2 :1;
[; ;pic18f4520.h: 288: unsigned KBI0 :1;
[; ;pic18f4520.h: 289: unsigned KBI1 :1;
[; ;pic18f4520.h: 290: unsigned KBI2 :1;
[; ;pic18f4520.h: 291: unsigned KBI3 :1;
[; ;pic18f4520.h: 292: };
[; ;pic18f4520.h: 293: struct {
[; ;pic18f4520.h: 294: unsigned AN12 :1;
[; ;pic18f4520.h: 295: unsigned AN10 :1;
[; ;pic18f4520.h: 296: unsigned AN8 :1;
[; ;pic18f4520.h: 297: unsigned AN9 :1;
[; ;pic18f4520.h: 298: unsigned AN11 :1;
[; ;pic18f4520.h: 299: unsigned PGM :1;
[; ;pic18f4520.h: 300: unsigned PGC :1;
[; ;pic18f4520.h: 301: unsigned PGD :1;
[; ;pic18f4520.h: 302: };
[; ;pic18f4520.h: 303: struct {
[; ;pic18f4520.h: 304: unsigned FLT0 :1;
[; ;pic18f4520.h: 305: };
[; ;pic18f4520.h: 306: struct {
[; ;pic18f4520.h: 307: unsigned :3;
[; ;pic18f4520.h: 308: unsigned CCP2_PA2 :1;
[; ;pic18f4520.h: 309: };
[; ;pic18f4520.h: 310: } PORTBbits_t;
[; ;pic18f4520.h: 311: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4520.h: 445: extern volatile unsigned char PORTC @ 0xF82;
"447
[; ;pic18f4520.h: 447: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4520.h: 450: typedef union {
[; ;pic18f4520.h: 451: struct {
[; ;pic18f4520.h: 452: unsigned RC0 :1;
[; ;pic18f4520.h: 453: unsigned RC1 :1;
[; ;pic18f4520.h: 454: unsigned RC2 :1;
[; ;pic18f4520.h: 455: unsigned RC3 :1;
[; ;pic18f4520.h: 456: unsigned RC4 :1;
[; ;pic18f4520.h: 457: unsigned RC5 :1;
[; ;pic18f4520.h: 458: unsigned RC6 :1;
[; ;pic18f4520.h: 459: unsigned RC7 :1;
[; ;pic18f4520.h: 460: };
[; ;pic18f4520.h: 461: struct {
[; ;pic18f4520.h: 462: unsigned T1OSO :1;
[; ;pic18f4520.h: 463: unsigned T1OSI :1;
[; ;pic18f4520.h: 464: unsigned CCP1 :1;
[; ;pic18f4520.h: 465: unsigned SCK :1;
[; ;pic18f4520.h: 466: unsigned SDI :1;
[; ;pic18f4520.h: 467: unsigned SDO :1;
[; ;pic18f4520.h: 468: unsigned TX :1;
[; ;pic18f4520.h: 469: unsigned RX :1;
[; ;pic18f4520.h: 470: };
[; ;pic18f4520.h: 471: struct {
[; ;pic18f4520.h: 472: unsigned T13CKI :1;
[; ;pic18f4520.h: 473: unsigned CCP2 :1;
[; ;pic18f4520.h: 474: unsigned :1;
[; ;pic18f4520.h: 475: unsigned SCL :1;
[; ;pic18f4520.h: 476: unsigned SDA :1;
[; ;pic18f4520.h: 477: unsigned :1;
[; ;pic18f4520.h: 478: unsigned CK :1;
[; ;pic18f4520.h: 479: unsigned DT :1;
[; ;pic18f4520.h: 480: };
[; ;pic18f4520.h: 481: struct {
[; ;pic18f4520.h: 482: unsigned T1CKI :1;
[; ;pic18f4520.h: 483: unsigned :1;
[; ;pic18f4520.h: 484: unsigned P1A :1;
[; ;pic18f4520.h: 485: };
[; ;pic18f4520.h: 486: struct {
[; ;pic18f4520.h: 487: unsigned :1;
[; ;pic18f4520.h: 488: unsigned PA2 :1;
[; ;pic18f4520.h: 489: unsigned PA1 :1;
[; ;pic18f4520.h: 490: };
[; ;pic18f4520.h: 491: } PORTCbits_t;
[; ;pic18f4520.h: 492: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4520.h: 626: extern volatile unsigned char PORTD @ 0xF83;
"628
[; ;pic18f4520.h: 628: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4520.h: 631: typedef union {
[; ;pic18f4520.h: 632: struct {
[; ;pic18f4520.h: 633: unsigned RD0 :1;
[; ;pic18f4520.h: 634: unsigned RD1 :1;
[; ;pic18f4520.h: 635: unsigned RD2 :1;
[; ;pic18f4520.h: 636: unsigned RD3 :1;
[; ;pic18f4520.h: 637: unsigned RD4 :1;
[; ;pic18f4520.h: 638: unsigned RD5 :1;
[; ;pic18f4520.h: 639: unsigned RD6 :1;
[; ;pic18f4520.h: 640: unsigned RD7 :1;
[; ;pic18f4520.h: 641: };
[; ;pic18f4520.h: 642: struct {
[; ;pic18f4520.h: 643: unsigned PSP0 :1;
[; ;pic18f4520.h: 644: unsigned PSP1 :1;
[; ;pic18f4520.h: 645: unsigned PSP2 :1;
[; ;pic18f4520.h: 646: unsigned PSP3 :1;
[; ;pic18f4520.h: 647: unsigned PSP4 :1;
[; ;pic18f4520.h: 648: unsigned PSP5 :1;
[; ;pic18f4520.h: 649: unsigned PSP6 :1;
[; ;pic18f4520.h: 650: unsigned PSP7 :1;
[; ;pic18f4520.h: 651: };
[; ;pic18f4520.h: 652: struct {
[; ;pic18f4520.h: 653: unsigned :5;
[; ;pic18f4520.h: 654: unsigned P1B :1;
[; ;pic18f4520.h: 655: unsigned P1C :1;
[; ;pic18f4520.h: 656: unsigned P1D :1;
[; ;pic18f4520.h: 657: };
[; ;pic18f4520.h: 658: struct {
[; ;pic18f4520.h: 659: unsigned :7;
[; ;pic18f4520.h: 660: unsigned SS2 :1;
[; ;pic18f4520.h: 661: };
[; ;pic18f4520.h: 662: } PORTDbits_t;
[; ;pic18f4520.h: 663: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4520.h: 767: extern volatile unsigned char PORTE @ 0xF84;
"769
[; ;pic18f4520.h: 769: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4520.h: 772: typedef union {
[; ;pic18f4520.h: 773: struct {
[; ;pic18f4520.h: 774: unsigned RE0 :1;
[; ;pic18f4520.h: 775: unsigned RE1 :1;
[; ;pic18f4520.h: 776: unsigned RE2 :1;
[; ;pic18f4520.h: 777: unsigned RE3 :1;
[; ;pic18f4520.h: 778: };
[; ;pic18f4520.h: 779: struct {
[; ;pic18f4520.h: 780: unsigned RD :1;
[; ;pic18f4520.h: 781: unsigned WR :1;
[; ;pic18f4520.h: 782: unsigned CS :1;
[; ;pic18f4520.h: 783: unsigned MCLR :1;
[; ;pic18f4520.h: 784: };
[; ;pic18f4520.h: 785: struct {
[; ;pic18f4520.h: 786: unsigned NOT_RD :1;
[; ;pic18f4520.h: 787: };
[; ;pic18f4520.h: 788: struct {
[; ;pic18f4520.h: 789: unsigned :1;
[; ;pic18f4520.h: 790: unsigned NOT_WR :1;
[; ;pic18f4520.h: 791: };
[; ;pic18f4520.h: 792: struct {
[; ;pic18f4520.h: 793: unsigned :2;
[; ;pic18f4520.h: 794: unsigned NOT_CS :1;
[; ;pic18f4520.h: 795: };
[; ;pic18f4520.h: 796: struct {
[; ;pic18f4520.h: 797: unsigned :3;
[; ;pic18f4520.h: 798: unsigned NOT_MCLR :1;
[; ;pic18f4520.h: 799: };
[; ;pic18f4520.h: 800: struct {
[; ;pic18f4520.h: 801: unsigned nRD :1;
[; ;pic18f4520.h: 802: unsigned nWR :1;
[; ;pic18f4520.h: 803: unsigned nCS :1;
[; ;pic18f4520.h: 804: unsigned nMCLR :1;
[; ;pic18f4520.h: 805: };
[; ;pic18f4520.h: 806: struct {
[; ;pic18f4520.h: 807: unsigned AN5 :1;
[; ;pic18f4520.h: 808: unsigned AN6 :1;
[; ;pic18f4520.h: 809: unsigned AN7 :1;
[; ;pic18f4520.h: 810: unsigned VPP :1;
[; ;pic18f4520.h: 811: };
[; ;pic18f4520.h: 812: struct {
[; ;pic18f4520.h: 813: unsigned PD2 :1;
[; ;pic18f4520.h: 814: unsigned PC2 :1;
[; ;pic18f4520.h: 815: unsigned CCP10 :1;
[; ;pic18f4520.h: 816: unsigned CCP9E :1;
[; ;pic18f4520.h: 817: };
[; ;pic18f4520.h: 818: struct {
[; ;pic18f4520.h: 819: unsigned RDE :1;
[; ;pic18f4520.h: 820: unsigned WRE :1;
[; ;pic18f4520.h: 821: unsigned PB2 :1;
[; ;pic18f4520.h: 822: unsigned PC3E :1;
[; ;pic18f4520.h: 823: };
[; ;pic18f4520.h: 824: } PORTEbits_t;
[; ;pic18f4520.h: 825: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4520.h: 969: extern volatile unsigned char LATA @ 0xF89;
"971
[; ;pic18f4520.h: 971: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4520.h: 974: typedef union {
[; ;pic18f4520.h: 975: struct {
[; ;pic18f4520.h: 976: unsigned LATA0 :1;
[; ;pic18f4520.h: 977: unsigned LATA1 :1;
[; ;pic18f4520.h: 978: unsigned LATA2 :1;
[; ;pic18f4520.h: 979: unsigned LATA3 :1;
[; ;pic18f4520.h: 980: unsigned LATA4 :1;
[; ;pic18f4520.h: 981: unsigned LATA5 :1;
[; ;pic18f4520.h: 982: unsigned LATA6 :1;
[; ;pic18f4520.h: 983: unsigned LATA7 :1;
[; ;pic18f4520.h: 984: };
[; ;pic18f4520.h: 985: struct {
[; ;pic18f4520.h: 986: unsigned LA0 :1;
[; ;pic18f4520.h: 987: unsigned LA1 :1;
[; ;pic18f4520.h: 988: unsigned LA2 :1;
[; ;pic18f4520.h: 989: unsigned LA3 :1;
[; ;pic18f4520.h: 990: unsigned LA4 :1;
[; ;pic18f4520.h: 991: unsigned LA5 :1;
[; ;pic18f4520.h: 992: unsigned LA6 :1;
[; ;pic18f4520.h: 993: unsigned LA7 :1;
[; ;pic18f4520.h: 994: };
[; ;pic18f4520.h: 995: } LATAbits_t;
[; ;pic18f4520.h: 996: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4520.h: 1080: extern volatile unsigned char LATB @ 0xF8A;
"1082
[; ;pic18f4520.h: 1082: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4520.h: 1085: typedef union {
[; ;pic18f4520.h: 1086: struct {
[; ;pic18f4520.h: 1087: unsigned LATB0 :1;
[; ;pic18f4520.h: 1088: unsigned LATB1 :1;
[; ;pic18f4520.h: 1089: unsigned LATB2 :1;
[; ;pic18f4520.h: 1090: unsigned LATB3 :1;
[; ;pic18f4520.h: 1091: unsigned LATB4 :1;
[; ;pic18f4520.h: 1092: unsigned LATB5 :1;
[; ;pic18f4520.h: 1093: unsigned LATB6 :1;
[; ;pic18f4520.h: 1094: unsigned LATB7 :1;
[; ;pic18f4520.h: 1095: };
[; ;pic18f4520.h: 1096: struct {
[; ;pic18f4520.h: 1097: unsigned LB0 :1;
[; ;pic18f4520.h: 1098: unsigned LB1 :1;
[; ;pic18f4520.h: 1099: unsigned LB2 :1;
[; ;pic18f4520.h: 1100: unsigned LB3 :1;
[; ;pic18f4520.h: 1101: unsigned LB4 :1;
[; ;pic18f4520.h: 1102: unsigned LB5 :1;
[; ;pic18f4520.h: 1103: unsigned LB6 :1;
[; ;pic18f4520.h: 1104: unsigned LB7 :1;
[; ;pic18f4520.h: 1105: };
[; ;pic18f4520.h: 1106: } LATBbits_t;
[; ;pic18f4520.h: 1107: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4520.h: 1191: extern volatile unsigned char LATC @ 0xF8B;
"1193
[; ;pic18f4520.h: 1193: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4520.h: 1196: typedef union {
[; ;pic18f4520.h: 1197: struct {
[; ;pic18f4520.h: 1198: unsigned LATC0 :1;
[; ;pic18f4520.h: 1199: unsigned LATC1 :1;
[; ;pic18f4520.h: 1200: unsigned LATC2 :1;
[; ;pic18f4520.h: 1201: unsigned LATC3 :1;
[; ;pic18f4520.h: 1202: unsigned LATC4 :1;
[; ;pic18f4520.h: 1203: unsigned LATC5 :1;
[; ;pic18f4520.h: 1204: unsigned LATC6 :1;
[; ;pic18f4520.h: 1205: unsigned LATC7 :1;
[; ;pic18f4520.h: 1206: };
[; ;pic18f4520.h: 1207: struct {
[; ;pic18f4520.h: 1208: unsigned LC0 :1;
[; ;pic18f4520.h: 1209: unsigned LC1 :1;
[; ;pic18f4520.h: 1210: unsigned LC2 :1;
[; ;pic18f4520.h: 1211: unsigned LC3 :1;
[; ;pic18f4520.h: 1212: unsigned LC4 :1;
[; ;pic18f4520.h: 1213: unsigned LC5 :1;
[; ;pic18f4520.h: 1214: unsigned LC6 :1;
[; ;pic18f4520.h: 1215: unsigned LC7 :1;
[; ;pic18f4520.h: 1216: };
[; ;pic18f4520.h: 1217: } LATCbits_t;
[; ;pic18f4520.h: 1218: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4520.h: 1302: extern volatile unsigned char LATD @ 0xF8C;
"1304
[; ;pic18f4520.h: 1304: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4520.h: 1307: typedef union {
[; ;pic18f4520.h: 1308: struct {
[; ;pic18f4520.h: 1309: unsigned LATD0 :1;
[; ;pic18f4520.h: 1310: unsigned LATD1 :1;
[; ;pic18f4520.h: 1311: unsigned LATD2 :1;
[; ;pic18f4520.h: 1312: unsigned LATD3 :1;
[; ;pic18f4520.h: 1313: unsigned LATD4 :1;
[; ;pic18f4520.h: 1314: unsigned LATD5 :1;
[; ;pic18f4520.h: 1315: unsigned LATD6 :1;
[; ;pic18f4520.h: 1316: unsigned LATD7 :1;
[; ;pic18f4520.h: 1317: };
[; ;pic18f4520.h: 1318: struct {
[; ;pic18f4520.h: 1319: unsigned LD0 :1;
[; ;pic18f4520.h: 1320: unsigned LD1 :1;
[; ;pic18f4520.h: 1321: unsigned LD2 :1;
[; ;pic18f4520.h: 1322: unsigned LD3 :1;
[; ;pic18f4520.h: 1323: unsigned LD4 :1;
[; ;pic18f4520.h: 1324: unsigned LD5 :1;
[; ;pic18f4520.h: 1325: unsigned LD6 :1;
[; ;pic18f4520.h: 1326: unsigned LD7 :1;
[; ;pic18f4520.h: 1327: };
[; ;pic18f4520.h: 1328: } LATDbits_t;
[; ;pic18f4520.h: 1329: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4520.h: 1413: extern volatile unsigned char LATE @ 0xF8D;
"1415
[; ;pic18f4520.h: 1415: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4520.h: 1418: typedef union {
[; ;pic18f4520.h: 1419: struct {
[; ;pic18f4520.h: 1420: unsigned LATE0 :1;
[; ;pic18f4520.h: 1421: unsigned LATE1 :1;
[; ;pic18f4520.h: 1422: unsigned LATE2 :1;
[; ;pic18f4520.h: 1423: };
[; ;pic18f4520.h: 1424: struct {
[; ;pic18f4520.h: 1425: unsigned LE0 :1;
[; ;pic18f4520.h: 1426: unsigned LE1 :1;
[; ;pic18f4520.h: 1427: unsigned LE2 :1;
[; ;pic18f4520.h: 1428: };
[; ;pic18f4520.h: 1429: } LATEbits_t;
[; ;pic18f4520.h: 1430: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4520.h: 1464: extern volatile unsigned char TRISA @ 0xF92;
"1466
[; ;pic18f4520.h: 1466: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4520.h: 1469: extern volatile unsigned char DDRA @ 0xF92;
"1471
[; ;pic18f4520.h: 1471: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4520.h: 1474: typedef union {
[; ;pic18f4520.h: 1475: struct {
[; ;pic18f4520.h: 1476: unsigned TRISA0 :1;
[; ;pic18f4520.h: 1477: unsigned TRISA1 :1;
[; ;pic18f4520.h: 1478: unsigned TRISA2 :1;
[; ;pic18f4520.h: 1479: unsigned TRISA3 :1;
[; ;pic18f4520.h: 1480: unsigned TRISA4 :1;
[; ;pic18f4520.h: 1481: unsigned TRISA5 :1;
[; ;pic18f4520.h: 1482: unsigned TRISA6 :1;
[; ;pic18f4520.h: 1483: unsigned TRISA7 :1;
[; ;pic18f4520.h: 1484: };
[; ;pic18f4520.h: 1485: struct {
[; ;pic18f4520.h: 1486: unsigned RA0 :1;
[; ;pic18f4520.h: 1487: unsigned RA1 :1;
[; ;pic18f4520.h: 1488: unsigned RA2 :1;
[; ;pic18f4520.h: 1489: unsigned RA3 :1;
[; ;pic18f4520.h: 1490: unsigned RA4 :1;
[; ;pic18f4520.h: 1491: unsigned RA5 :1;
[; ;pic18f4520.h: 1492: unsigned RA6 :1;
[; ;pic18f4520.h: 1493: unsigned RA7 :1;
[; ;pic18f4520.h: 1494: };
[; ;pic18f4520.h: 1495: } TRISAbits_t;
[; ;pic18f4520.h: 1496: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4520.h: 1579: typedef union {
[; ;pic18f4520.h: 1580: struct {
[; ;pic18f4520.h: 1581: unsigned TRISA0 :1;
[; ;pic18f4520.h: 1582: unsigned TRISA1 :1;
[; ;pic18f4520.h: 1583: unsigned TRISA2 :1;
[; ;pic18f4520.h: 1584: unsigned TRISA3 :1;
[; ;pic18f4520.h: 1585: unsigned TRISA4 :1;
[; ;pic18f4520.h: 1586: unsigned TRISA5 :1;
[; ;pic18f4520.h: 1587: unsigned TRISA6 :1;
[; ;pic18f4520.h: 1588: unsigned TRISA7 :1;
[; ;pic18f4520.h: 1589: };
[; ;pic18f4520.h: 1590: struct {
[; ;pic18f4520.h: 1591: unsigned RA0 :1;
[; ;pic18f4520.h: 1592: unsigned RA1 :1;
[; ;pic18f4520.h: 1593: unsigned RA2 :1;
[; ;pic18f4520.h: 1594: unsigned RA3 :1;
[; ;pic18f4520.h: 1595: unsigned RA4 :1;
[; ;pic18f4520.h: 1596: unsigned RA5 :1;
[; ;pic18f4520.h: 1597: unsigned RA6 :1;
[; ;pic18f4520.h: 1598: unsigned RA7 :1;
[; ;pic18f4520.h: 1599: };
[; ;pic18f4520.h: 1600: } DDRAbits_t;
[; ;pic18f4520.h: 1601: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4520.h: 1685: extern volatile unsigned char TRISB @ 0xF93;
"1687
[; ;pic18f4520.h: 1687: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4520.h: 1690: extern volatile unsigned char DDRB @ 0xF93;
"1692
[; ;pic18f4520.h: 1692: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4520.h: 1695: typedef union {
[; ;pic18f4520.h: 1696: struct {
[; ;pic18f4520.h: 1697: unsigned TRISB0 :1;
[; ;pic18f4520.h: 1698: unsigned TRISB1 :1;
[; ;pic18f4520.h: 1699: unsigned TRISB2 :1;
[; ;pic18f4520.h: 1700: unsigned TRISB3 :1;
[; ;pic18f4520.h: 1701: unsigned TRISB4 :1;
[; ;pic18f4520.h: 1702: unsigned TRISB5 :1;
[; ;pic18f4520.h: 1703: unsigned TRISB6 :1;
[; ;pic18f4520.h: 1704: unsigned TRISB7 :1;
[; ;pic18f4520.h: 1705: };
[; ;pic18f4520.h: 1706: struct {
[; ;pic18f4520.h: 1707: unsigned RB0 :1;
[; ;pic18f4520.h: 1708: unsigned RB1 :1;
[; ;pic18f4520.h: 1709: unsigned RB2 :1;
[; ;pic18f4520.h: 1710: unsigned RB3 :1;
[; ;pic18f4520.h: 1711: unsigned RB4 :1;
[; ;pic18f4520.h: 1712: unsigned RB5 :1;
[; ;pic18f4520.h: 1713: unsigned RB6 :1;
[; ;pic18f4520.h: 1714: unsigned RB7 :1;
[; ;pic18f4520.h: 1715: };
[; ;pic18f4520.h: 1716: } TRISBbits_t;
[; ;pic18f4520.h: 1717: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4520.h: 1800: typedef union {
[; ;pic18f4520.h: 1801: struct {
[; ;pic18f4520.h: 1802: unsigned TRISB0 :1;
[; ;pic18f4520.h: 1803: unsigned TRISB1 :1;
[; ;pic18f4520.h: 1804: unsigned TRISB2 :1;
[; ;pic18f4520.h: 1805: unsigned TRISB3 :1;
[; ;pic18f4520.h: 1806: unsigned TRISB4 :1;
[; ;pic18f4520.h: 1807: unsigned TRISB5 :1;
[; ;pic18f4520.h: 1808: unsigned TRISB6 :1;
[; ;pic18f4520.h: 1809: unsigned TRISB7 :1;
[; ;pic18f4520.h: 1810: };
[; ;pic18f4520.h: 1811: struct {
[; ;pic18f4520.h: 1812: unsigned RB0 :1;
[; ;pic18f4520.h: 1813: unsigned RB1 :1;
[; ;pic18f4520.h: 1814: unsigned RB2 :1;
[; ;pic18f4520.h: 1815: unsigned RB3 :1;
[; ;pic18f4520.h: 1816: unsigned RB4 :1;
[; ;pic18f4520.h: 1817: unsigned RB5 :1;
[; ;pic18f4520.h: 1818: unsigned RB6 :1;
[; ;pic18f4520.h: 1819: unsigned RB7 :1;
[; ;pic18f4520.h: 1820: };
[; ;pic18f4520.h: 1821: } DDRBbits_t;
[; ;pic18f4520.h: 1822: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4520.h: 1906: extern volatile unsigned char TRISC @ 0xF94;
"1908
[; ;pic18f4520.h: 1908: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4520.h: 1911: extern volatile unsigned char DDRC @ 0xF94;
"1913
[; ;pic18f4520.h: 1913: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4520.h: 1916: typedef union {
[; ;pic18f4520.h: 1917: struct {
[; ;pic18f4520.h: 1918: unsigned TRISC0 :1;
[; ;pic18f4520.h: 1919: unsigned TRISC1 :1;
[; ;pic18f4520.h: 1920: unsigned TRISC2 :1;
[; ;pic18f4520.h: 1921: unsigned TRISC3 :1;
[; ;pic18f4520.h: 1922: unsigned TRISC4 :1;
[; ;pic18f4520.h: 1923: unsigned TRISC5 :1;
[; ;pic18f4520.h: 1924: unsigned TRISC6 :1;
[; ;pic18f4520.h: 1925: unsigned TRISC7 :1;
[; ;pic18f4520.h: 1926: };
[; ;pic18f4520.h: 1927: struct {
[; ;pic18f4520.h: 1928: unsigned RC0 :1;
[; ;pic18f4520.h: 1929: unsigned RC1 :1;
[; ;pic18f4520.h: 1930: unsigned RC2 :1;
[; ;pic18f4520.h: 1931: unsigned RC3 :1;
[; ;pic18f4520.h: 1932: unsigned RC4 :1;
[; ;pic18f4520.h: 1933: unsigned RC5 :1;
[; ;pic18f4520.h: 1934: unsigned RC6 :1;
[; ;pic18f4520.h: 1935: unsigned RC7 :1;
[; ;pic18f4520.h: 1936: };
[; ;pic18f4520.h: 1937: } TRISCbits_t;
[; ;pic18f4520.h: 1938: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4520.h: 2021: typedef union {
[; ;pic18f4520.h: 2022: struct {
[; ;pic18f4520.h: 2023: unsigned TRISC0 :1;
[; ;pic18f4520.h: 2024: unsigned TRISC1 :1;
[; ;pic18f4520.h: 2025: unsigned TRISC2 :1;
[; ;pic18f4520.h: 2026: unsigned TRISC3 :1;
[; ;pic18f4520.h: 2027: unsigned TRISC4 :1;
[; ;pic18f4520.h: 2028: unsigned TRISC5 :1;
[; ;pic18f4520.h: 2029: unsigned TRISC6 :1;
[; ;pic18f4520.h: 2030: unsigned TRISC7 :1;
[; ;pic18f4520.h: 2031: };
[; ;pic18f4520.h: 2032: struct {
[; ;pic18f4520.h: 2033: unsigned RC0 :1;
[; ;pic18f4520.h: 2034: unsigned RC1 :1;
[; ;pic18f4520.h: 2035: unsigned RC2 :1;
[; ;pic18f4520.h: 2036: unsigned RC3 :1;
[; ;pic18f4520.h: 2037: unsigned RC4 :1;
[; ;pic18f4520.h: 2038: unsigned RC5 :1;
[; ;pic18f4520.h: 2039: unsigned RC6 :1;
[; ;pic18f4520.h: 2040: unsigned RC7 :1;
[; ;pic18f4520.h: 2041: };
[; ;pic18f4520.h: 2042: } DDRCbits_t;
[; ;pic18f4520.h: 2043: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4520.h: 2127: extern volatile unsigned char TRISD @ 0xF95;
"2129
[; ;pic18f4520.h: 2129: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4520.h: 2132: extern volatile unsigned char DDRD @ 0xF95;
"2134
[; ;pic18f4520.h: 2134: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4520.h: 2137: typedef union {
[; ;pic18f4520.h: 2138: struct {
[; ;pic18f4520.h: 2139: unsigned TRISD0 :1;
[; ;pic18f4520.h: 2140: unsigned TRISD1 :1;
[; ;pic18f4520.h: 2141: unsigned TRISD2 :1;
[; ;pic18f4520.h: 2142: unsigned TRISD3 :1;
[; ;pic18f4520.h: 2143: unsigned TRISD4 :1;
[; ;pic18f4520.h: 2144: unsigned TRISD5 :1;
[; ;pic18f4520.h: 2145: unsigned TRISD6 :1;
[; ;pic18f4520.h: 2146: unsigned TRISD7 :1;
[; ;pic18f4520.h: 2147: };
[; ;pic18f4520.h: 2148: struct {
[; ;pic18f4520.h: 2149: unsigned RD0 :1;
[; ;pic18f4520.h: 2150: unsigned RD1 :1;
[; ;pic18f4520.h: 2151: unsigned RD2 :1;
[; ;pic18f4520.h: 2152: unsigned RD3 :1;
[; ;pic18f4520.h: 2153: unsigned RD4 :1;
[; ;pic18f4520.h: 2154: unsigned RD5 :1;
[; ;pic18f4520.h: 2155: unsigned RD6 :1;
[; ;pic18f4520.h: 2156: unsigned RD7 :1;
[; ;pic18f4520.h: 2157: };
[; ;pic18f4520.h: 2158: } TRISDbits_t;
[; ;pic18f4520.h: 2159: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4520.h: 2242: typedef union {
[; ;pic18f4520.h: 2243: struct {
[; ;pic18f4520.h: 2244: unsigned TRISD0 :1;
[; ;pic18f4520.h: 2245: unsigned TRISD1 :1;
[; ;pic18f4520.h: 2246: unsigned TRISD2 :1;
[; ;pic18f4520.h: 2247: unsigned TRISD3 :1;
[; ;pic18f4520.h: 2248: unsigned TRISD4 :1;
[; ;pic18f4520.h: 2249: unsigned TRISD5 :1;
[; ;pic18f4520.h: 2250: unsigned TRISD6 :1;
[; ;pic18f4520.h: 2251: unsigned TRISD7 :1;
[; ;pic18f4520.h: 2252: };
[; ;pic18f4520.h: 2253: struct {
[; ;pic18f4520.h: 2254: unsigned RD0 :1;
[; ;pic18f4520.h: 2255: unsigned RD1 :1;
[; ;pic18f4520.h: 2256: unsigned RD2 :1;
[; ;pic18f4520.h: 2257: unsigned RD3 :1;
[; ;pic18f4520.h: 2258: unsigned RD4 :1;
[; ;pic18f4520.h: 2259: unsigned RD5 :1;
[; ;pic18f4520.h: 2260: unsigned RD6 :1;
[; ;pic18f4520.h: 2261: unsigned RD7 :1;
[; ;pic18f4520.h: 2262: };
[; ;pic18f4520.h: 2263: } DDRDbits_t;
[; ;pic18f4520.h: 2264: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4520.h: 2348: extern volatile unsigned char TRISE @ 0xF96;
"2350
[; ;pic18f4520.h: 2350: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4520.h: 2353: extern volatile unsigned char DDRE @ 0xF96;
"2355
[; ;pic18f4520.h: 2355: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4520.h: 2358: typedef union {
[; ;pic18f4520.h: 2359: struct {
[; ;pic18f4520.h: 2360: unsigned TRISE0 :1;
[; ;pic18f4520.h: 2361: unsigned TRISE1 :1;
[; ;pic18f4520.h: 2362: unsigned TRISE2 :1;
[; ;pic18f4520.h: 2363: unsigned :1;
[; ;pic18f4520.h: 2364: unsigned PSPMODE :1;
[; ;pic18f4520.h: 2365: unsigned IBOV :1;
[; ;pic18f4520.h: 2366: unsigned OBF :1;
[; ;pic18f4520.h: 2367: unsigned IBF :1;
[; ;pic18f4520.h: 2368: };
[; ;pic18f4520.h: 2369: struct {
[; ;pic18f4520.h: 2370: unsigned RE0 :1;
[; ;pic18f4520.h: 2371: unsigned RE1 :1;
[; ;pic18f4520.h: 2372: unsigned RE2 :1;
[; ;pic18f4520.h: 2373: unsigned RE3 :1;
[; ;pic18f4520.h: 2374: };
[; ;pic18f4520.h: 2375: } TRISEbits_t;
[; ;pic18f4520.h: 2376: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4520.h: 2434: typedef union {
[; ;pic18f4520.h: 2435: struct {
[; ;pic18f4520.h: 2436: unsigned TRISE0 :1;
[; ;pic18f4520.h: 2437: unsigned TRISE1 :1;
[; ;pic18f4520.h: 2438: unsigned TRISE2 :1;
[; ;pic18f4520.h: 2439: unsigned :1;
[; ;pic18f4520.h: 2440: unsigned PSPMODE :1;
[; ;pic18f4520.h: 2441: unsigned IBOV :1;
[; ;pic18f4520.h: 2442: unsigned OBF :1;
[; ;pic18f4520.h: 2443: unsigned IBF :1;
[; ;pic18f4520.h: 2444: };
[; ;pic18f4520.h: 2445: struct {
[; ;pic18f4520.h: 2446: unsigned RE0 :1;
[; ;pic18f4520.h: 2447: unsigned RE1 :1;
[; ;pic18f4520.h: 2448: unsigned RE2 :1;
[; ;pic18f4520.h: 2449: unsigned RE3 :1;
[; ;pic18f4520.h: 2450: };
[; ;pic18f4520.h: 2451: } DDREbits_t;
[; ;pic18f4520.h: 2452: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4520.h: 2511: extern volatile unsigned char OSCTUNE @ 0xF9B;
"2513
[; ;pic18f4520.h: 2513: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4520.h: 2516: typedef union {
[; ;pic18f4520.h: 2517: struct {
[; ;pic18f4520.h: 2518: unsigned TUN :5;
[; ;pic18f4520.h: 2519: unsigned :1;
[; ;pic18f4520.h: 2520: unsigned PLLEN :1;
[; ;pic18f4520.h: 2521: unsigned INTSRC :1;
[; ;pic18f4520.h: 2522: };
[; ;pic18f4520.h: 2523: struct {
[; ;pic18f4520.h: 2524: unsigned TUN0 :1;
[; ;pic18f4520.h: 2525: unsigned TUN1 :1;
[; ;pic18f4520.h: 2526: unsigned TUN2 :1;
[; ;pic18f4520.h: 2527: unsigned TUN3 :1;
[; ;pic18f4520.h: 2528: unsigned TUN4 :1;
[; ;pic18f4520.h: 2529: };
[; ;pic18f4520.h: 2530: } OSCTUNEbits_t;
[; ;pic18f4520.h: 2531: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4520.h: 2575: extern volatile unsigned char PIE1 @ 0xF9D;
"2577
[; ;pic18f4520.h: 2577: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4520.h: 2580: typedef union {
[; ;pic18f4520.h: 2581: struct {
[; ;pic18f4520.h: 2582: unsigned TMR1IE :1;
[; ;pic18f4520.h: 2583: unsigned TMR2IE :1;
[; ;pic18f4520.h: 2584: unsigned CCP1IE :1;
[; ;pic18f4520.h: 2585: unsigned SSPIE :1;
[; ;pic18f4520.h: 2586: unsigned TXIE :1;
[; ;pic18f4520.h: 2587: unsigned RCIE :1;
[; ;pic18f4520.h: 2588: unsigned ADIE :1;
[; ;pic18f4520.h: 2589: unsigned PSPIE :1;
[; ;pic18f4520.h: 2590: };
[; ;pic18f4520.h: 2591: struct {
[; ;pic18f4520.h: 2592: unsigned :4;
[; ;pic18f4520.h: 2593: unsigned TX1IE :1;
[; ;pic18f4520.h: 2594: unsigned RC1IE :1;
[; ;pic18f4520.h: 2595: };
[; ;pic18f4520.h: 2596: } PIE1bits_t;
[; ;pic18f4520.h: 2597: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4520.h: 2651: extern volatile unsigned char PIR1 @ 0xF9E;
"2653
[; ;pic18f4520.h: 2653: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4520.h: 2656: typedef union {
[; ;pic18f4520.h: 2657: struct {
[; ;pic18f4520.h: 2658: unsigned TMR1IF :1;
[; ;pic18f4520.h: 2659: unsigned TMR2IF :1;
[; ;pic18f4520.h: 2660: unsigned CCP1IF :1;
[; ;pic18f4520.h: 2661: unsigned SSPIF :1;
[; ;pic18f4520.h: 2662: unsigned TXIF :1;
[; ;pic18f4520.h: 2663: unsigned RCIF :1;
[; ;pic18f4520.h: 2664: unsigned ADIF :1;
[; ;pic18f4520.h: 2665: unsigned PSPIF :1;
[; ;pic18f4520.h: 2666: };
[; ;pic18f4520.h: 2667: struct {
[; ;pic18f4520.h: 2668: unsigned :4;
[; ;pic18f4520.h: 2669: unsigned TX1IF :1;
[; ;pic18f4520.h: 2670: unsigned RC1IF :1;
[; ;pic18f4520.h: 2671: };
[; ;pic18f4520.h: 2672: } PIR1bits_t;
[; ;pic18f4520.h: 2673: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4520.h: 2727: extern volatile unsigned char IPR1 @ 0xF9F;
"2729
[; ;pic18f4520.h: 2729: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4520.h: 2732: typedef union {
[; ;pic18f4520.h: 2733: struct {
[; ;pic18f4520.h: 2734: unsigned TMR1IP :1;
[; ;pic18f4520.h: 2735: unsigned TMR2IP :1;
[; ;pic18f4520.h: 2736: unsigned CCP1IP :1;
[; ;pic18f4520.h: 2737: unsigned SSPIP :1;
[; ;pic18f4520.h: 2738: unsigned TXIP :1;
[; ;pic18f4520.h: 2739: unsigned RCIP :1;
[; ;pic18f4520.h: 2740: unsigned ADIP :1;
[; ;pic18f4520.h: 2741: unsigned PSPIP :1;
[; ;pic18f4520.h: 2742: };
[; ;pic18f4520.h: 2743: struct {
[; ;pic18f4520.h: 2744: unsigned :4;
[; ;pic18f4520.h: 2745: unsigned TX1IP :1;
[; ;pic18f4520.h: 2746: unsigned RC1IP :1;
[; ;pic18f4520.h: 2747: };
[; ;pic18f4520.h: 2748: } IPR1bits_t;
[; ;pic18f4520.h: 2749: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4520.h: 2803: extern volatile unsigned char PIE2 @ 0xFA0;
"2805
[; ;pic18f4520.h: 2805: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4520.h: 2808: typedef union {
[; ;pic18f4520.h: 2809: struct {
[; ;pic18f4520.h: 2810: unsigned CCP2IE :1;
[; ;pic18f4520.h: 2811: unsigned TMR3IE :1;
[; ;pic18f4520.h: 2812: unsigned HLVDIE :1;
[; ;pic18f4520.h: 2813: unsigned BCLIE :1;
[; ;pic18f4520.h: 2814: unsigned EEIE :1;
[; ;pic18f4520.h: 2815: unsigned :1;
[; ;pic18f4520.h: 2816: unsigned CMIE :1;
[; ;pic18f4520.h: 2817: unsigned OSCFIE :1;
[; ;pic18f4520.h: 2818: };
[; ;pic18f4520.h: 2819: struct {
[; ;pic18f4520.h: 2820: unsigned :2;
[; ;pic18f4520.h: 2821: unsigned LVDIE :1;
[; ;pic18f4520.h: 2822: };
[; ;pic18f4520.h: 2823: } PIE2bits_t;
[; ;pic18f4520.h: 2824: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4520.h: 2868: extern volatile unsigned char PIR2 @ 0xFA1;
"2870
[; ;pic18f4520.h: 2870: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4520.h: 2873: typedef union {
[; ;pic18f4520.h: 2874: struct {
[; ;pic18f4520.h: 2875: unsigned CCP2IF :1;
[; ;pic18f4520.h: 2876: unsigned TMR3IF :1;
[; ;pic18f4520.h: 2877: unsigned HLVDIF :1;
[; ;pic18f4520.h: 2878: unsigned BCLIF :1;
[; ;pic18f4520.h: 2879: unsigned EEIF :1;
[; ;pic18f4520.h: 2880: unsigned :1;
[; ;pic18f4520.h: 2881: unsigned CMIF :1;
[; ;pic18f4520.h: 2882: unsigned OSCFIF :1;
[; ;pic18f4520.h: 2883: };
[; ;pic18f4520.h: 2884: struct {
[; ;pic18f4520.h: 2885: unsigned :2;
[; ;pic18f4520.h: 2886: unsigned LVDIF :1;
[; ;pic18f4520.h: 2887: };
[; ;pic18f4520.h: 2888: } PIR2bits_t;
[; ;pic18f4520.h: 2889: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4520.h: 2933: extern volatile unsigned char IPR2 @ 0xFA2;
"2935
[; ;pic18f4520.h: 2935: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4520.h: 2938: typedef union {
[; ;pic18f4520.h: 2939: struct {
[; ;pic18f4520.h: 2940: unsigned CCP2IP :1;
[; ;pic18f4520.h: 2941: unsigned TMR3IP :1;
[; ;pic18f4520.h: 2942: unsigned HLVDIP :1;
[; ;pic18f4520.h: 2943: unsigned BCLIP :1;
[; ;pic18f4520.h: 2944: unsigned EEIP :1;
[; ;pic18f4520.h: 2945: unsigned :1;
[; ;pic18f4520.h: 2946: unsigned CMIP :1;
[; ;pic18f4520.h: 2947: unsigned OSCFIP :1;
[; ;pic18f4520.h: 2948: };
[; ;pic18f4520.h: 2949: struct {
[; ;pic18f4520.h: 2950: unsigned :2;
[; ;pic18f4520.h: 2951: unsigned LVDIP :1;
[; ;pic18f4520.h: 2952: };
[; ;pic18f4520.h: 2953: } IPR2bits_t;
[; ;pic18f4520.h: 2954: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4520.h: 2998: extern volatile unsigned char EECON1 @ 0xFA6;
"3000
[; ;pic18f4520.h: 3000: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4520.h: 3003: typedef union {
[; ;pic18f4520.h: 3004: struct {
[; ;pic18f4520.h: 3005: unsigned RD :1;
[; ;pic18f4520.h: 3006: unsigned WR :1;
[; ;pic18f4520.h: 3007: unsigned WREN :1;
[; ;pic18f4520.h: 3008: unsigned WRERR :1;
[; ;pic18f4520.h: 3009: unsigned FREE :1;
[; ;pic18f4520.h: 3010: unsigned :1;
[; ;pic18f4520.h: 3011: unsigned CFGS :1;
[; ;pic18f4520.h: 3012: unsigned EEPGD :1;
[; ;pic18f4520.h: 3013: };
[; ;pic18f4520.h: 3014: struct {
[; ;pic18f4520.h: 3015: unsigned :6;
[; ;pic18f4520.h: 3016: unsigned EEFS :1;
[; ;pic18f4520.h: 3017: };
[; ;pic18f4520.h: 3018: } EECON1bits_t;
[; ;pic18f4520.h: 3019: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4520.h: 3063: extern volatile unsigned char EECON2 @ 0xFA7;
"3065
[; ;pic18f4520.h: 3065: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4520.h: 3069: extern volatile unsigned char EEDATA @ 0xFA8;
"3071
[; ;pic18f4520.h: 3071: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4520.h: 3075: extern volatile unsigned char EEADR @ 0xFA9;
"3077
[; ;pic18f4520.h: 3077: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4520.h: 3081: extern volatile unsigned char RCSTA @ 0xFAB;
"3083
[; ;pic18f4520.h: 3083: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4520.h: 3086: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3088
[; ;pic18f4520.h: 3088: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4520.h: 3091: typedef union {
[; ;pic18f4520.h: 3092: struct {
[; ;pic18f4520.h: 3093: unsigned RX9D :1;
[; ;pic18f4520.h: 3094: unsigned OERR :1;
[; ;pic18f4520.h: 3095: unsigned FERR :1;
[; ;pic18f4520.h: 3096: unsigned ADDEN :1;
[; ;pic18f4520.h: 3097: unsigned CREN :1;
[; ;pic18f4520.h: 3098: unsigned SREN :1;
[; ;pic18f4520.h: 3099: unsigned RX9 :1;
[; ;pic18f4520.h: 3100: unsigned SPEN :1;
[; ;pic18f4520.h: 3101: };
[; ;pic18f4520.h: 3102: struct {
[; ;pic18f4520.h: 3103: unsigned :3;
[; ;pic18f4520.h: 3104: unsigned ADEN :1;
[; ;pic18f4520.h: 3105: };
[; ;pic18f4520.h: 3106: struct {
[; ;pic18f4520.h: 3107: unsigned :5;
[; ;pic18f4520.h: 3108: unsigned SRENA :1;
[; ;pic18f4520.h: 3109: };
[; ;pic18f4520.h: 3110: struct {
[; ;pic18f4520.h: 3111: unsigned :6;
[; ;pic18f4520.h: 3112: unsigned RC8_9 :1;
[; ;pic18f4520.h: 3113: };
[; ;pic18f4520.h: 3114: struct {
[; ;pic18f4520.h: 3115: unsigned :6;
[; ;pic18f4520.h: 3116: unsigned RC9 :1;
[; ;pic18f4520.h: 3117: };
[; ;pic18f4520.h: 3118: struct {
[; ;pic18f4520.h: 3119: unsigned RCD8 :1;
[; ;pic18f4520.h: 3120: };
[; ;pic18f4520.h: 3121: } RCSTAbits_t;
[; ;pic18f4520.h: 3122: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4520.h: 3190: typedef union {
[; ;pic18f4520.h: 3191: struct {
[; ;pic18f4520.h: 3192: unsigned RX9D :1;
[; ;pic18f4520.h: 3193: unsigned OERR :1;
[; ;pic18f4520.h: 3194: unsigned FERR :1;
[; ;pic18f4520.h: 3195: unsigned ADDEN :1;
[; ;pic18f4520.h: 3196: unsigned CREN :1;
[; ;pic18f4520.h: 3197: unsigned SREN :1;
[; ;pic18f4520.h: 3198: unsigned RX9 :1;
[; ;pic18f4520.h: 3199: unsigned SPEN :1;
[; ;pic18f4520.h: 3200: };
[; ;pic18f4520.h: 3201: struct {
[; ;pic18f4520.h: 3202: unsigned :3;
[; ;pic18f4520.h: 3203: unsigned ADEN :1;
[; ;pic18f4520.h: 3204: };
[; ;pic18f4520.h: 3205: struct {
[; ;pic18f4520.h: 3206: unsigned :5;
[; ;pic18f4520.h: 3207: unsigned SRENA :1;
[; ;pic18f4520.h: 3208: };
[; ;pic18f4520.h: 3209: struct {
[; ;pic18f4520.h: 3210: unsigned :6;
[; ;pic18f4520.h: 3211: unsigned RC8_9 :1;
[; ;pic18f4520.h: 3212: };
[; ;pic18f4520.h: 3213: struct {
[; ;pic18f4520.h: 3214: unsigned :6;
[; ;pic18f4520.h: 3215: unsigned RC9 :1;
[; ;pic18f4520.h: 3216: };
[; ;pic18f4520.h: 3217: struct {
[; ;pic18f4520.h: 3218: unsigned RCD8 :1;
[; ;pic18f4520.h: 3219: };
[; ;pic18f4520.h: 3220: } RCSTA1bits_t;
[; ;pic18f4520.h: 3221: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4520.h: 3290: extern volatile unsigned char TXSTA @ 0xFAC;
"3292
[; ;pic18f4520.h: 3292: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4520.h: 3295: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3297
[; ;pic18f4520.h: 3297: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4520.h: 3300: typedef union {
[; ;pic18f4520.h: 3301: struct {
[; ;pic18f4520.h: 3302: unsigned TX9D :1;
[; ;pic18f4520.h: 3303: unsigned TRMT :1;
[; ;pic18f4520.h: 3304: unsigned BRGH :1;
[; ;pic18f4520.h: 3305: unsigned SENDB :1;
[; ;pic18f4520.h: 3306: unsigned SYNC :1;
[; ;pic18f4520.h: 3307: unsigned TXEN :1;
[; ;pic18f4520.h: 3308: unsigned TX9 :1;
[; ;pic18f4520.h: 3309: unsigned CSRC :1;
[; ;pic18f4520.h: 3310: };
[; ;pic18f4520.h: 3311: struct {
[; ;pic18f4520.h: 3312: unsigned TX9D1 :1;
[; ;pic18f4520.h: 3313: unsigned TRMT1 :1;
[; ;pic18f4520.h: 3314: unsigned BRGH1 :1;
[; ;pic18f4520.h: 3315: unsigned SENDB1 :1;
[; ;pic18f4520.h: 3316: unsigned SYNC1 :1;
[; ;pic18f4520.h: 3317: unsigned TXEN1 :1;
[; ;pic18f4520.h: 3318: unsigned TX91 :1;
[; ;pic18f4520.h: 3319: unsigned CSRC1 :1;
[; ;pic18f4520.h: 3320: };
[; ;pic18f4520.h: 3321: struct {
[; ;pic18f4520.h: 3322: unsigned :6;
[; ;pic18f4520.h: 3323: unsigned TX8_9 :1;
[; ;pic18f4520.h: 3324: };
[; ;pic18f4520.h: 3325: struct {
[; ;pic18f4520.h: 3326: unsigned TXD8 :1;
[; ;pic18f4520.h: 3327: };
[; ;pic18f4520.h: 3328: } TXSTAbits_t;
[; ;pic18f4520.h: 3329: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4520.h: 3422: typedef union {
[; ;pic18f4520.h: 3423: struct {
[; ;pic18f4520.h: 3424: unsigned TX9D :1;
[; ;pic18f4520.h: 3425: unsigned TRMT :1;
[; ;pic18f4520.h: 3426: unsigned BRGH :1;
[; ;pic18f4520.h: 3427: unsigned SENDB :1;
[; ;pic18f4520.h: 3428: unsigned SYNC :1;
[; ;pic18f4520.h: 3429: unsigned TXEN :1;
[; ;pic18f4520.h: 3430: unsigned TX9 :1;
[; ;pic18f4520.h: 3431: unsigned CSRC :1;
[; ;pic18f4520.h: 3432: };
[; ;pic18f4520.h: 3433: struct {
[; ;pic18f4520.h: 3434: unsigned TX9D1 :1;
[; ;pic18f4520.h: 3435: unsigned TRMT1 :1;
[; ;pic18f4520.h: 3436: unsigned BRGH1 :1;
[; ;pic18f4520.h: 3437: unsigned SENDB1 :1;
[; ;pic18f4520.h: 3438: unsigned SYNC1 :1;
[; ;pic18f4520.h: 3439: unsigned TXEN1 :1;
[; ;pic18f4520.h: 3440: unsigned TX91 :1;
[; ;pic18f4520.h: 3441: unsigned CSRC1 :1;
[; ;pic18f4520.h: 3442: };
[; ;pic18f4520.h: 3443: struct {
[; ;pic18f4520.h: 3444: unsigned :6;
[; ;pic18f4520.h: 3445: unsigned TX8_9 :1;
[; ;pic18f4520.h: 3446: };
[; ;pic18f4520.h: 3447: struct {
[; ;pic18f4520.h: 3448: unsigned TXD8 :1;
[; ;pic18f4520.h: 3449: };
[; ;pic18f4520.h: 3450: } TXSTA1bits_t;
[; ;pic18f4520.h: 3451: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4520.h: 3545: extern volatile unsigned char TXREG @ 0xFAD;
"3547
[; ;pic18f4520.h: 3547: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4520.h: 3550: extern volatile unsigned char TXREG1 @ 0xFAD;
"3552
[; ;pic18f4520.h: 3552: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4520.h: 3556: extern volatile unsigned char RCREG @ 0xFAE;
"3558
[; ;pic18f4520.h: 3558: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4520.h: 3561: extern volatile unsigned char RCREG1 @ 0xFAE;
"3563
[; ;pic18f4520.h: 3563: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4520.h: 3567: extern volatile unsigned char SPBRG @ 0xFAF;
"3569
[; ;pic18f4520.h: 3569: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4520.h: 3572: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3574
[; ;pic18f4520.h: 3574: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4520.h: 3578: extern volatile unsigned char SPBRGH @ 0xFB0;
"3580
[; ;pic18f4520.h: 3580: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4520.h: 3584: extern volatile unsigned char T3CON @ 0xFB1;
"3586
[; ;pic18f4520.h: 3586: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4520.h: 3589: typedef union {
[; ;pic18f4520.h: 3590: struct {
[; ;pic18f4520.h: 3591: unsigned :2;
[; ;pic18f4520.h: 3592: unsigned NOT_T3SYNC :1;
[; ;pic18f4520.h: 3593: };
[; ;pic18f4520.h: 3594: struct {
[; ;pic18f4520.h: 3595: unsigned TMR3ON :1;
[; ;pic18f4520.h: 3596: unsigned TMR3CS :1;
[; ;pic18f4520.h: 3597: unsigned nT3SYNC :1;
[; ;pic18f4520.h: 3598: unsigned T3CCP1 :1;
[; ;pic18f4520.h: 3599: unsigned T3CKPS :2;
[; ;pic18f4520.h: 3600: unsigned T3CCP2 :1;
[; ;pic18f4520.h: 3601: unsigned RD16 :1;
[; ;pic18f4520.h: 3602: };
[; ;pic18f4520.h: 3603: struct {
[; ;pic18f4520.h: 3604: unsigned :2;
[; ;pic18f4520.h: 3605: unsigned T3SYNC :1;
[; ;pic18f4520.h: 3606: unsigned :1;
[; ;pic18f4520.h: 3607: unsigned T3CKPS0 :1;
[; ;pic18f4520.h: 3608: unsigned T3CKPS1 :1;
[; ;pic18f4520.h: 3609: };
[; ;pic18f4520.h: 3610: struct {
[; ;pic18f4520.h: 3611: unsigned :3;
[; ;pic18f4520.h: 3612: unsigned SOSCEN3 :1;
[; ;pic18f4520.h: 3613: unsigned :3;
[; ;pic18f4520.h: 3614: unsigned RD163 :1;
[; ;pic18f4520.h: 3615: };
[; ;pic18f4520.h: 3616: struct {
[; ;pic18f4520.h: 3617: unsigned :7;
[; ;pic18f4520.h: 3618: unsigned T3RD16 :1;
[; ;pic18f4520.h: 3619: };
[; ;pic18f4520.h: 3620: } T3CONbits_t;
[; ;pic18f4520.h: 3621: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4520.h: 3695: extern volatile unsigned short TMR3 @ 0xFB2;
"3697
[; ;pic18f4520.h: 3697: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4520.h: 3701: extern volatile unsigned char TMR3L @ 0xFB2;
"3703
[; ;pic18f4520.h: 3703: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4520.h: 3707: extern volatile unsigned char TMR3H @ 0xFB3;
"3709
[; ;pic18f4520.h: 3709: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4520.h: 3713: extern volatile unsigned char CMCON @ 0xFB4;
"3715
[; ;pic18f4520.h: 3715: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4520.h: 3718: typedef union {
[; ;pic18f4520.h: 3719: struct {
[; ;pic18f4520.h: 3720: unsigned CM :3;
[; ;pic18f4520.h: 3721: unsigned CIS :1;
[; ;pic18f4520.h: 3722: unsigned C1INV :1;
[; ;pic18f4520.h: 3723: unsigned C2INV :1;
[; ;pic18f4520.h: 3724: unsigned C1OUT :1;
[; ;pic18f4520.h: 3725: unsigned C2OUT :1;
[; ;pic18f4520.h: 3726: };
[; ;pic18f4520.h: 3727: struct {
[; ;pic18f4520.h: 3728: unsigned CM0 :1;
[; ;pic18f4520.h: 3729: unsigned CM1 :1;
[; ;pic18f4520.h: 3730: unsigned CM2 :1;
[; ;pic18f4520.h: 3731: };
[; ;pic18f4520.h: 3732: struct {
[; ;pic18f4520.h: 3733: unsigned CMEN0 :1;
[; ;pic18f4520.h: 3734: unsigned CMEN1 :1;
[; ;pic18f4520.h: 3735: unsigned CMEN2 :1;
[; ;pic18f4520.h: 3736: };
[; ;pic18f4520.h: 3737: } CMCONbits_t;
[; ;pic18f4520.h: 3738: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4520.h: 3802: extern volatile unsigned char CVRCON @ 0xFB5;
"3804
[; ;pic18f4520.h: 3804: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4520.h: 3807: typedef union {
[; ;pic18f4520.h: 3808: struct {
[; ;pic18f4520.h: 3809: unsigned CVR :4;
[; ;pic18f4520.h: 3810: unsigned CVRSS :1;
[; ;pic18f4520.h: 3811: unsigned CVRR :1;
[; ;pic18f4520.h: 3812: unsigned CVROE :1;
[; ;pic18f4520.h: 3813: unsigned CVREN :1;
[; ;pic18f4520.h: 3814: };
[; ;pic18f4520.h: 3815: struct {
[; ;pic18f4520.h: 3816: unsigned CVR0 :1;
[; ;pic18f4520.h: 3817: unsigned CVR1 :1;
[; ;pic18f4520.h: 3818: unsigned CVR2 :1;
[; ;pic18f4520.h: 3819: unsigned CVR3 :1;
[; ;pic18f4520.h: 3820: };
[; ;pic18f4520.h: 3821: struct {
[; ;pic18f4520.h: 3822: unsigned :6;
[; ;pic18f4520.h: 3823: unsigned CVROEN :1;
[; ;pic18f4520.h: 3824: };
[; ;pic18f4520.h: 3825: } CVRCONbits_t;
[; ;pic18f4520.h: 3826: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4520.h: 3880: extern volatile unsigned char ECCP1AS @ 0xFB6;
"3882
[; ;pic18f4520.h: 3882: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4520.h: 3885: extern volatile unsigned char ECCPAS @ 0xFB6;
"3887
[; ;pic18f4520.h: 3887: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f4520.h: 3890: typedef union {
[; ;pic18f4520.h: 3891: struct {
[; ;pic18f4520.h: 3892: unsigned PSSBD :2;
[; ;pic18f4520.h: 3893: unsigned PSSAC :2;
[; ;pic18f4520.h: 3894: unsigned ECCPAS :3;
[; ;pic18f4520.h: 3895: unsigned ECCPASE :1;
[; ;pic18f4520.h: 3896: };
[; ;pic18f4520.h: 3897: struct {
[; ;pic18f4520.h: 3898: unsigned PSSBD0 :1;
[; ;pic18f4520.h: 3899: unsigned PSSBD1 :1;
[; ;pic18f4520.h: 3900: unsigned PSSAC0 :1;
[; ;pic18f4520.h: 3901: unsigned PSSAC1 :1;
[; ;pic18f4520.h: 3902: unsigned ECCPAS0 :1;
[; ;pic18f4520.h: 3903: unsigned ECCPAS1 :1;
[; ;pic18f4520.h: 3904: unsigned ECCPAS2 :1;
[; ;pic18f4520.h: 3905: };
[; ;pic18f4520.h: 3906: } ECCP1ASbits_t;
[; ;pic18f4520.h: 3907: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4520.h: 3965: typedef union {
[; ;pic18f4520.h: 3966: struct {
[; ;pic18f4520.h: 3967: unsigned PSSBD :2;
[; ;pic18f4520.h: 3968: unsigned PSSAC :2;
[; ;pic18f4520.h: 3969: unsigned ECCPAS :3;
[; ;pic18f4520.h: 3970: unsigned ECCPASE :1;
[; ;pic18f4520.h: 3971: };
[; ;pic18f4520.h: 3972: struct {
[; ;pic18f4520.h: 3973: unsigned PSSBD0 :1;
[; ;pic18f4520.h: 3974: unsigned PSSBD1 :1;
[; ;pic18f4520.h: 3975: unsigned PSSAC0 :1;
[; ;pic18f4520.h: 3976: unsigned PSSAC1 :1;
[; ;pic18f4520.h: 3977: unsigned ECCPAS0 :1;
[; ;pic18f4520.h: 3978: unsigned ECCPAS1 :1;
[; ;pic18f4520.h: 3979: unsigned ECCPAS2 :1;
[; ;pic18f4520.h: 3980: };
[; ;pic18f4520.h: 3981: } ECCPASbits_t;
[; ;pic18f4520.h: 3982: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f4520.h: 4041: extern volatile unsigned char PWM1CON @ 0xFB7;
"4043
[; ;pic18f4520.h: 4043: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f4520.h: 4046: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"4048
[; ;pic18f4520.h: 4048: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4520.h: 4051: typedef union {
[; ;pic18f4520.h: 4052: struct {
[; ;pic18f4520.h: 4053: unsigned PDC :7;
[; ;pic18f4520.h: 4054: unsigned PRSEN :1;
[; ;pic18f4520.h: 4055: };
[; ;pic18f4520.h: 4056: struct {
[; ;pic18f4520.h: 4057: unsigned PDC0 :1;
[; ;pic18f4520.h: 4058: unsigned PDC1 :1;
[; ;pic18f4520.h: 4059: unsigned PDC2 :1;
[; ;pic18f4520.h: 4060: unsigned PDC3 :1;
[; ;pic18f4520.h: 4061: unsigned PDC4 :1;
[; ;pic18f4520.h: 4062: unsigned PDC5 :1;
[; ;pic18f4520.h: 4063: unsigned PDC6 :1;
[; ;pic18f4520.h: 4064: };
[; ;pic18f4520.h: 4065: } PWM1CONbits_t;
[; ;pic18f4520.h: 4066: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f4520.h: 4114: typedef union {
[; ;pic18f4520.h: 4115: struct {
[; ;pic18f4520.h: 4116: unsigned PDC :7;
[; ;pic18f4520.h: 4117: unsigned PRSEN :1;
[; ;pic18f4520.h: 4118: };
[; ;pic18f4520.h: 4119: struct {
[; ;pic18f4520.h: 4120: unsigned PDC0 :1;
[; ;pic18f4520.h: 4121: unsigned PDC1 :1;
[; ;pic18f4520.h: 4122: unsigned PDC2 :1;
[; ;pic18f4520.h: 4123: unsigned PDC3 :1;
[; ;pic18f4520.h: 4124: unsigned PDC4 :1;
[; ;pic18f4520.h: 4125: unsigned PDC5 :1;
[; ;pic18f4520.h: 4126: unsigned PDC6 :1;
[; ;pic18f4520.h: 4127: };
[; ;pic18f4520.h: 4128: } ECCP1DELbits_t;
[; ;pic18f4520.h: 4129: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f4520.h: 4178: extern volatile unsigned char BAUDCON @ 0xFB8;
"4180
[; ;pic18f4520.h: 4180: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4520.h: 4183: extern volatile unsigned char BAUDCTL @ 0xFB8;
"4185
[; ;pic18f4520.h: 4185: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4520.h: 4188: typedef union {
[; ;pic18f4520.h: 4189: struct {
[; ;pic18f4520.h: 4190: unsigned ABDEN :1;
[; ;pic18f4520.h: 4191: unsigned WUE :1;
[; ;pic18f4520.h: 4192: unsigned :1;
[; ;pic18f4520.h: 4193: unsigned BRG16 :1;
[; ;pic18f4520.h: 4194: unsigned TXCKP :1;
[; ;pic18f4520.h: 4195: unsigned RXDTP :1;
[; ;pic18f4520.h: 4196: unsigned RCIDL :1;
[; ;pic18f4520.h: 4197: unsigned ABDOVF :1;
[; ;pic18f4520.h: 4198: };
[; ;pic18f4520.h: 4199: struct {
[; ;pic18f4520.h: 4200: unsigned :4;
[; ;pic18f4520.h: 4201: unsigned SCKP :1;
[; ;pic18f4520.h: 4202: unsigned :1;
[; ;pic18f4520.h: 4203: unsigned RCMT :1;
[; ;pic18f4520.h: 4204: };
[; ;pic18f4520.h: 4205: struct {
[; ;pic18f4520.h: 4206: unsigned :5;
[; ;pic18f4520.h: 4207: unsigned RXCKP :1;
[; ;pic18f4520.h: 4208: };
[; ;pic18f4520.h: 4209: struct {
[; ;pic18f4520.h: 4210: unsigned :1;
[; ;pic18f4520.h: 4211: unsigned W4E :1;
[; ;pic18f4520.h: 4212: };
[; ;pic18f4520.h: 4213: } BAUDCONbits_t;
[; ;pic18f4520.h: 4214: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4520.h: 4272: typedef union {
[; ;pic18f4520.h: 4273: struct {
[; ;pic18f4520.h: 4274: unsigned ABDEN :1;
[; ;pic18f4520.h: 4275: unsigned WUE :1;
[; ;pic18f4520.h: 4276: unsigned :1;
[; ;pic18f4520.h: 4277: unsigned BRG16 :1;
[; ;pic18f4520.h: 4278: unsigned TXCKP :1;
[; ;pic18f4520.h: 4279: unsigned RXDTP :1;
[; ;pic18f4520.h: 4280: unsigned RCIDL :1;
[; ;pic18f4520.h: 4281: unsigned ABDOVF :1;
[; ;pic18f4520.h: 4282: };
[; ;pic18f4520.h: 4283: struct {
[; ;pic18f4520.h: 4284: unsigned :4;
[; ;pic18f4520.h: 4285: unsigned SCKP :1;
[; ;pic18f4520.h: 4286: unsigned :1;
[; ;pic18f4520.h: 4287: unsigned RCMT :1;
[; ;pic18f4520.h: 4288: };
[; ;pic18f4520.h: 4289: struct {
[; ;pic18f4520.h: 4290: unsigned :5;
[; ;pic18f4520.h: 4291: unsigned RXCKP :1;
[; ;pic18f4520.h: 4292: };
[; ;pic18f4520.h: 4293: struct {
[; ;pic18f4520.h: 4294: unsigned :1;
[; ;pic18f4520.h: 4295: unsigned W4E :1;
[; ;pic18f4520.h: 4296: };
[; ;pic18f4520.h: 4297: } BAUDCTLbits_t;
[; ;pic18f4520.h: 4298: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4520.h: 4357: extern volatile unsigned char CCP2CON @ 0xFBA;
"4359
[; ;pic18f4520.h: 4359: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4520.h: 4362: typedef union {
[; ;pic18f4520.h: 4363: struct {
[; ;pic18f4520.h: 4364: unsigned CCP2M :4;
[; ;pic18f4520.h: 4365: unsigned DC2B :2;
[; ;pic18f4520.h: 4366: };
[; ;pic18f4520.h: 4367: struct {
[; ;pic18f4520.h: 4368: unsigned CCP2M0 :1;
[; ;pic18f4520.h: 4369: unsigned CCP2M1 :1;
[; ;pic18f4520.h: 4370: unsigned CCP2M2 :1;
[; ;pic18f4520.h: 4371: unsigned CCP2M3 :1;
[; ;pic18f4520.h: 4372: unsigned CCP2Y :1;
[; ;pic18f4520.h: 4373: unsigned CCP2X :1;
[; ;pic18f4520.h: 4374: };
[; ;pic18f4520.h: 4375: struct {
[; ;pic18f4520.h: 4376: unsigned :4;
[; ;pic18f4520.h: 4377: unsigned DC2B0 :1;
[; ;pic18f4520.h: 4378: unsigned DC2B1 :1;
[; ;pic18f4520.h: 4379: };
[; ;pic18f4520.h: 4380: } CCP2CONbits_t;
[; ;pic18f4520.h: 4381: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4520.h: 4435: extern volatile unsigned short CCPR2 @ 0xFBB;
"4437
[; ;pic18f4520.h: 4437: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4520.h: 4441: extern volatile unsigned char CCPR2L @ 0xFBB;
"4443
[; ;pic18f4520.h: 4443: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4520.h: 4447: extern volatile unsigned char CCPR2H @ 0xFBC;
"4449
[; ;pic18f4520.h: 4449: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4520.h: 4453: extern volatile unsigned char CCP1CON @ 0xFBD;
"4455
[; ;pic18f4520.h: 4455: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4520.h: 4458: typedef union {
[; ;pic18f4520.h: 4459: struct {
[; ;pic18f4520.h: 4460: unsigned CCP1M :4;
[; ;pic18f4520.h: 4461: unsigned DC1B :2;
[; ;pic18f4520.h: 4462: unsigned P1M :2;
[; ;pic18f4520.h: 4463: };
[; ;pic18f4520.h: 4464: struct {
[; ;pic18f4520.h: 4465: unsigned CCP1M0 :1;
[; ;pic18f4520.h: 4466: unsigned CCP1M1 :1;
[; ;pic18f4520.h: 4467: unsigned CCP1M2 :1;
[; ;pic18f4520.h: 4468: unsigned CCP1M3 :1;
[; ;pic18f4520.h: 4469: unsigned CCP1Y :1;
[; ;pic18f4520.h: 4470: unsigned CCP1X :1;
[; ;pic18f4520.h: 4471: unsigned P1M0 :1;
[; ;pic18f4520.h: 4472: unsigned P1M1 :1;
[; ;pic18f4520.h: 4473: };
[; ;pic18f4520.h: 4474: struct {
[; ;pic18f4520.h: 4475: unsigned :4;
[; ;pic18f4520.h: 4476: unsigned DC1B0 :1;
[; ;pic18f4520.h: 4477: unsigned DC1B1 :1;
[; ;pic18f4520.h: 4478: };
[; ;pic18f4520.h: 4479: } CCP1CONbits_t;
[; ;pic18f4520.h: 4480: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4520.h: 4549: extern volatile unsigned short CCPR1 @ 0xFBE;
"4551
[; ;pic18f4520.h: 4551: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4520.h: 4555: extern volatile unsigned char CCPR1L @ 0xFBE;
"4557
[; ;pic18f4520.h: 4557: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4520.h: 4561: extern volatile unsigned char CCPR1H @ 0xFBF;
"4563
[; ;pic18f4520.h: 4563: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4520.h: 4567: extern volatile unsigned char ADCON2 @ 0xFC0;
"4569
[; ;pic18f4520.h: 4569: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4520.h: 4572: typedef union {
[; ;pic18f4520.h: 4573: struct {
[; ;pic18f4520.h: 4574: unsigned ADCS :3;
[; ;pic18f4520.h: 4575: unsigned ACQT :3;
[; ;pic18f4520.h: 4576: unsigned :1;
[; ;pic18f4520.h: 4577: unsigned ADFM :1;
[; ;pic18f4520.h: 4578: };
[; ;pic18f4520.h: 4579: struct {
[; ;pic18f4520.h: 4580: unsigned ADCS0 :1;
[; ;pic18f4520.h: 4581: unsigned ADCS1 :1;
[; ;pic18f4520.h: 4582: unsigned ADCS2 :1;
[; ;pic18f4520.h: 4583: unsigned ACQT0 :1;
[; ;pic18f4520.h: 4584: unsigned ACQT1 :1;
[; ;pic18f4520.h: 4585: unsigned ACQT2 :1;
[; ;pic18f4520.h: 4586: };
[; ;pic18f4520.h: 4587: } ADCON2bits_t;
[; ;pic18f4520.h: 4588: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4520.h: 4637: extern volatile unsigned char ADCON1 @ 0xFC1;
"4639
[; ;pic18f4520.h: 4639: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4520.h: 4642: typedef union {
[; ;pic18f4520.h: 4643: struct {
[; ;pic18f4520.h: 4644: unsigned PCFG :4;
[; ;pic18f4520.h: 4645: unsigned VCFG :2;
[; ;pic18f4520.h: 4646: };
[; ;pic18f4520.h: 4647: struct {
[; ;pic18f4520.h: 4648: unsigned PCFG0 :1;
[; ;pic18f4520.h: 4649: unsigned PCFG1 :1;
[; ;pic18f4520.h: 4650: unsigned PCFG2 :1;
[; ;pic18f4520.h: 4651: unsigned PCFG3 :1;
[; ;pic18f4520.h: 4652: unsigned VCFG0 :1;
[; ;pic18f4520.h: 4653: unsigned VCFG1 :1;
[; ;pic18f4520.h: 4654: };
[; ;pic18f4520.h: 4655: struct {
[; ;pic18f4520.h: 4656: unsigned :3;
[; ;pic18f4520.h: 4657: unsigned CHSN3 :1;
[; ;pic18f4520.h: 4658: unsigned VCFG01 :1;
[; ;pic18f4520.h: 4659: unsigned VCFG11 :1;
[; ;pic18f4520.h: 4660: };
[; ;pic18f4520.h: 4661: } ADCON1bits_t;
[; ;pic18f4520.h: 4662: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4520.h: 4721: extern volatile unsigned char ADCON0 @ 0xFC2;
"4723
[; ;pic18f4520.h: 4723: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4520.h: 4726: typedef union {
[; ;pic18f4520.h: 4727: struct {
[; ;pic18f4520.h: 4728: unsigned :1;
[; ;pic18f4520.h: 4729: unsigned GO_NOT_DONE :1;
[; ;pic18f4520.h: 4730: };
[; ;pic18f4520.h: 4731: struct {
[; ;pic18f4520.h: 4732: unsigned ADON :1;
[; ;pic18f4520.h: 4733: unsigned GO_nDONE :1;
[; ;pic18f4520.h: 4734: unsigned CHS :4;
[; ;pic18f4520.h: 4735: };
[; ;pic18f4520.h: 4736: struct {
[; ;pic18f4520.h: 4737: unsigned :1;
[; ;pic18f4520.h: 4738: unsigned GO :1;
[; ;pic18f4520.h: 4739: unsigned CHS0 :1;
[; ;pic18f4520.h: 4740: unsigned CHS1 :1;
[; ;pic18f4520.h: 4741: unsigned CHS2 :1;
[; ;pic18f4520.h: 4742: unsigned CHS3 :1;
[; ;pic18f4520.h: 4743: };
[; ;pic18f4520.h: 4744: struct {
[; ;pic18f4520.h: 4745: unsigned :1;
[; ;pic18f4520.h: 4746: unsigned DONE :1;
[; ;pic18f4520.h: 4747: };
[; ;pic18f4520.h: 4748: struct {
[; ;pic18f4520.h: 4749: unsigned :1;
[; ;pic18f4520.h: 4750: unsigned NOT_DONE :1;
[; ;pic18f4520.h: 4751: };
[; ;pic18f4520.h: 4752: struct {
[; ;pic18f4520.h: 4753: unsigned :1;
[; ;pic18f4520.h: 4754: unsigned nDONE :1;
[; ;pic18f4520.h: 4755: };
[; ;pic18f4520.h: 4756: struct {
[; ;pic18f4520.h: 4757: unsigned :1;
[; ;pic18f4520.h: 4758: unsigned GO_DONE :1;
[; ;pic18f4520.h: 4759: };
[; ;pic18f4520.h: 4760: struct {
[; ;pic18f4520.h: 4761: unsigned :1;
[; ;pic18f4520.h: 4762: unsigned GODONE :1;
[; ;pic18f4520.h: 4763: };
[; ;pic18f4520.h: 4764: } ADCON0bits_t;
[; ;pic18f4520.h: 4765: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4520.h: 4839: extern volatile unsigned short ADRES @ 0xFC3;
"4841
[; ;pic18f4520.h: 4841: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4520.h: 4845: extern volatile unsigned char ADRESL @ 0xFC3;
"4847
[; ;pic18f4520.h: 4847: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4520.h: 4851: extern volatile unsigned char ADRESH @ 0xFC4;
"4853
[; ;pic18f4520.h: 4853: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4520.h: 4857: extern volatile unsigned char SSPCON2 @ 0xFC5;
"4859
[; ;pic18f4520.h: 4859: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4520.h: 4862: typedef union {
[; ;pic18f4520.h: 4863: struct {
[; ;pic18f4520.h: 4864: unsigned SEN :1;
[; ;pic18f4520.h: 4865: unsigned RSEN :1;
[; ;pic18f4520.h: 4866: unsigned PEN :1;
[; ;pic18f4520.h: 4867: unsigned RCEN :1;
[; ;pic18f4520.h: 4868: unsigned ACKEN :1;
[; ;pic18f4520.h: 4869: unsigned ACKDT :1;
[; ;pic18f4520.h: 4870: unsigned ACKSTAT :1;
[; ;pic18f4520.h: 4871: unsigned GCEN :1;
[; ;pic18f4520.h: 4872: };
[; ;pic18f4520.h: 4873: struct {
[; ;pic18f4520.h: 4874: unsigned :1;
[; ;pic18f4520.h: 4875: unsigned ADMSK1 :1;
[; ;pic18f4520.h: 4876: unsigned ADMSK2 :1;
[; ;pic18f4520.h: 4877: unsigned ADMSK3 :1;
[; ;pic18f4520.h: 4878: unsigned ADMSK4 :1;
[; ;pic18f4520.h: 4879: unsigned ADMSK5 :1;
[; ;pic18f4520.h: 4880: };
[; ;pic18f4520.h: 4881: } SSPCON2bits_t;
[; ;pic18f4520.h: 4882: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4520.h: 4951: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4953
[; ;pic18f4520.h: 4953: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4520.h: 4956: typedef union {
[; ;pic18f4520.h: 4957: struct {
[; ;pic18f4520.h: 4958: unsigned SSPM :4;
[; ;pic18f4520.h: 4959: unsigned CKP :1;
[; ;pic18f4520.h: 4960: unsigned SSPEN :1;
[; ;pic18f4520.h: 4961: unsigned SSPOV :1;
[; ;pic18f4520.h: 4962: unsigned WCOL :1;
[; ;pic18f4520.h: 4963: };
[; ;pic18f4520.h: 4964: struct {
[; ;pic18f4520.h: 4965: unsigned SSPM0 :1;
[; ;pic18f4520.h: 4966: unsigned SSPM1 :1;
[; ;pic18f4520.h: 4967: unsigned SSPM2 :1;
[; ;pic18f4520.h: 4968: unsigned SSPM3 :1;
[; ;pic18f4520.h: 4969: };
[; ;pic18f4520.h: 4970: } SSPCON1bits_t;
[; ;pic18f4520.h: 4971: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4520.h: 5020: extern volatile unsigned char SSPSTAT @ 0xFC7;
"5022
[; ;pic18f4520.h: 5022: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4520.h: 5025: typedef union {
[; ;pic18f4520.h: 5026: struct {
[; ;pic18f4520.h: 5027: unsigned :2;
[; ;pic18f4520.h: 5028: unsigned R_NOT_W :1;
[; ;pic18f4520.h: 5029: };
[; ;pic18f4520.h: 5030: struct {
[; ;pic18f4520.h: 5031: unsigned :5;
[; ;pic18f4520.h: 5032: unsigned D_NOT_A :1;
[; ;pic18f4520.h: 5033: };
[; ;pic18f4520.h: 5034: struct {
[; ;pic18f4520.h: 5035: unsigned BF :1;
[; ;pic18f4520.h: 5036: unsigned UA :1;
[; ;pic18f4520.h: 5037: unsigned R_nW :1;
[; ;pic18f4520.h: 5038: unsigned S :1;
[; ;pic18f4520.h: 5039: unsigned P :1;
[; ;pic18f4520.h: 5040: unsigned D_nA :1;
[; ;pic18f4520.h: 5041: unsigned CKE :1;
[; ;pic18f4520.h: 5042: unsigned SMP :1;
[; ;pic18f4520.h: 5043: };
[; ;pic18f4520.h: 5044: struct {
[; ;pic18f4520.h: 5045: unsigned :2;
[; ;pic18f4520.h: 5046: unsigned R :1;
[; ;pic18f4520.h: 5047: unsigned :2;
[; ;pic18f4520.h: 5048: unsigned D :1;
[; ;pic18f4520.h: 5049: };
[; ;pic18f4520.h: 5050: struct {
[; ;pic18f4520.h: 5051: unsigned :2;
[; ;pic18f4520.h: 5052: unsigned W :1;
[; ;pic18f4520.h: 5053: unsigned :2;
[; ;pic18f4520.h: 5054: unsigned A :1;
[; ;pic18f4520.h: 5055: };
[; ;pic18f4520.h: 5056: struct {
[; ;pic18f4520.h: 5057: unsigned :2;
[; ;pic18f4520.h: 5058: unsigned nW :1;
[; ;pic18f4520.h: 5059: unsigned :2;
[; ;pic18f4520.h: 5060: unsigned nA :1;
[; ;pic18f4520.h: 5061: };
[; ;pic18f4520.h: 5062: struct {
[; ;pic18f4520.h: 5063: unsigned :2;
[; ;pic18f4520.h: 5064: unsigned R_W :1;
[; ;pic18f4520.h: 5065: unsigned :2;
[; ;pic18f4520.h: 5066: unsigned D_A :1;
[; ;pic18f4520.h: 5067: };
[; ;pic18f4520.h: 5068: struct {
[; ;pic18f4520.h: 5069: unsigned :2;
[; ;pic18f4520.h: 5070: unsigned NOT_WRITE :1;
[; ;pic18f4520.h: 5071: };
[; ;pic18f4520.h: 5072: struct {
[; ;pic18f4520.h: 5073: unsigned :5;
[; ;pic18f4520.h: 5074: unsigned NOT_ADDRESS :1;
[; ;pic18f4520.h: 5075: };
[; ;pic18f4520.h: 5076: struct {
[; ;pic18f4520.h: 5077: unsigned :2;
[; ;pic18f4520.h: 5078: unsigned nWRITE :1;
[; ;pic18f4520.h: 5079: unsigned :2;
[; ;pic18f4520.h: 5080: unsigned nADDRESS :1;
[; ;pic18f4520.h: 5081: };
[; ;pic18f4520.h: 5082: struct {
[; ;pic18f4520.h: 5083: unsigned :2;
[; ;pic18f4520.h: 5084: unsigned RW :1;
[; ;pic18f4520.h: 5085: unsigned START :1;
[; ;pic18f4520.h: 5086: unsigned STOP :1;
[; ;pic18f4520.h: 5087: unsigned DA :1;
[; ;pic18f4520.h: 5088: };
[; ;pic18f4520.h: 5089: struct {
[; ;pic18f4520.h: 5090: unsigned :2;
[; ;pic18f4520.h: 5091: unsigned NOT_W :1;
[; ;pic18f4520.h: 5092: unsigned :2;
[; ;pic18f4520.h: 5093: unsigned NOT_A :1;
[; ;pic18f4520.h: 5094: };
[; ;pic18f4520.h: 5095: } SSPSTATbits_t;
[; ;pic18f4520.h: 5096: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4520.h: 5240: extern volatile unsigned char SSPADD @ 0xFC8;
"5242
[; ;pic18f4520.h: 5242: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4520.h: 5246: extern volatile unsigned char SSPBUF @ 0xFC9;
"5248
[; ;pic18f4520.h: 5248: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4520.h: 5252: extern volatile unsigned char T2CON @ 0xFCA;
"5254
[; ;pic18f4520.h: 5254: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4520.h: 5257: typedef union {
[; ;pic18f4520.h: 5258: struct {
[; ;pic18f4520.h: 5259: unsigned T2CKPS :2;
[; ;pic18f4520.h: 5260: unsigned TMR2ON :1;
[; ;pic18f4520.h: 5261: unsigned T2OUTPS :4;
[; ;pic18f4520.h: 5262: };
[; ;pic18f4520.h: 5263: struct {
[; ;pic18f4520.h: 5264: unsigned T2CKPS0 :1;
[; ;pic18f4520.h: 5265: unsigned T2CKPS1 :1;
[; ;pic18f4520.h: 5266: unsigned :1;
[; ;pic18f4520.h: 5267: unsigned T2OUTPS0 :1;
[; ;pic18f4520.h: 5268: unsigned T2OUTPS1 :1;
[; ;pic18f4520.h: 5269: unsigned T2OUTPS2 :1;
[; ;pic18f4520.h: 5270: unsigned T2OUTPS3 :1;
[; ;pic18f4520.h: 5271: };
[; ;pic18f4520.h: 5272: struct {
[; ;pic18f4520.h: 5273: unsigned :3;
[; ;pic18f4520.h: 5274: unsigned TOUTPS0 :1;
[; ;pic18f4520.h: 5275: unsigned TOUTPS1 :1;
[; ;pic18f4520.h: 5276: unsigned TOUTPS2 :1;
[; ;pic18f4520.h: 5277: unsigned TOUTPS3 :1;
[; ;pic18f4520.h: 5278: };
[; ;pic18f4520.h: 5279: } T2CONbits_t;
[; ;pic18f4520.h: 5280: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4520.h: 5349: extern volatile unsigned char PR2 @ 0xFCB;
"5351
[; ;pic18f4520.h: 5351: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4520.h: 5354: extern volatile unsigned char MEMCON @ 0xFCB;
"5356
[; ;pic18f4520.h: 5356: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4520.h: 5359: typedef union {
[; ;pic18f4520.h: 5360: struct {
[; ;pic18f4520.h: 5361: unsigned :7;
[; ;pic18f4520.h: 5362: unsigned EBDIS :1;
[; ;pic18f4520.h: 5363: };
[; ;pic18f4520.h: 5364: struct {
[; ;pic18f4520.h: 5365: unsigned :4;
[; ;pic18f4520.h: 5366: unsigned WAIT0 :1;
[; ;pic18f4520.h: 5367: };
[; ;pic18f4520.h: 5368: struct {
[; ;pic18f4520.h: 5369: unsigned :5;
[; ;pic18f4520.h: 5370: unsigned WAIT1 :1;
[; ;pic18f4520.h: 5371: };
[; ;pic18f4520.h: 5372: struct {
[; ;pic18f4520.h: 5373: unsigned WM0 :1;
[; ;pic18f4520.h: 5374: };
[; ;pic18f4520.h: 5375: struct {
[; ;pic18f4520.h: 5376: unsigned :1;
[; ;pic18f4520.h: 5377: unsigned WM1 :1;
[; ;pic18f4520.h: 5378: };
[; ;pic18f4520.h: 5379: } PR2bits_t;
[; ;pic18f4520.h: 5380: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4520.h: 5408: typedef union {
[; ;pic18f4520.h: 5409: struct {
[; ;pic18f4520.h: 5410: unsigned :7;
[; ;pic18f4520.h: 5411: unsigned EBDIS :1;
[; ;pic18f4520.h: 5412: };
[; ;pic18f4520.h: 5413: struct {
[; ;pic18f4520.h: 5414: unsigned :4;
[; ;pic18f4520.h: 5415: unsigned WAIT0 :1;
[; ;pic18f4520.h: 5416: };
[; ;pic18f4520.h: 5417: struct {
[; ;pic18f4520.h: 5418: unsigned :5;
[; ;pic18f4520.h: 5419: unsigned WAIT1 :1;
[; ;pic18f4520.h: 5420: };
[; ;pic18f4520.h: 5421: struct {
[; ;pic18f4520.h: 5422: unsigned WM0 :1;
[; ;pic18f4520.h: 5423: };
[; ;pic18f4520.h: 5424: struct {
[; ;pic18f4520.h: 5425: unsigned :1;
[; ;pic18f4520.h: 5426: unsigned WM1 :1;
[; ;pic18f4520.h: 5427: };
[; ;pic18f4520.h: 5428: } MEMCONbits_t;
[; ;pic18f4520.h: 5429: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4520.h: 5458: extern volatile unsigned char TMR2 @ 0xFCC;
"5460
[; ;pic18f4520.h: 5460: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4520.h: 5464: extern volatile unsigned char T1CON @ 0xFCD;
"5466
[; ;pic18f4520.h: 5466: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4520.h: 5469: typedef union {
[; ;pic18f4520.h: 5470: struct {
[; ;pic18f4520.h: 5471: unsigned :2;
[; ;pic18f4520.h: 5472: unsigned NOT_T1SYNC :1;
[; ;pic18f4520.h: 5473: };
[; ;pic18f4520.h: 5474: struct {
[; ;pic18f4520.h: 5475: unsigned TMR1ON :1;
[; ;pic18f4520.h: 5476: unsigned TMR1CS :1;
[; ;pic18f4520.h: 5477: unsigned nT1SYNC :1;
[; ;pic18f4520.h: 5478: unsigned T1OSCEN :1;
[; ;pic18f4520.h: 5479: unsigned T1CKPS :2;
[; ;pic18f4520.h: 5480: unsigned T1RUN :1;
[; ;pic18f4520.h: 5481: unsigned RD16 :1;
[; ;pic18f4520.h: 5482: };
[; ;pic18f4520.h: 5483: struct {
[; ;pic18f4520.h: 5484: unsigned :2;
[; ;pic18f4520.h: 5485: unsigned T1SYNC :1;
[; ;pic18f4520.h: 5486: unsigned :1;
[; ;pic18f4520.h: 5487: unsigned T1CKPS0 :1;
[; ;pic18f4520.h: 5488: unsigned T1CKPS1 :1;
[; ;pic18f4520.h: 5489: };
[; ;pic18f4520.h: 5490: struct {
[; ;pic18f4520.h: 5491: unsigned :3;
[; ;pic18f4520.h: 5492: unsigned SOSCEN :1;
[; ;pic18f4520.h: 5493: unsigned :3;
[; ;pic18f4520.h: 5494: unsigned T1RD16 :1;
[; ;pic18f4520.h: 5495: };
[; ;pic18f4520.h: 5496: } T1CONbits_t;
[; ;pic18f4520.h: 5497: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4520.h: 5566: extern volatile unsigned short TMR1 @ 0xFCE;
"5568
[; ;pic18f4520.h: 5568: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4520.h: 5572: extern volatile unsigned char TMR1L @ 0xFCE;
"5574
[; ;pic18f4520.h: 5574: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4520.h: 5578: extern volatile unsigned char TMR1H @ 0xFCF;
"5580
[; ;pic18f4520.h: 5580: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4520.h: 5584: extern volatile unsigned char RCON @ 0xFD0;
"5586
[; ;pic18f4520.h: 5586: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4520.h: 5589: typedef union {
[; ;pic18f4520.h: 5590: struct {
[; ;pic18f4520.h: 5591: unsigned NOT_BOR :1;
[; ;pic18f4520.h: 5592: };
[; ;pic18f4520.h: 5593: struct {
[; ;pic18f4520.h: 5594: unsigned :1;
[; ;pic18f4520.h: 5595: unsigned NOT_POR :1;
[; ;pic18f4520.h: 5596: };
[; ;pic18f4520.h: 5597: struct {
[; ;pic18f4520.h: 5598: unsigned :2;
[; ;pic18f4520.h: 5599: unsigned NOT_PD :1;
[; ;pic18f4520.h: 5600: };
[; ;pic18f4520.h: 5601: struct {
[; ;pic18f4520.h: 5602: unsigned :3;
[; ;pic18f4520.h: 5603: unsigned NOT_TO :1;
[; ;pic18f4520.h: 5604: };
[; ;pic18f4520.h: 5605: struct {
[; ;pic18f4520.h: 5606: unsigned :4;
[; ;pic18f4520.h: 5607: unsigned NOT_RI :1;
[; ;pic18f4520.h: 5608: };
[; ;pic18f4520.h: 5609: struct {
[; ;pic18f4520.h: 5610: unsigned nBOR :1;
[; ;pic18f4520.h: 5611: unsigned nPOR :1;
[; ;pic18f4520.h: 5612: unsigned nPD :1;
[; ;pic18f4520.h: 5613: unsigned nTO :1;
[; ;pic18f4520.h: 5614: unsigned nRI :1;
[; ;pic18f4520.h: 5615: unsigned :1;
[; ;pic18f4520.h: 5616: unsigned SBOREN :1;
[; ;pic18f4520.h: 5617: unsigned IPEN :1;
[; ;pic18f4520.h: 5618: };
[; ;pic18f4520.h: 5619: struct {
[; ;pic18f4520.h: 5620: unsigned BOR :1;
[; ;pic18f4520.h: 5621: unsigned POR :1;
[; ;pic18f4520.h: 5622: unsigned PD :1;
[; ;pic18f4520.h: 5623: unsigned TO :1;
[; ;pic18f4520.h: 5624: unsigned RI :1;
[; ;pic18f4520.h: 5625: };
[; ;pic18f4520.h: 5626: } RCONbits_t;
[; ;pic18f4520.h: 5627: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4520.h: 5716: extern volatile unsigned char WDTCON @ 0xFD1;
"5718
[; ;pic18f4520.h: 5718: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4520.h: 5721: typedef union {
[; ;pic18f4520.h: 5722: struct {
[; ;pic18f4520.h: 5723: unsigned SWDTEN :1;
[; ;pic18f4520.h: 5724: };
[; ;pic18f4520.h: 5725: struct {
[; ;pic18f4520.h: 5726: unsigned SWDTE :1;
[; ;pic18f4520.h: 5727: };
[; ;pic18f4520.h: 5728: } WDTCONbits_t;
[; ;pic18f4520.h: 5729: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4520.h: 5743: extern volatile unsigned char HLVDCON @ 0xFD2;
"5745
[; ;pic18f4520.h: 5745: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4520.h: 5748: extern volatile unsigned char LVDCON @ 0xFD2;
"5750
[; ;pic18f4520.h: 5750: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4520.h: 5753: typedef union {
[; ;pic18f4520.h: 5754: struct {
[; ;pic18f4520.h: 5755: unsigned HLVDL :4;
[; ;pic18f4520.h: 5756: unsigned HLVDEN :1;
[; ;pic18f4520.h: 5757: unsigned IVRST :1;
[; ;pic18f4520.h: 5758: unsigned :1;
[; ;pic18f4520.h: 5759: unsigned VDIRMAG :1;
[; ;pic18f4520.h: 5760: };
[; ;pic18f4520.h: 5761: struct {
[; ;pic18f4520.h: 5762: unsigned HLVDL0 :1;
[; ;pic18f4520.h: 5763: unsigned HLVDL1 :1;
[; ;pic18f4520.h: 5764: unsigned HLVDL2 :1;
[; ;pic18f4520.h: 5765: unsigned HLVDL3 :1;
[; ;pic18f4520.h: 5766: };
[; ;pic18f4520.h: 5767: struct {
[; ;pic18f4520.h: 5768: unsigned LVDL0 :1;
[; ;pic18f4520.h: 5769: unsigned LVDL1 :1;
[; ;pic18f4520.h: 5770: unsigned LVDL2 :1;
[; ;pic18f4520.h: 5771: unsigned LVDL3 :1;
[; ;pic18f4520.h: 5772: unsigned LVDEN :1;
[; ;pic18f4520.h: 5773: unsigned IRVST :1;
[; ;pic18f4520.h: 5774: };
[; ;pic18f4520.h: 5775: struct {
[; ;pic18f4520.h: 5776: unsigned LVV0 :1;
[; ;pic18f4520.h: 5777: unsigned LVV1 :1;
[; ;pic18f4520.h: 5778: unsigned LVV2 :1;
[; ;pic18f4520.h: 5779: unsigned LVV3 :1;
[; ;pic18f4520.h: 5780: unsigned :1;
[; ;pic18f4520.h: 5781: unsigned BGST :1;
[; ;pic18f4520.h: 5782: };
[; ;pic18f4520.h: 5783: } HLVDCONbits_t;
[; ;pic18f4520.h: 5784: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4520.h: 5882: typedef union {
[; ;pic18f4520.h: 5883: struct {
[; ;pic18f4520.h: 5884: unsigned HLVDL :4;
[; ;pic18f4520.h: 5885: unsigned HLVDEN :1;
[; ;pic18f4520.h: 5886: unsigned IVRST :1;
[; ;pic18f4520.h: 5887: unsigned :1;
[; ;pic18f4520.h: 5888: unsigned VDIRMAG :1;
[; ;pic18f4520.h: 5889: };
[; ;pic18f4520.h: 5890: struct {
[; ;pic18f4520.h: 5891: unsigned HLVDL0 :1;
[; ;pic18f4520.h: 5892: unsigned HLVDL1 :1;
[; ;pic18f4520.h: 5893: unsigned HLVDL2 :1;
[; ;pic18f4520.h: 5894: unsigned HLVDL3 :1;
[; ;pic18f4520.h: 5895: };
[; ;pic18f4520.h: 5896: struct {
[; ;pic18f4520.h: 5897: unsigned LVDL0 :1;
[; ;pic18f4520.h: 5898: unsigned LVDL1 :1;
[; ;pic18f4520.h: 5899: unsigned LVDL2 :1;
[; ;pic18f4520.h: 5900: unsigned LVDL3 :1;
[; ;pic18f4520.h: 5901: unsigned LVDEN :1;
[; ;pic18f4520.h: 5902: unsigned IRVST :1;
[; ;pic18f4520.h: 5903: };
[; ;pic18f4520.h: 5904: struct {
[; ;pic18f4520.h: 5905: unsigned LVV0 :1;
[; ;pic18f4520.h: 5906: unsigned LVV1 :1;
[; ;pic18f4520.h: 5907: unsigned LVV2 :1;
[; ;pic18f4520.h: 5908: unsigned LVV3 :1;
[; ;pic18f4520.h: 5909: unsigned :1;
[; ;pic18f4520.h: 5910: unsigned BGST :1;
[; ;pic18f4520.h: 5911: };
[; ;pic18f4520.h: 5912: } LVDCONbits_t;
[; ;pic18f4520.h: 5913: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4520.h: 6012: extern volatile unsigned char OSCCON @ 0xFD3;
"6014
[; ;pic18f4520.h: 6014: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4520.h: 6017: typedef union {
[; ;pic18f4520.h: 6018: struct {
[; ;pic18f4520.h: 6019: unsigned SCS :2;
[; ;pic18f4520.h: 6020: unsigned IOFS :1;
[; ;pic18f4520.h: 6021: unsigned OSTS :1;
[; ;pic18f4520.h: 6022: unsigned IRCF :3;
[; ;pic18f4520.h: 6023: unsigned IDLEN :1;
[; ;pic18f4520.h: 6024: };
[; ;pic18f4520.h: 6025: struct {
[; ;pic18f4520.h: 6026: unsigned SCS0 :1;
[; ;pic18f4520.h: 6027: unsigned SCS1 :1;
[; ;pic18f4520.h: 6028: unsigned FLTS :1;
[; ;pic18f4520.h: 6029: unsigned :1;
[; ;pic18f4520.h: 6030: unsigned IRCF0 :1;
[; ;pic18f4520.h: 6031: unsigned IRCF1 :1;
[; ;pic18f4520.h: 6032: unsigned IRCF2 :1;
[; ;pic18f4520.h: 6033: };
[; ;pic18f4520.h: 6034: } OSCCONbits_t;
[; ;pic18f4520.h: 6035: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4520.h: 6094: extern volatile unsigned char T0CON @ 0xFD5;
"6096
[; ;pic18f4520.h: 6096: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4520.h: 6099: typedef union {
[; ;pic18f4520.h: 6100: struct {
[; ;pic18f4520.h: 6101: unsigned T0PS :3;
[; ;pic18f4520.h: 6102: unsigned PSA :1;
[; ;pic18f4520.h: 6103: unsigned T0SE :1;
[; ;pic18f4520.h: 6104: unsigned T0CS :1;
[; ;pic18f4520.h: 6105: unsigned T08BIT :1;
[; ;pic18f4520.h: 6106: unsigned TMR0ON :1;
[; ;pic18f4520.h: 6107: };
[; ;pic18f4520.h: 6108: struct {
[; ;pic18f4520.h: 6109: unsigned T0PS0 :1;
[; ;pic18f4520.h: 6110: unsigned T0PS1 :1;
[; ;pic18f4520.h: 6111: unsigned T0PS2 :1;
[; ;pic18f4520.h: 6112: unsigned T0PS3 :1;
[; ;pic18f4520.h: 6113: unsigned :2;
[; ;pic18f4520.h: 6114: unsigned T016BIT :1;
[; ;pic18f4520.h: 6115: };
[; ;pic18f4520.h: 6116: } T0CONbits_t;
[; ;pic18f4520.h: 6117: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4520.h: 6176: extern volatile unsigned short TMR0 @ 0xFD6;
"6178
[; ;pic18f4520.h: 6178: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4520.h: 6182: extern volatile unsigned char TMR0L @ 0xFD6;
"6184
[; ;pic18f4520.h: 6184: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4520.h: 6188: extern volatile unsigned char TMR0H @ 0xFD7;
"6190
[; ;pic18f4520.h: 6190: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4520.h: 6194: extern volatile unsigned char STATUS @ 0xFD8;
"6196
[; ;pic18f4520.h: 6196: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4520.h: 6199: typedef union {
[; ;pic18f4520.h: 6200: struct {
[; ;pic18f4520.h: 6201: unsigned C :1;
[; ;pic18f4520.h: 6202: unsigned DC :1;
[; ;pic18f4520.h: 6203: unsigned Z :1;
[; ;pic18f4520.h: 6204: unsigned OV :1;
[; ;pic18f4520.h: 6205: unsigned N :1;
[; ;pic18f4520.h: 6206: };
[; ;pic18f4520.h: 6207: struct {
[; ;pic18f4520.h: 6208: unsigned CARRY :1;
[; ;pic18f4520.h: 6209: unsigned :1;
[; ;pic18f4520.h: 6210: unsigned ZERO :1;
[; ;pic18f4520.h: 6211: unsigned OVERFLOW :1;
[; ;pic18f4520.h: 6212: unsigned NEGATIVE :1;
[; ;pic18f4520.h: 6213: };
[; ;pic18f4520.h: 6214: } STATUSbits_t;
[; ;pic18f4520.h: 6215: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4520.h: 6264: extern volatile unsigned short FSR2 @ 0xFD9;
"6266
[; ;pic18f4520.h: 6266: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4520.h: 6270: extern volatile unsigned char FSR2L @ 0xFD9;
"6272
[; ;pic18f4520.h: 6272: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4520.h: 6276: extern volatile unsigned char FSR2H @ 0xFDA;
"6278
[; ;pic18f4520.h: 6278: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4520.h: 6282: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6284
[; ;pic18f4520.h: 6284: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4520.h: 6288: extern volatile unsigned char PREINC2 @ 0xFDC;
"6290
[; ;pic18f4520.h: 6290: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4520.h: 6294: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6296
[; ;pic18f4520.h: 6296: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4520.h: 6300: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6302
[; ;pic18f4520.h: 6302: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4520.h: 6306: extern volatile unsigned char INDF2 @ 0xFDF;
"6308
[; ;pic18f4520.h: 6308: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4520.h: 6312: extern volatile unsigned char BSR @ 0xFE0;
"6314
[; ;pic18f4520.h: 6314: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4520.h: 6318: extern volatile unsigned short FSR1 @ 0xFE1;
"6320
[; ;pic18f4520.h: 6320: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4520.h: 6324: extern volatile unsigned char FSR1L @ 0xFE1;
"6326
[; ;pic18f4520.h: 6326: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4520.h: 6330: extern volatile unsigned char FSR1H @ 0xFE2;
"6332
[; ;pic18f4520.h: 6332: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4520.h: 6336: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6338
[; ;pic18f4520.h: 6338: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4520.h: 6342: extern volatile unsigned char PREINC1 @ 0xFE4;
"6344
[; ;pic18f4520.h: 6344: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4520.h: 6348: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6350
[; ;pic18f4520.h: 6350: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4520.h: 6354: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6356
[; ;pic18f4520.h: 6356: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4520.h: 6360: extern volatile unsigned char INDF1 @ 0xFE7;
"6362
[; ;pic18f4520.h: 6362: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4520.h: 6366: extern volatile unsigned char WREG @ 0xFE8;
"6368
[; ;pic18f4520.h: 6368: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4520.h: 6377: extern volatile unsigned short FSR0 @ 0xFE9;
"6379
[; ;pic18f4520.h: 6379: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4520.h: 6383: extern volatile unsigned char FSR0L @ 0xFE9;
"6385
[; ;pic18f4520.h: 6385: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4520.h: 6389: extern volatile unsigned char FSR0H @ 0xFEA;
"6391
[; ;pic18f4520.h: 6391: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4520.h: 6395: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6397
[; ;pic18f4520.h: 6397: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4520.h: 6401: extern volatile unsigned char PREINC0 @ 0xFEC;
"6403
[; ;pic18f4520.h: 6403: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4520.h: 6407: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6409
[; ;pic18f4520.h: 6409: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4520.h: 6413: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6415
[; ;pic18f4520.h: 6415: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4520.h: 6419: extern volatile unsigned char INDF0 @ 0xFEF;
"6421
[; ;pic18f4520.h: 6421: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4520.h: 6425: extern volatile unsigned char INTCON3 @ 0xFF0;
"6427
[; ;pic18f4520.h: 6427: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4520.h: 6430: typedef union {
[; ;pic18f4520.h: 6431: struct {
[; ;pic18f4520.h: 6432: unsigned INT1IF :1;
[; ;pic18f4520.h: 6433: unsigned INT2IF :1;
[; ;pic18f4520.h: 6434: unsigned :1;
[; ;pic18f4520.h: 6435: unsigned INT1IE :1;
[; ;pic18f4520.h: 6436: unsigned INT2IE :1;
[; ;pic18f4520.h: 6437: unsigned :1;
[; ;pic18f4520.h: 6438: unsigned INT1IP :1;
[; ;pic18f4520.h: 6439: unsigned INT2IP :1;
[; ;pic18f4520.h: 6440: };
[; ;pic18f4520.h: 6441: struct {
[; ;pic18f4520.h: 6442: unsigned INT1F :1;
[; ;pic18f4520.h: 6443: unsigned INT2F :1;
[; ;pic18f4520.h: 6444: unsigned :1;
[; ;pic18f4520.h: 6445: unsigned INT1E :1;
[; ;pic18f4520.h: 6446: unsigned INT2E :1;
[; ;pic18f4520.h: 6447: unsigned :1;
[; ;pic18f4520.h: 6448: unsigned INT1P :1;
[; ;pic18f4520.h: 6449: unsigned INT2P :1;
[; ;pic18f4520.h: 6450: };
[; ;pic18f4520.h: 6451: } INTCON3bits_t;
[; ;pic18f4520.h: 6452: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4520.h: 6516: extern volatile unsigned char INTCON2 @ 0xFF1;
"6518
[; ;pic18f4520.h: 6518: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4520.h: 6521: typedef union {
[; ;pic18f4520.h: 6522: struct {
[; ;pic18f4520.h: 6523: unsigned :7;
[; ;pic18f4520.h: 6524: unsigned NOT_RBPU :1;
[; ;pic18f4520.h: 6525: };
[; ;pic18f4520.h: 6526: struct {
[; ;pic18f4520.h: 6527: unsigned RBIP :1;
[; ;pic18f4520.h: 6528: unsigned :1;
[; ;pic18f4520.h: 6529: unsigned TMR0IP :1;
[; ;pic18f4520.h: 6530: unsigned :1;
[; ;pic18f4520.h: 6531: unsigned INTEDG2 :1;
[; ;pic18f4520.h: 6532: unsigned INTEDG1 :1;
[; ;pic18f4520.h: 6533: unsigned INTEDG0 :1;
[; ;pic18f4520.h: 6534: unsigned nRBPU :1;
[; ;pic18f4520.h: 6535: };
[; ;pic18f4520.h: 6536: struct {
[; ;pic18f4520.h: 6537: unsigned :7;
[; ;pic18f4520.h: 6538: unsigned RBPU :1;
[; ;pic18f4520.h: 6539: };
[; ;pic18f4520.h: 6540: } INTCON2bits_t;
[; ;pic18f4520.h: 6541: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4520.h: 6585: extern volatile unsigned char INTCON @ 0xFF2;
"6587
[; ;pic18f4520.h: 6587: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4520.h: 6590: typedef union {
[; ;pic18f4520.h: 6591: struct {
[; ;pic18f4520.h: 6592: unsigned RBIF :1;
[; ;pic18f4520.h: 6593: unsigned INT0IF :1;
[; ;pic18f4520.h: 6594: unsigned TMR0IF :1;
[; ;pic18f4520.h: 6595: unsigned RBIE :1;
[; ;pic18f4520.h: 6596: unsigned INT0IE :1;
[; ;pic18f4520.h: 6597: unsigned TMR0IE :1;
[; ;pic18f4520.h: 6598: unsigned PEIE_GIEL :1;
[; ;pic18f4520.h: 6599: unsigned GIE_GIEH :1;
[; ;pic18f4520.h: 6600: };
[; ;pic18f4520.h: 6601: struct {
[; ;pic18f4520.h: 6602: unsigned :1;
[; ;pic18f4520.h: 6603: unsigned INT0F :1;
[; ;pic18f4520.h: 6604: unsigned T0IF :1;
[; ;pic18f4520.h: 6605: unsigned :1;
[; ;pic18f4520.h: 6606: unsigned INT0E :1;
[; ;pic18f4520.h: 6607: unsigned T0IE :1;
[; ;pic18f4520.h: 6608: unsigned PEIE :1;
[; ;pic18f4520.h: 6609: unsigned GIE :1;
[; ;pic18f4520.h: 6610: };
[; ;pic18f4520.h: 6611: struct {
[; ;pic18f4520.h: 6612: unsigned :6;
[; ;pic18f4520.h: 6613: unsigned GIEL :1;
[; ;pic18f4520.h: 6614: unsigned GIEH :1;
[; ;pic18f4520.h: 6615: };
[; ;pic18f4520.h: 6616: } INTCONbits_t;
[; ;pic18f4520.h: 6617: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4520.h: 6701: extern volatile unsigned short PROD @ 0xFF3;
"6703
[; ;pic18f4520.h: 6703: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4520.h: 6707: extern volatile unsigned char PRODL @ 0xFF3;
"6709
[; ;pic18f4520.h: 6709: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4520.h: 6713: extern volatile unsigned char PRODH @ 0xFF4;
"6715
[; ;pic18f4520.h: 6715: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4520.h: 6719: extern volatile unsigned char TABLAT @ 0xFF5;
"6721
[; ;pic18f4520.h: 6721: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4520.h: 6726: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6729
[; ;pic18f4520.h: 6729: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4520.h: 6733: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6735
[; ;pic18f4520.h: 6735: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4520.h: 6739: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6741
[; ;pic18f4520.h: 6741: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4520.h: 6745: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6747
[; ;pic18f4520.h: 6747: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4520.h: 6752: extern volatile unsigned short long PCLAT @ 0xFF9;
"6755
[; ;pic18f4520.h: 6755: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4520.h: 6759: extern volatile unsigned short long PC @ 0xFF9;
"6762
[; ;pic18f4520.h: 6762: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4520.h: 6766: extern volatile unsigned char PCL @ 0xFF9;
"6768
[; ;pic18f4520.h: 6768: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4520.h: 6772: extern volatile unsigned char PCLATH @ 0xFFA;
"6774
[; ;pic18f4520.h: 6774: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4520.h: 6778: extern volatile unsigned char PCLATU @ 0xFFB;
"6780
[; ;pic18f4520.h: 6780: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4520.h: 6784: extern volatile unsigned char STKPTR @ 0xFFC;
"6786
[; ;pic18f4520.h: 6786: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4520.h: 6789: typedef union {
[; ;pic18f4520.h: 6790: struct {
[; ;pic18f4520.h: 6791: unsigned STKPTR :5;
[; ;pic18f4520.h: 6792: unsigned :1;
[; ;pic18f4520.h: 6793: unsigned STKUNF :1;
[; ;pic18f4520.h: 6794: unsigned STKFUL :1;
[; ;pic18f4520.h: 6795: };
[; ;pic18f4520.h: 6796: struct {
[; ;pic18f4520.h: 6797: unsigned SP0 :1;
[; ;pic18f4520.h: 6798: unsigned SP1 :1;
[; ;pic18f4520.h: 6799: unsigned SP2 :1;
[; ;pic18f4520.h: 6800: unsigned SP3 :1;
[; ;pic18f4520.h: 6801: unsigned SP4 :1;
[; ;pic18f4520.h: 6802: unsigned :2;
[; ;pic18f4520.h: 6803: unsigned STKOVF :1;
[; ;pic18f4520.h: 6804: };
[; ;pic18f4520.h: 6805: } STKPTRbits_t;
[; ;pic18f4520.h: 6806: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4520.h: 6856: extern volatile unsigned short long TOS @ 0xFFD;
"6859
[; ;pic18f4520.h: 6859: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4520.h: 6863: extern volatile unsigned char TOSL @ 0xFFD;
"6865
[; ;pic18f4520.h: 6865: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4520.h: 6869: extern volatile unsigned char TOSH @ 0xFFE;
"6871
[; ;pic18f4520.h: 6871: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4520.h: 6875: extern volatile unsigned char TOSU @ 0xFFF;
"6877
[; ;pic18f4520.h: 6877: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4520.h: 6887: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4520.h: 6889: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4520.h: 6891: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4520.h: 6893: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4520.h: 6895: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4520.h: 6897: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4520.h: 6899: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4520.h: 6901: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4520.h: 6903: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4520.h: 6905: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4520.h: 6907: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4520.h: 6909: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4520.h: 6911: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4520.h: 6913: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4520.h: 6915: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4520.h: 6917: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4520.h: 6919: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4520.h: 6921: extern volatile __bit ADMSK1 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4520.h: 6923: extern volatile __bit ADMSK2 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4520.h: 6925: extern volatile __bit ADMSK3 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4520.h: 6927: extern volatile __bit ADMSK4 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4520.h: 6929: extern volatile __bit ADMSK5 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4520.h: 6931: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4520.h: 6933: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4520.h: 6935: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4520.h: 6937: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4520.h: 6939: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4520.h: 6941: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4520.h: 6943: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4520.h: 6945: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4520.h: 6947: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 6949: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 6951: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 6953: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 6955: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4520.h: 6957: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4520.h: 6959: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4520.h: 6961: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4520.h: 6963: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4520.h: 6965: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4520.h: 6967: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4520.h: 6969: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4520.h: 6971: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4520.h: 6973: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4520.h: 6975: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4520.h: 6977: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4520.h: 6979: extern volatile __bit __attribute__((__deprecated__)) C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4520.h: 6981: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4520.h: 6983: extern volatile __bit __attribute__((__deprecated__)) C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4520.h: 6985: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4520.h: 6987: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4520.h: 6989: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 6991: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4520.h: 6993: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4520.h: 6995: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4520.h: 6997: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4520.h: 6999: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4520.h: 7001: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4520.h: 7003: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4520.h: 7005: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4520.h: 7007: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4520.h: 7009: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4520.h: 7011: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4520.h: 7013: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4520.h: 7015: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4520.h: 7017: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4520.h: 7019: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4520.h: 7021: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4520.h: 7023: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4520.h: 7025: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4520.h: 7027: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4520.h: 7029: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 7031: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4520.h: 7033: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4520.h: 7035: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4520.h: 7037: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4520.h: 7039: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4520.h: 7041: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4520.h: 7043: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4520.h: 7045: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4520.h: 7047: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4520.h: 7049: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4520.h: 7051: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4520.h: 7053: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4520.h: 7055: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4520.h: 7057: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4520.h: 7059: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4520.h: 7061: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4520.h: 7063: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4520.h: 7065: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4520.h: 7067: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4520.h: 7069: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4520.h: 7071: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4520.h: 7073: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4520.h: 7075: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 7077: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4520.h: 7079: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4520.h: 7081: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4520.h: 7083: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4520.h: 7085: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4520.h: 7087: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4520.h: 7089: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4520.h: 7091: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4520.h: 7093: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4520.h: 7095: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4520.h: 7097: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4520.h: 7099: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4520.h: 7101: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7103: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4520.h: 7105: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4520.h: 7107: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4520.h: 7109: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4520.h: 7111: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4520.h: 7113: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7115: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4520.h: 7117: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7119: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7121: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7123: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4520.h: 7125: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4520.h: 7127: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4520.h: 7129: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4520.h: 7131: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4520.h: 7133: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4520.h: 7135: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4520.h: 7137: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4520.h: 7139: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4520.h: 7141: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4520.h: 7143: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4520.h: 7145: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4520.h: 7147: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4520.h: 7149: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4520.h: 7151: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4520.h: 7153: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4520.h: 7155: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4520.h: 7157: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4520.h: 7159: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4520.h: 7161: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7163: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7165: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7167: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7169: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7171: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4520.h: 7173: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4520.h: 7175: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4520.h: 7177: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7179: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4520.h: 7181: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4520.h: 7183: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4520.h: 7185: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4520.h: 7187: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4520.h: 7189: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f4520.h: 7191: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f4520.h: 7193: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4520.h: 7195: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4520.h: 7197: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4520.h: 7199: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4520.h: 7201: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4520.h: 7203: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4520.h: 7205: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4520.h: 7207: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4520.h: 7209: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4520.h: 7211: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4520.h: 7213: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4520.h: 7215: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4520.h: 7217: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4520.h: 7219: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4520.h: 7221: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4520.h: 7223: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4520.h: 7225: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4520.h: 7227: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4520.h: 7229: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4520.h: 7231: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4520.h: 7233: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4520.h: 7235: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4520.h: 7237: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4520.h: 7239: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4520.h: 7241: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4520.h: 7243: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4520.h: 7245: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4520.h: 7247: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4520.h: 7249: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4520.h: 7251: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4520.h: 7253: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4520.h: 7255: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4520.h: 7257: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4520.h: 7259: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4520.h: 7261: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4520.h: 7263: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4520.h: 7265: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4520.h: 7267: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4520.h: 7269: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4520.h: 7271: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4520.h: 7273: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4520.h: 7275: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4520.h: 7277: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4520.h: 7279: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4520.h: 7281: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4520.h: 7283: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4520.h: 7285: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4520.h: 7287: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4520.h: 7289: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4520.h: 7291: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4520.h: 7293: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4520.h: 7295: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4520.h: 7297: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4520.h: 7299: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4520.h: 7301: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4520.h: 7303: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4520.h: 7305: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4520.h: 7307: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4520.h: 7309: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4520.h: 7311: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4520.h: 7313: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4520.h: 7315: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4520.h: 7317: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4520.h: 7319: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4520.h: 7321: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4520.h: 7323: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4520.h: 7325: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4520.h: 7327: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4520.h: 7329: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4520.h: 7331: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4520.h: 7333: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4520.h: 7335: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4520.h: 7337: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4520.h: 7339: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4520.h: 7341: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4520.h: 7343: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4520.h: 7345: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4520.h: 7347: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4520.h: 7349: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4520.h: 7351: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4520.h: 7353: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4520.h: 7355: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4520.h: 7357: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4520.h: 7359: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4520.h: 7361: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4520.h: 7363: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4520.h: 7365: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4520.h: 7367: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4520.h: 7369: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4520.h: 7371: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4520.h: 7373: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4520.h: 7375: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4520.h: 7377: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4520.h: 7379: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4520.h: 7381: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4520.h: 7383: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4520.h: 7385: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4520.h: 7387: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4520.h: 7389: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4520.h: 7391: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4520.h: 7393: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4520.h: 7395: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4520.h: 7397: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4520.h: 7399: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4520.h: 7401: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4520.h: 7403: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4520.h: 7405: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4520.h: 7407: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4520.h: 7409: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7411: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4520.h: 7413: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4520.h: 7415: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4520.h: 7417: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4520.h: 7419: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4520.h: 7421: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4520.h: 7423: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4520.h: 7425: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4520.h: 7427: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4520.h: 7429: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 7431: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4520.h: 7433: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7435: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7437: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4520.h: 7439: extern volatile __bit NOT_CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 7441: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7443: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 7445: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4520.h: 7447: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4520.h: 7449: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4520.h: 7451: extern volatile __bit NOT_RD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 7453: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4520.h: 7455: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7457: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4520.h: 7459: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4520.h: 7461: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4520.h: 7463: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7465: extern volatile __bit NOT_WR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 7467: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7469: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f4520.h: 7471: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4520.h: 7473: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4520.h: 7475: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4520.h: 7477: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4520.h: 7479: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4520.h: 7481: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4520.h: 7483: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4520.h: 7485: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4520.h: 7487: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4520.h: 7489: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4520.h: 7491: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4520.h: 7493: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4520.h: 7495: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4520.h: 7497: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4520.h: 7499: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4520.h: 7501: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4520.h: 7503: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4520.h: 7505: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 7507: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 7509: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 7511: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4520.h: 7513: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4520.h: 7515: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4520.h: 7517: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4520.h: 7519: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4520.h: 7521: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 7523: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f4520.h: 7525: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f4520.h: 7527: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f4520.h: 7529: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f4520.h: 7531: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f4520.h: 7533: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f4520.h: 7535: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f4520.h: 7537: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4520.h: 7539: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4520.h: 7541: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4520.h: 7543: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4520.h: 7545: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4520.h: 7547: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4520.h: 7549: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f4520.h: 7551: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4520.h: 7553: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f4520.h: 7555: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4520.h: 7557: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4520.h: 7559: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4520.h: 7561: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4520.h: 7563: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4520.h: 7565: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4520.h: 7567: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4520.h: 7569: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4520.h: 7571: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4520.h: 7573: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4520.h: 7575: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4520.h: 7577: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4520.h: 7579: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f4520.h: 7581: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4520.h: 7583: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4520.h: 7585: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4520.h: 7587: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4520.h: 7589: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4520.h: 7591: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4520.h: 7593: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4520.h: 7595: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4520.h: 7597: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4520.h: 7599: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7601: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4520.h: 7603: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4520.h: 7605: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4520.h: 7607: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4520.h: 7609: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4520.h: 7611: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4520.h: 7613: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4520.h: 7615: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4520.h: 7617: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4520.h: 7619: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4520.h: 7621: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4520.h: 7623: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4520.h: 7625: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4520.h: 7627: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4520.h: 7629: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4520.h: 7631: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4520.h: 7633: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4520.h: 7635: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4520.h: 7637: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4520.h: 7639: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4520.h: 7641: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4520.h: 7643: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4520.h: 7645: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4520.h: 7647: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4520.h: 7649: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4520.h: 7651: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4520.h: 7653: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4520.h: 7655: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4520.h: 7657: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4520.h: 7659: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4520.h: 7661: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4520.h: 7663: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4520.h: 7665: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4520.h: 7667: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4520.h: 7669: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4520.h: 7671: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4520.h: 7673: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4520.h: 7675: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4520.h: 7677: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4520.h: 7679: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4520.h: 7681: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4520.h: 7683: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4520.h: 7685: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4520.h: 7687: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4520.h: 7689: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 7691: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 7693: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 7695: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 7697: extern volatile __bit __attribute__((__deprecated__)) RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 7699: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4520.h: 7701: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4520.h: 7703: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4520.h: 7705: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7707: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4520.h: 7709: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4520.h: 7711: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4520.h: 7713: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4520.h: 7715: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4520.h: 7717: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7719: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7721: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7723: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4520.h: 7725: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4520.h: 7727: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4520.h: 7729: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4520.h: 7731: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4520.h: 7733: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4520.h: 7735: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4520.h: 7737: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4520.h: 7739: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4520.h: 7741: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4520.h: 7743: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4520.h: 7745: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4520.h: 7747: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4520.h: 7749: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4520.h: 7751: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4520.h: 7753: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4520.h: 7755: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4520.h: 7757: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4520.h: 7759: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4520.h: 7761: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4520.h: 7763: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4520.h: 7765: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4520.h: 7767: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4520.h: 7769: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7771: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4520.h: 7773: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4520.h: 7775: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4520.h: 7777: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4520.h: 7779: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4520.h: 7781: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4520.h: 7783: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4520.h: 7785: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4520.h: 7787: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4520.h: 7789: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4520.h: 7791: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4520.h: 7793: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4520.h: 7795: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4520.h: 7797: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4520.h: 7799: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4520.h: 7801: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4520.h: 7803: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4520.h: 7805: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4520.h: 7807: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4520.h: 7809: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4520.h: 7811: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4520.h: 7813: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4520.h: 7815: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4520.h: 7817: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4520.h: 7819: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4520.h: 7821: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4520.h: 7823: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4520.h: 7825: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4520.h: 7827: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4520.h: 7829: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4520.h: 7831: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4520.h: 7833: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4520.h: 7835: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4520.h: 7837: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4520.h: 7839: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4520.h: 7841: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4520.h: 7843: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4520.h: 7845: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4520.h: 7847: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4520.h: 7849: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4520.h: 7851: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4520.h: 7853: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4520.h: 7855: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4520.h: 7857: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4520.h: 7859: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4520.h: 7861: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4520.h: 7863: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4520.h: 7865: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4520.h: 7867: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4520.h: 7869: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4520.h: 7871: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4520.h: 7873: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4520.h: 7875: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4520.h: 7877: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4520.h: 7879: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4520.h: 7881: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4520.h: 7883: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4520.h: 7885: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4520.h: 7887: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4520.h: 7889: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4520.h: 7891: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4520.h: 7893: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4520.h: 7895: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4520.h: 7897: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4520.h: 7899: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4520.h: 7901: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4520.h: 7903: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4520.h: 7905: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4520.h: 7907: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4520.h: 7909: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4520.h: 7911: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4520.h: 7913: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4520.h: 7915: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4520.h: 7917: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4520.h: 7919: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4520.h: 7921: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4520.h: 7923: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4520.h: 7925: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4520.h: 7927: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4520.h: 7929: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4520.h: 7931: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4520.h: 7933: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4520.h: 7935: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f4520.h: 7937: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4520.h: 7939: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4520.h: 7941: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4520.h: 7943: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4520.h: 7945: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4520.h: 7947: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4520.h: 7949: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4520.h: 7951: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4520.h: 7953: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4520.h: 7955: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4520.h: 7957: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4520.h: 7959: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f4520.h: 7961: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f4520.h: 7963: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f4520.h: 7965: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4520.h: 7967: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4520.h: 7969: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4520.h: 7971: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4520.h: 7973: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4520.h: 7975: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4520.h: 7977: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4520.h: 7979: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4520.h: 7981: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4520.h: 7983: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4520.h: 7985: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4520.h: 7987: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4520.h: 7989: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4520.h: 7991: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4520.h: 7993: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4520.h: 7995: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4520.h: 7997: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4520.h: 7999: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4520.h: 8001: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4520.h: 8003: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4520.h: 8005: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4520.h: 8007: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4520.h: 8009: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4520.h: 8011: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4520.h: 8013: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4520.h: 8015: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4520.h: 8017: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4520.h: 8019: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4520.h: 8021: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4520.h: 8023: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4520.h: 8025: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4520.h: 8027: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4520.h: 8029: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4520.h: 8031: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4520.h: 8033: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4520.h: 8035: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4520.h: 8037: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4520.h: 8039: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4520.h: 8041: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4520.h: 8043: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4520.h: 8045: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4520.h: 8047: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4520.h: 8049: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4520.h: 8051: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 8053: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4520.h: 8055: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4520.h: 8057: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4520.h: 8059: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4520.h: 8061: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4520.h: 8063: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4520.h: 8065: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4520.h: 8067: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4520.h: 8069: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4520.h: 8071: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 8073: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4520.h: 8075: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4520.h: 8077: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4520.h: 8079: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4520.h: 8081: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 8083: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 8085: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4520.h: 8087: extern volatile __bit nCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 8089: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 8091: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 8093: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4520.h: 8095: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4520.h: 8097: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4520.h: 8099: extern volatile __bit nRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 8101: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4520.h: 8103: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 8105: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4520.h: 8107: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4520.h: 8109: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4520.h: 8111: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 8113: extern volatile __bit nWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 8115: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 34: extern char * strcat(char *, const char *);
[; ;string.h: 35: extern char * strcpy(char *, const char *);
[; ;string.h: 36: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 37: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 38: extern char * strdup(const char *);
[; ;string.h: 39: extern char * strtok(char *, const char *);
[; ;string.h: 42: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 43: extern int strcmp(const char *, const char *);
[; ;string.h: 44: extern int stricmp(const char *, const char *);
[; ;string.h: 45: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 46: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 47: extern void * memchr(const void *, int, size_t);
[; ;string.h: 48: extern size_t strcspn(const char *, const char *);
[; ;string.h: 49: extern char * strpbrk(const char *, const char *);
[; ;string.h: 50: extern size_t strspn(const char *, const char *);
[; ;string.h: 51: extern char * strstr(const char *, const char *);
[; ;string.h: 52: extern char * stristr(const char *, const char *);
[; ;string.h: 53: extern char * strerror(int);
[; ;string.h: 54: extern size_t strlen(const char *);
[; ;string.h: 55: extern char * strchr(const char *, int);
[; ;string.h: 56: extern char * strichr(const char *, int);
[; ;string.h: 57: extern char * strrchr(const char *, int);
[; ;string.h: 58: extern char * strrichr(const char *, int);
[; ;assert.h: 18: extern void _fassert(int, const char *, const char *);
[; ;assert.h: 25: extern void __builtin_software_breakpoint(void);
[; ;math.h: 30: extern double fabs(double);
[; ;math.h: 31: extern double floor(double);
[; ;math.h: 32: extern double ceil(double);
[; ;math.h: 33: extern double modf(double, double *);
[; ;math.h: 34: extern double sqrt(double);
[; ;math.h: 35: extern double atof(const char *);
[; ;math.h: 36: extern double sin(double) ;
[; ;math.h: 37: extern double cos(double) ;
[; ;math.h: 38: extern double tan(double) ;
[; ;math.h: 39: extern double asin(double) ;
[; ;math.h: 40: extern double acos(double) ;
[; ;math.h: 41: extern double atan(double);
[; ;math.h: 42: extern double atan2(double, double) ;
[; ;math.h: 43: extern double log(double);
[; ;math.h: 44: extern double log10(double);
[; ;math.h: 45: extern double pow(double, double) ;
[; ;math.h: 46: extern double exp(double) ;
[; ;math.h: 47: extern double sinh(double) ;
[; ;math.h: 48: extern double cosh(double) ;
[; ;math.h: 49: extern double tanh(double);
[; ;math.h: 50: extern double eval_poly(double, const double *, int);
[; ;math.h: 51: extern double frexp(double, int *);
[; ;math.h: 52: extern double ldexp(double, int);
[; ;math.h: 53: extern double fmod(double, double);
[; ;math.h: 54: extern double trunc(double);
[; ;math.h: 55: extern double round(double);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;serial_com.h: 23: char* reply_message_serial_com(int oper, int* data);
[; ;usart.h: 197: union USART
[; ;usart.h: 198: {
[; ;usart.h: 199: unsigned char val;
[; ;usart.h: 200: struct
[; ;usart.h: 201: {
[; ;usart.h: 202: unsigned RX_NINE:1;
[; ;usart.h: 203: unsigned TX_NINE:1;
[; ;usart.h: 204: unsigned FRAME_ERROR:1;
[; ;usart.h: 205: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 206: unsigned fill:4;
[; ;usart.h: 207: };
[; ;usart.h: 208: };
[; ;usart.h: 209: extern union USART USART_Status;
[; ;usart.h: 210: void OpenUSART ( unsigned char config, unsigned spbrg);
[; ;usart.h: 225: char ReadUSART (void);
[; ;usart.h: 226: void WriteUSART ( char data);
[; ;usart.h: 227: void getsUSART ( char *buffer, unsigned char len);
[; ;usart.h: 228: void putsUSART ( char *data);
[; ;usart.h: 229: void putrsUSART ( const  char *data);
[; ;i2c.h: 150: void OpenI2C( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 152: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 154: signed char putsI2C( unsigned char *wrptr );
[; ;i2c.h: 156: unsigned char ReadI2C( void );
[; ;i2c.h: 269: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 271: signed char getsI2C( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 278: signed char EEAckPolling( unsigned char control );
[; ;i2c.h: 280: signed char EEByteWrite( unsigned char control,
[; ;i2c.h: 281: unsigned char address,
[; ;i2c.h: 282: unsigned char data );
[; ;i2c.h: 284: signed int EECurrentAddRead( unsigned char control );
[; ;i2c.h: 286: signed char EEPageWrite( unsigned char control,
[; ;i2c.h: 287: unsigned char address,
[; ;i2c.h: 288: unsigned char *wrptr );
[; ;i2c.h: 290: signed int EERandomRead( unsigned char control, unsigned char address );
[; ;i2c.h: 292: signed char EESequentialRead( unsigned char control,
[; ;i2c.h: 293: unsigned char address,
[; ;i2c.h: 294: unsigned char *rdptr,
[; ;i2c.h: 295: unsigned char length );
[; ;adc.h: 288: union ADCResult
[; ;adc.h: 289: {
[; ;adc.h: 290: int lr;
[; ;adc.h: 291: char br[2];
[; ;adc.h: 292: };
[; ;adc.h: 294: char BusyADC (void);
[; ;adc.h: 296: void ConvertADC (void);
[; ;adc.h: 298: void CloseADC(void);
[; ;adc.h: 300: int ReadADC(void);
[; ;adc.h: 309: void OpenADC ( unsigned char ,
[; ;adc.h: 310: unsigned char ,
[; ;adc.h: 311: unsigned char );
[; ;adc.h: 316: void SetChanADC(unsigned char );
"85 main.c
[v _PMON `Vi ~T0 @X0 1 e ]
[i _PMON
-> 3 `i
]
[v _TSOM `Vi ~T0 @X0 1 e ]
[i _TSOM
-> 2 `i
]
[v _TINA `Vi ~T0 @X0 1 e ]
[i _TINA
-> 10 `i
]
[v _ALAT `Vi ~T0 @X0 1 e ]
[i _ALAT
-> 30 `i
]
[v _ALAL `Vi ~T0 @X0 1 e ]
[i _ALAL
-> 4 `i
]
[v _ALAF `Vi ~T0 @X0 1 e ]
[i _ALAF
-> 0 `i
]
[; ;main.c: 85: volatile int PMON = 3, TSOM = 2, TINA = 10, ALAT = 30, ALAL = 4, ALAF = 0;
"87
[v _countClock `Vi ~T0 @X0 1 e ]
[i _countClock
-> 40 `i
]
[v _countMonitor `Vi ~T0 @X0 1 e ]
[i _countMonitor
-> 2 `i
]
[v _countTINA `Vi ~T0 @X0 1 e ]
[i _countTINA
-> 0 `i
]
[v _countSaveTime `Vi ~T0 @X0 1 e ]
[i _countSaveTime
-> 0 `i
]
[; ;main.c: 87: volatile int countClock=40, countMonitor=2, countTINA = 0, countSaveTime=0;
"88
[v _countAlarmTemperature `Vi ~T0 @X0 1 e ]
[i _countAlarmTemperature
-U -> 1 `i
]
[v _countAlarmLuminosity `Vi ~T0 @X0 1 e ]
[i _countAlarmLuminosity
-U -> 1 `i
]
[; ;main.c: 88: volatile int countAlarmTemperature=-1, countAlarmLuminosity=-1;
"90
[v _hours `Vi ~T0 @X0 1 e ]
[i _hours
-> 2 `i
]
[v _minutes `Vi ~T0 @X0 1 e ]
[i _minutes
-> 30 `i
]
[v _seconds `Vi ~T0 @X0 1 e ]
[i _seconds
-> 40 `i
]
[; ;main.c: 90: volatile int hours = 2, minutes = 30, seconds = 40;
"91
[v _displayHours `Vi ~T0 @X0 1 e ]
[v _displayMinutes `Vi ~T0 @X0 1 e ]
[v _displaySeconds `Vi ~T0 @X0 1 e ]
[; ;main.c: 91: volatile int displayHours, displayMinutes, displaySeconds;
"93
[v _temperature `Vi ~T0 @X0 1 e ]
[i _temperature
-> 0 `i
]
[v _luminosity `Vi ~T0 @X0 1 e ]
[i _luminosity
-> 0 `i
]
[; ;main.c: 93: volatile int temperature = 0, luminosity = 0;
"94
[v _maxTemperature `Vi ~T0 @X0 1 e ]
[i _maxTemperature
-U -> 1 `i
]
[v _maxLuminosity `Vi ~T0 @X0 1 e ]
[i _maxLuminosity
-U -> 1 `i
]
[; ;main.c: 94: volatile int maxTemperature = -1, maxLuminosity = -1;
"95
[v _minTemperature `Vi ~T0 @X0 1 e ]
[i _minTemperature
-> 100 `i
]
[v _minLuminosity `Vi ~T0 @X0 1 e ]
[i _minLuminosity
-> 10 `i
]
[; ;main.c: 95: volatile int minTemperature = 100, minLuminosity = 10;
"96
[v _displayTemperature `Vi ~T0 @X0 1 e ]
[v _displayLuminosity `Vi ~T0 @X0 1 e ]
[; ;main.c: 96: volatile int displayTemperature, displayLuminosity;
"98
[v _iALTON `Vi ~T0 @X0 1 e ]
[i _iALTON
-> 0 `i
]
[v _wALTON `Vi ~T0 @X0 1 e ]
[i _wALTON
-> 0 `i
]
[v _iALLON `Vi ~T0 @X0 1 e ]
[i _iALLON
-> 0 `i
]
[v _wALLON `Vi ~T0 @X0 1 e ]
[i _wALLON
-> 0 `i
]
[; ;main.c: 98: volatile int iALTON = 0, wALTON=0, iALLON = 0, wALLON=0;
"100
[v _updateDisplay `Vi ~T0 @X0 1 e ]
[i _updateDisplay
-> 0 `i
]
[; ;main.c: 100: volatile int updateDisplay = 0;
"102
[v _Addrhi `Vuc ~T0 @X0 1 e ]
[i _Addrhi
-> -> 0 `i `uc
]
[v _Addrlo `Vuc ~T0 @X0 1 e ]
[; ;main.c: 102: volatile unsigned char Addrhi = 0, Addrlo;
"103
[v _updateExternalEEPROM `Vi ~T0 @X0 -> 4 `i e ]
[; ;main.c: 103: volatile int updateExternalEEPROM[4];
[v F3465 `Vuc ~T0 @X0 -> 5 `i t ]
"104
[v _dataInEEEPROM `F3465 ~T0 @X0 -> 4 `i e ]
[; ;main.c: 104: volatile unsigned char dataInEEEPROM[4][5];
"106
[v _updateIEEPROM `Vi ~T0 @X0 1 e ]
[i _updateIEEPROM
-> 0 `i
]
[; ;main.c: 106: volatile int updateIEEPROM=0;
"108
[v _goToSleep `Vi ~T0 @X0 1 e ]
[i _goToSleep
-> 0 `i
]
[; ;main.c: 108: volatile int goToSleep=0;
"110
[v _mode `Vi ~T0 @X0 1 e ]
[i _mode
-> 0 `i
]
[v _pressedMode `Vi ~T0 @X0 1 e ]
[i _pressedMode
-> 0 `i
]
[; ;main.c: 110: volatile int mode = 0, pressedMode=0;
"112
[v _status `Vi ~T0 @X0 1 e ]
[i _status
-U -> 1 `i
]
[; ;main.c: 112: volatile int status = -1;
"123
[v _Delay1KTCYx `(v ~T0 @X0 1 ef1`ul ]
"124
{
[; ;main.c: 123: void Delay1KTCYx( unsigned long n )
[; ;main.c: 124: {
[e :U _Delay1KTCYx ]
"123
[v _n `ul ~T0 @X0 1 r1 ]
"124
[f ]
[; ;main.c: 126: while(n--*1000);
"126
[e $U 285  ]
[e :U 286 ]
[e :U 285 ]
[e $ != * -- _n -> -> -> 1 `i `l `ul -> -> -> 1000 `i `l `ul -> -> 0 `i `ul 286  ]
[e :U 287 ]
[; ;main.c: 127: }
"127
[e :UE 284 ]
}
"129
[v _DelayFor18TCY `(v ~T0 @X0 1 ef ]
"130
{
[; ;main.c: 129: void DelayFor18TCY( void )
[; ;main.c: 130: {
[e :U _DelayFor18TCY ]
[f ]
[; ;main.c: 131: __nop();
"131
[e ( ___nop ..  ]
[; ;main.c: 132: __nop();
"132
[e ( ___nop ..  ]
[; ;main.c: 133: __nop();
"133
[e ( ___nop ..  ]
[; ;main.c: 134: __nop();
"134
[e ( ___nop ..  ]
[; ;main.c: 135: __nop();
"135
[e ( ___nop ..  ]
[; ;main.c: 136: __nop();
"136
[e ( ___nop ..  ]
[; ;main.c: 137: __nop();
"137
[e ( ___nop ..  ]
[; ;main.c: 138: __nop();
"138
[e ( ___nop ..  ]
[; ;main.c: 139: __nop();
"139
[e ( ___nop ..  ]
[; ;main.c: 140: __nop();
"140
[e ( ___nop ..  ]
[; ;main.c: 141: __nop();
"141
[e ( ___nop ..  ]
[; ;main.c: 142: __nop();
"142
[e ( ___nop ..  ]
[; ;main.c: 143: }
"143
[e :UE 288 ]
}
"145
[v _DelayExternalEEPROM `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 145: void DelayExternalEEPROM(){
[e :U _DelayExternalEEPROM ]
[f ]
"146
[v _i `i ~T0 @X0 1 a ]
[; ;main.c: 146: int i;
[; ;main.c: 147: for(i=0;i<1000;i++){
"147
{
[e = _i -> 0 `i ]
[e $ < _i -> 1000 `i 290  ]
[e $U 291  ]
[e :U 290 ]
{
[; ;main.c: 148: DelayFor18TCY();
"148
[e ( _DelayFor18TCY ..  ]
"149
}
"147
[e ++ _i -> 1 `i ]
[e $ < _i -> 1000 `i 290  ]
[e :U 291 ]
"149
}
[; ;main.c: 149: }
[; ;main.c: 150: }
"150
[e :UE 289 ]
}
"152
[v _DelayPORXLCD `(v ~T0 @X0 1 ef ]
"153
{
[; ;main.c: 152: void DelayPORXLCD( void )
[; ;main.c: 153: {
[e :U _DelayPORXLCD ]
[f ]
[; ;main.c: 154: Delay1KTCYx(60);
"154
[e ( _Delay1KTCYx (1 -> -> -> 60 `i `l `ul ]
[; ;main.c: 155: return;
"155
[e $UE 293  ]
[; ;main.c: 156: }
"156
[e :UE 293 ]
}
"158
[v _DelayXLCD `(v ~T0 @X0 1 ef ]
"159
{
[; ;main.c: 158: void DelayXLCD( void )
[; ;main.c: 159: {
[e :U _DelayXLCD ]
[f ]
[; ;main.c: 160: Delay1KTCYx(20);
"160
[e ( _Delay1KTCYx (1 -> -> -> 20 `i `l `ul ]
[; ;main.c: 161: return;
"161
[e $UE 294  ]
[; ;main.c: 162: }
"162
[e :UE 294 ]
}
"164
[v _Delay10TCYx `(v ~T0 @X0 1 ef1`ul ]
"165
{
[; ;main.c: 164: void Delay10TCYx( unsigned long n )
[; ;main.c: 165: {
[e :U _Delay10TCYx ]
"164
[v _n `ul ~T0 @X0 1 r1 ]
"165
[f ]
[; ;main.c: 166: while(n--) _delay(10);
"166
[e $U 296  ]
[e :U 297 ]
[e ( __delay (1 -> -> -> 10 `i `l `ul ]
[e :U 296 ]
[e $ != -- _n -> -> -> 1 `i `l `ul -> -> 0 `i `ul 297  ]
[e :U 298 ]
[; ;main.c: 167: }
"167
[e :UE 295 ]
}
[; ;main.c: 172: void displayInterface(int mode, int status);
[; ;main.c: 173: void OnBuffer();
[; ;main.c: 174: void OffBuffer();
[; ;main.c: 175: int getLuminosity ();
[; ;main.c: 176: unsigned char getTemperature ();
[; ;main.c: 177: void writeEEEPROM(unsigned char, unsigned char, unsigned char);
[; ;main.c: 178: unsigned char readEEEPROM(unsigned char, unsigned char);
[; ;main.c: 179: void writeIEEPROM(unsigned char , unsigned char);
[; ;main.c: 180: unsigned char readIEEPROM(unsigned char);
[; ;main.c: 183: void timer1_isr ();
[; ;main.c: 184: void rb0_isr();
[; ;main.c: 185: void ra4_isr();
[; ;main.c: 186: void serial_com_isr();
[; ;main.c: 188: void interrupt ISR (void);
[; ;main.c: 190: void global_init();
[; ;main.c: 191: void LCD_init();
[; ;main.c: 192: void RBO_init();
[; ;main.c: 193: void buzzer_init();
[; ;main.c: 194: void timer0_init();
[; ;main.c: 195: void timer1_init ();
[; ;main.c: 196: void TC74_init();
[; ;main.c: 197: void ADC_init();
[; ;main.c: 199: void timer0_reset();
"203
[v _displayInterface `(v ~T0 @X0 1 ef2`i`i ]
{
[; ;main.c: 203: void displayInterface(int mode, int status){
[e :U _displayInterface ]
[v _mode `i ~T0 @X0 1 r1 ]
[v _status `i ~T0 @X0 1 r2 ]
[f ]
"206
[v _tmp `uc ~T0 @X0 -> 3 `i a ]
[; ;main.c: 206: char tmp[3];
[; ;main.c: 210: while(BusyXLCD());
"210
[e $U 300  ]
[e :U 301 ]
[e :U 300 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 301  ]
[e :U 302 ]
[; ;main.c: 211: WriteCmdXLCD(0b00001011);
"211
[e ( _WriteCmdXLCD (1 -> -> 11 `i `uc ]
[; ;main.c: 214: if(mode==0){
"214
[e $ ! == _mode -> 0 `i 303  ]
{
[; ;main.c: 215: displayHours=hours;
"215
[e = _displayHours _hours ]
[; ;main.c: 216: displayMinutes=minutes;
"216
[e = _displayMinutes _minutes ]
[; ;main.c: 217: displaySeconds=seconds;
"217
[e = _displaySeconds _seconds ]
[; ;main.c: 218: displayTemperature=temperature;
"218
[e = _displayTemperature _temperature ]
[; ;main.c: 219: displayLuminosity=luminosity;
"219
[e = _displayLuminosity _luminosity ]
[; ;main.c: 221: while(BusyXLCD());
"221
[e $U 304  ]
[e :U 305 ]
[e :U 304 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 305  ]
[e :U 306 ]
[; ;main.c: 222: WriteCmdXLCD(0b00001101);
"222
[e ( _WriteCmdXLCD (1 -> -> 13 `i `uc ]
"223
}
[; ;main.c: 223: }
[e $U 307  ]
"224
[e :U 303 ]
[; ;main.c: 224: else{
{
[; ;main.c: 225: while(BusyXLCD());
"225
[e $U 308  ]
[e :U 309 ]
[e :U 308 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 309  ]
[e :U 310 ]
[; ;main.c: 226: WriteCmdXLCD(0b00001111);
"226
[e ( _WriteCmdXLCD (1 -> -> 15 `i `uc ]
"227
}
[e :U 307 ]
[; ;main.c: 227: }
[; ;main.c: 230: while(BusyXLCD());
"230
[e $U 311  ]
[e :U 312 ]
[e :U 311 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 312  ]
[e :U 313 ]
[; ;main.c: 231: SetDDRamAddr(0x01);
"231
[e ( _SetDDRamAddr (1 -> -> 1 `i `uc ]
[; ;main.c: 232: tmp[0] = "\0";
"232
[e = *U + &U _tmp * -> -> -> 0 `i `ui `ux -> -> # *U &U _tmp `ui `ux -> :s 1C `uc ]
[; ;main.c: 233: if(displayHours<10){sprintf(tmp,"0%d",displayHours);}
"233
[e $ ! < _displayHours -> 10 `i 314  ]
{
[e ( _sprintf (1 , (. , &U _tmp :s 2C _displayHours ]
}
[e $U 315  ]
"234
[e :U 314 ]
[; ;main.c: 234: else{sprintf(tmp,"%d",displayHours);}
{
[e ( _sprintf (1 , (. , &U _tmp :s 3C _displayHours ]
}
[e :U 315 ]
[; ;main.c: 235: putsXLCD(tmp);
"235
[e ( _putsXLCD (1 &U _tmp ]
[; ;main.c: 237: while(BusyXLCD());
"237
[e $U 316  ]
[e :U 317 ]
[e :U 316 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 317  ]
[e :U 318 ]
[; ;main.c: 238: SetDDRamAddr(0x03);
"238
[e ( _SetDDRamAddr (1 -> -> 3 `i `uc ]
[; ;main.c: 239: putrsXLCD(":");
"239
[e ( _putrsXLCD (1 :s 4C ]
[; ;main.c: 241: while(BusyXLCD());
"241
[e $U 319  ]
[e :U 320 ]
[e :U 319 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 320  ]
[e :U 321 ]
[; ;main.c: 242: SetDDRamAddr(0x04);
"242
[e ( _SetDDRamAddr (1 -> -> 4 `i `uc ]
[; ;main.c: 243: tmp[0] = "\0";
"243
[e = *U + &U _tmp * -> -> -> 0 `i `ui `ux -> -> # *U &U _tmp `ui `ux -> :s 5C `uc ]
[; ;main.c: 244: if(displayMinutes<10){sprintf(tmp,"0%d",displayMinutes);}
"244
[e $ ! < _displayMinutes -> 10 `i 322  ]
{
[e ( _sprintf (1 , (. , &U _tmp :s 6C _displayMinutes ]
}
[e $U 323  ]
"245
[e :U 322 ]
[; ;main.c: 245: else{sprintf(tmp,"%d",displayMinutes);}
{
[e ( _sprintf (1 , (. , &U _tmp :s 7C _displayMinutes ]
}
[e :U 323 ]
[; ;main.c: 246: putsXLCD(tmp);
"246
[e ( _putsXLCD (1 &U _tmp ]
[; ;main.c: 248: while(BusyXLCD());
"248
[e $U 324  ]
[e :U 325 ]
[e :U 324 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 325  ]
[e :U 326 ]
[; ;main.c: 249: SetDDRamAddr(0x06);
"249
[e ( _SetDDRamAddr (1 -> -> 6 `i `uc ]
[; ;main.c: 250: putrsXLCD(":");
"250
[e ( _putrsXLCD (1 :s 8C ]
[; ;main.c: 252: while(BusyXLCD());
"252
[e $U 327  ]
[e :U 328 ]
[e :U 327 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 328  ]
[e :U 329 ]
[; ;main.c: 253: SetDDRamAddr(0x07);
"253
[e ( _SetDDRamAddr (1 -> -> 7 `i `uc ]
[; ;main.c: 254: tmp[0] = "\0";
"254
[e = *U + &U _tmp * -> -> -> 0 `i `ui `ux -> -> # *U &U _tmp `ui `ux -> :s 9C `uc ]
[; ;main.c: 255: if(displaySeconds<10){sprintf(tmp,"0%d",displaySeconds);}
"255
[e $ ! < _displaySeconds -> 10 `i 330  ]
{
[e ( _sprintf (1 , (. , &U _tmp :s 10C _displaySeconds ]
}
[e $U 331  ]
"256
[e :U 330 ]
[; ;main.c: 256: else{sprintf(tmp,"%d",displaySeconds);}
{
[e ( _sprintf (1 , (. , &U _tmp :s 11C _displaySeconds ]
}
[e :U 331 ]
[; ;main.c: 257: putsXLCD(tmp);
"257
[e ( _putsXLCD (1 &U _tmp ]
[; ;main.c: 260: while(BusyXLCD());
"260
[e $U 332  ]
[e :U 333 ]
[e :U 332 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 333  ]
[e :U 334 ]
[; ;main.c: 261: SetDDRamAddr(0x0A);
"261
[e ( _SetDDRamAddr (1 -> -> 10 `i `uc ]
[; ;main.c: 262: if(mode==1){
"262
[e $ ! == _mode -> 1 `i 335  ]
{
[; ;main.c: 263: putrsXLCD("mM");
"263
[e ( _putrsXLCD (1 :s 12C ]
"264
}
[e :U 335 ]
[; ;main.c: 264: }
[; ;main.c: 265: putrsXLCD("  ");
"265
[e ( _putrsXLCD (1 :s 13C ]
[; ;main.c: 268: while(BusyXLCD());
"268
[e $U 336  ]
[e :U 337 ]
[e :U 336 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 337  ]
[e :U 338 ]
[; ;main.c: 269: SetDDRamAddr(0x0C);
"269
[e ( _SetDDRamAddr (1 -> -> 12 `i `uc ]
[; ;main.c: 270: if(wALTON==1 || mode==1){
"270
[e $ ! || == _wALTON -> 1 `i == _mode -> 1 `i 339  ]
{
[; ;main.c: 271: putrsXLCD("T");
"271
[e ( _putrsXLCD (1 :s 14C ]
"272
}
[; ;main.c: 272: }
[e $U 340  ]
"273
[e :U 339 ]
[; ;main.c: 273: else{
{
[; ;main.c: 274: putrsXLCD(" ");
"274
[e ( _putrsXLCD (1 :s 15C ]
"275
}
[e :U 340 ]
[; ;main.c: 275: }
[; ;main.c: 276: while(BusyXLCD());
"276
[e $U 341  ]
[e :U 342 ]
[e :U 341 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 342  ]
[e :U 343 ]
[; ;main.c: 279: while(BusyXLCD());
"279
[e $U 344  ]
[e :U 345 ]
[e :U 344 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 345  ]
[e :U 346 ]
[; ;main.c: 280: SetDDRamAddr(0x0D);
"280
[e ( _SetDDRamAddr (1 -> -> 13 `i `uc ]
[; ;main.c: 281: if(wALLON==1 || mode==1){
"281
[e $ ! || == _wALLON -> 1 `i == _mode -> 1 `i 347  ]
{
[; ;main.c: 282: putrsXLCD("L");
"282
[e ( _putrsXLCD (1 :s 16C ]
"283
}
[; ;main.c: 283: }
[e $U 348  ]
"284
[e :U 347 ]
[; ;main.c: 284: else{
{
[; ;main.c: 285: putrsXLCD(" ");
"285
[e ( _putrsXLCD (1 :s 17C ]
"286
}
[e :U 348 ]
[; ;main.c: 286: }
[; ;main.c: 289: while(BusyXLCD());
"289
[e $U 349  ]
[e :U 350 ]
[e :U 349 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 350  ]
[e :U 351 ]
[; ;main.c: 290: SetDDRamAddr(0x0F);
"290
[e ( _SetDDRamAddr (1 -> -> 15 `i `uc ]
[; ;main.c: 291: if(ALAF){putrsXLCD("A");}
"291
[e $ ! != _ALAF -> 0 `i 352  ]
{
[e ( _putrsXLCD (1 :s 18C ]
}
[e $U 353  ]
"292
[e :U 352 ]
[; ;main.c: 292: else{putrsXLCD("a");}
{
[e ( _putrsXLCD (1 :s 19C ]
}
[e :U 353 ]
[; ;main.c: 293: while(BusyXLCD());
"293
[e $U 354  ]
[e :U 355 ]
[e :U 354 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 355  ]
[e :U 356 ]
[; ;main.c: 296: SetDDRamAddr(0x41);
"296
[e ( _SetDDRamAddr (1 -> -> 65 `i `uc ]
[; ;main.c: 297: tmp[0] = "\0";
"297
[e = *U + &U _tmp * -> -> -> 0 `i `ui `ux -> -> # *U &U _tmp `ui `ux -> :s 20C `uc ]
[; ;main.c: 298: switch(status){
"298
[e $U 358  ]
{
[; ;main.c: 299: case 4:
"299
[e :U 359 ]
[; ;main.c: 300: if(!pressedMode){displayTemperature=temperature;}
"300
[e $ ! ! != _pressedMode -> 0 `i 360  ]
{
[e = _displayTemperature _temperature ]
}
[e :U 360 ]
[; ;main.c: 301: if(displayTemperature<10){sprintf(tmp,"0%d",displayTemperature);}
"301
[e $ ! < _displayTemperature -> 10 `i 361  ]
{
[e ( _sprintf (1 , (. , &U _tmp :s 21C _displayTemperature ]
}
[e $U 362  ]
"302
[e :U 361 ]
[; ;main.c: 302: else{sprintf(tmp,"%d",displayTemperature);}
{
[e ( _sprintf (1 , (. , &U _tmp :s 22C _displayTemperature ]
}
[e :U 362 ]
[; ;main.c: 303: break;
"303
[e $U 357  ]
[; ;main.c: 304: case 5:
"304
[e :U 363 ]
[; ;main.c: 305: displayTemperature=temperature;
"305
[e = _displayTemperature _temperature ]
[; ;main.c: 306: if(ALAT<10){sprintf(tmp,"0%d",ALAT);}
"306
[e $ ! < _ALAT -> 10 `i 364  ]
{
[e ( _sprintf (1 , (. , &U _tmp :s 23C _ALAT ]
}
[e $U 365  ]
"307
[e :U 364 ]
[; ;main.c: 307: else{sprintf(tmp,"%d",ALAT);}
{
[e ( _sprintf (1 , (. , &U _tmp :s 24C _ALAT ]
}
[e :U 365 ]
[; ;main.c: 308: break;
"308
[e $U 357  ]
[; ;main.c: 309: default:
"309
[e :U 366 ]
[; ;main.c: 310: if(displayTemperature<10){sprintf(tmp,"0%d",displayTemperature);}
"310
[e $ ! < _displayTemperature -> 10 `i 367  ]
{
[e ( _sprintf (1 , (. , &U _tmp :s 25C _displayTemperature ]
}
[e $U 368  ]
"311
[e :U 367 ]
[; ;main.c: 311: else{sprintf(tmp,"%d",displayTemperature);}
{
[e ( _sprintf (1 , (. , &U _tmp :s 26C _displayTemperature ]
}
[e :U 368 ]
[; ;main.c: 312: break;
"312
[e $U 357  ]
"313
}
[; ;main.c: 313: }
[e $U 357  ]
"298
[e :U 358 ]
[e [\ _status , $ -> 4 `i 359
 , $ -> 5 `i 363
 366 ]
"313
[e :U 357 ]
[; ;main.c: 314: putsXLCD(tmp);
"314
[e ( _putsXLCD (1 &U _tmp ]
[; ;main.c: 315: while(BusyXLCD());
"315
[e $U 369  ]
[e :U 370 ]
[e :U 369 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 370  ]
[e :U 371 ]
[; ;main.c: 317: SetDDRamAddr(0x44);
"317
[e ( _SetDDRamAddr (1 -> -> 68 `i `uc ]
[; ;main.c: 318: putrsXLCD("C");
"318
[e ( _putrsXLCD (1 :s 27C ]
[; ;main.c: 319: while(BusyXLCD());
"319
[e $U 372  ]
[e :U 373 ]
[e :U 372 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 373  ]
[e :U 374 ]
[; ;main.c: 321: SetDDRamAddr(0x4D);
"321
[e ( _SetDDRamAddr (1 -> -> 77 `i `uc ]
[; ;main.c: 322: putrsXLCD("L");
"322
[e ( _putrsXLCD (1 :s 28C ]
[; ;main.c: 323: while(BusyXLCD());
"323
[e $U 375  ]
[e :U 376 ]
[e :U 375 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 376  ]
[e :U 377 ]
[; ;main.c: 325: SetDDRamAddr(0x4F);
"325
[e ( _SetDDRamAddr (1 -> -> 79 `i `uc ]
[; ;main.c: 326: tmp[0] = "\0";
"326
[e = *U + &U _tmp * -> -> -> 0 `i `ui `ux -> -> # *U &U _tmp `ui `ux -> :s 29C `uc ]
[; ;main.c: 327: switch(status){
"327
[e $U 379  ]
{
[; ;main.c: 328: case 4:
"328
[e :U 380 ]
[; ;main.c: 329: if(!pressedMode){displayLuminosity=luminosity;}
"329
[e $ ! ! != _pressedMode -> 0 `i 381  ]
{
[e = _displayLuminosity _luminosity ]
}
[e :U 381 ]
[; ;main.c: 330: sprintf(tmp,"%d",displayLuminosity);
"330
[e ( _sprintf (1 , (. , &U _tmp :s 30C _displayLuminosity ]
[; ;main.c: 331: break;
"331
[e $U 378  ]
[; ;main.c: 332: case 5:
"332
[e :U 382 ]
[; ;main.c: 333: if(!pressedMode){displayLuminosity=luminosity;}
"333
[e $ ! ! != _pressedMode -> 0 `i 383  ]
{
[e = _displayLuminosity _luminosity ]
}
[e :U 383 ]
[; ;main.c: 334: sprintf(tmp,"%d",displayLuminosity);
"334
[e ( _sprintf (1 , (. , &U _tmp :s 31C _displayLuminosity ]
[; ;main.c: 335: break;
"335
[e $U 378  ]
[; ;main.c: 336: case 6:
"336
[e :U 384 ]
[; ;main.c: 337: sprintf(tmp,"%d",ALAL);
"337
[e ( _sprintf (1 , (. , &U _tmp :s 32C _ALAL ]
[; ;main.c: 338: break;
"338
[e $U 378  ]
[; ;main.c: 339: default:
"339
[e :U 385 ]
[; ;main.c: 340: sprintf(tmp,"%d",displayLuminosity);
"340
[e ( _sprintf (1 , (. , &U _tmp :s 33C _displayLuminosity ]
[; ;main.c: 341: break;
"341
[e $U 378  ]
"342
}
[; ;main.c: 342: }
[e $U 378  ]
"327
[e :U 379 ]
[e [\ _status , $ -> 4 `i 380
 , $ -> 5 `i 382
 , $ -> 6 `i 384
 385 ]
"342
[e :U 378 ]
[; ;main.c: 343: putsXLCD(tmp);
"343
[e ( _putsXLCD (1 &U _tmp ]
[; ;main.c: 344: while(BusyXLCD());
"344
[e $U 386  ]
[e :U 387 ]
[e :U 386 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 387  ]
[e :U 388 ]
[; ;main.c: 347: switch(status){
"347
[e $U 390  ]
{
[; ;main.c: 348: case 0:SetDDRamAddr(0x02);break;
"348
[e :U 391 ]
[e ( _SetDDRamAddr (1 -> -> 2 `i `uc ]
[e $U 389  ]
[; ;main.c: 349: case 1:SetDDRamAddr(0x05);break;
"349
[e :U 392 ]
[e ( _SetDDRamAddr (1 -> -> 5 `i `uc ]
[e $U 389  ]
[; ;main.c: 350: case 2:SetDDRamAddr(0x08);break;
"350
[e :U 393 ]
[e ( _SetDDRamAddr (1 -> -> 8 `i `uc ]
[e $U 389  ]
[; ;main.c: 351: case 3:SetDDRamAddr(0x0A);break;
"351
[e :U 394 ]
[e ( _SetDDRamAddr (1 -> -> 10 `i `uc ]
[e $U 389  ]
[; ;main.c: 352: case 4:SetDDRamAddr(0x0B);break;
"352
[e :U 395 ]
[e ( _SetDDRamAddr (1 -> -> 11 `i `uc ]
[e $U 389  ]
[; ;main.c: 353: case 5:SetDDRamAddr(0x0C);break;
"353
[e :U 396 ]
[e ( _SetDDRamAddr (1 -> -> 12 `i `uc ]
[e $U 389  ]
[; ;main.c: 354: case 6:SetDDRamAddr(0x0D);break;
"354
[e :U 397 ]
[e ( _SetDDRamAddr (1 -> -> 13 `i `uc ]
[e $U 389  ]
[; ;main.c: 355: case 7:SetDDRamAddr(0x0F);break;
"355
[e :U 398 ]
[e ( _SetDDRamAddr (1 -> -> 15 `i `uc ]
[e $U 389  ]
[; ;main.c: 356: default:break;
"356
[e :U 399 ]
[e $U 389  ]
"357
}
[; ;main.c: 357: }
[e $U 389  ]
"347
[e :U 390 ]
[e [\ _status , $ -> 0 `i 391
 , $ -> 1 `i 392
 , $ -> 2 `i 393
 , $ -> 3 `i 394
 , $ -> 4 `i 395
 , $ -> 5 `i 396
 , $ -> 6 `i 397
 , $ -> 7 `i 398
 399 ]
"357
[e :U 389 ]
[; ;main.c: 358: }
"358
[e :UE 299 ]
}
"360
[v _OnBuffer `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 360: void OnBuffer(){
[e :U _OnBuffer ]
[f ]
[; ;main.c: 361: CCP1CON = 0x0F;
"361
[e = _CCP1CON -> -> 15 `i `uc ]
[; ;main.c: 362: }
"362
[e :UE 400 ]
}
"364
[v _OffBuffer `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 364: void OffBuffer(){
[e :U _OffBuffer ]
[f ]
[; ;main.c: 365: CCP1CON = ~CCP1CON & 0x0F;
"365
[e = _CCP1CON -> & ~ -> _CCP1CON `i -> 15 `i `uc ]
[; ;main.c: 366: }
"366
[e :UE 401 ]
}
"368
[v _getLuminosity `(i ~T0 @X0 1 ef ]
"369
{
[; ;main.c: 368: int getLuminosity (void)
[; ;main.c: 369: {
[e :U _getLuminosity ]
[f ]
"370
[v _level `i ~T0 @X0 1 a ]
[v _read `i ~T0 @X0 1 a ]
"371
[v _result `f ~T0 @X0 1 a ]
[; ;main.c: 370: int level, read;
[; ;main.c: 371: float result;
[; ;main.c: 373: OpenADC( 0b10101111 & 0b11111111 & 0b11111110 & 0b11111011,
[; ;main.c: 374: 0b10000111 & 0b11111100 & 0b01111111, 0x0E );
"374
[e ( _OpenADC (3 , , -> & & & -> 175 `i -> 255 `i -> 254 `i -> 251 `i `uc -> & & -> 135 `i -> 252 `i -> 127 `i `uc -> -> 14 `i `uc ]
[; ;main.c: 375: Delay10TCYx( 5 );
"375
[e ( _Delay10TCYx (1 -> -> -> 5 `i `l `ul ]
[; ;main.c: 376: ConvertADC();
"376
[e ( _ConvertADC ..  ]
[; ;main.c: 377: while( BusyADC() );
"377
[e $U 403  ]
[e :U 404 ]
[e :U 403 ]
[e $ != -> ( _BusyADC ..  `i -> -> -> 0 `i `uc `i 404  ]
[e :U 405 ]
[; ;main.c: 378: read = ReadADC();
"378
[e = _read ( _ReadADC ..  ]
[; ;main.c: 379: CloseADC();
"379
[e ( _CloseADC ..  ]
[; ;main.c: 381: result = read/171;
"381
[e = _result -> / _read -> 171 `i `f ]
[; ;main.c: 382: level = floor(result);
"382
[e = _level -> ( _floor (1 -> _result `d `i ]
[; ;main.c: 383: return level;
"383
[e ) _level ]
[e $UE 402  ]
[; ;main.c: 385: }
"385
[e :UE 402 ]
}
"387
[v _getTemperature `(uc ~T0 @X0 1 ef ]
"388
{
[; ;main.c: 387: unsigned char getTemperature (void)
[; ;main.c: 388: {
[e :U _getTemperature ]
[f ]
"389
[v _value `uc ~T0 @X0 1 a ]
[; ;main.c: 389: unsigned char value;
[; ;main.c: 390: do{
"390
[e :U 409 ]
{
[; ;main.c: 391: while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"391
[e $U 410  ]
[e :U 411 ]
[e :U 410 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 411  ]
[e :U 412 ]
[; ;main.c: 392: SSPCON2bits.SEN=1;while(SSPCON2bits.SEN); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"392
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[e $U 413  ]
[e :U 414 ]
[e :U 413 ]
[e $ != -> . . _SSPCON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 414  ]
[e :U 415 ]
[e $U 416  ]
[e :U 417 ]
[e :U 416 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 417  ]
[e :U 418 ]
[; ;main.c: 393: WriteI2C(0x9a); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"393
[e ( _WriteI2C (1 -> -> 154 `i `uc ]
[e $U 419  ]
[e :U 420 ]
[e :U 419 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 420  ]
[e :U 421 ]
[; ;main.c: 394: WriteI2C(0x01); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"394
[e ( _WriteI2C (1 -> -> 1 `i `uc ]
[e $U 422  ]
[e :U 423 ]
[e :U 422 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 423  ]
[e :U 424 ]
[; ;main.c: 395: SSPCON2bits.RSEN=1;while(SSPCON2bits.RSEN); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"395
[e = . . _SSPCON2bits 0 1 -> -> 1 `i `uc ]
[e $U 425  ]
[e :U 426 ]
[e :U 425 ]
[e $ != -> . . _SSPCON2bits 0 1 `i -> -> -> 0 `i `Vuc `i 426  ]
[e :U 427 ]
[e $U 428  ]
[e :U 429 ]
[e :U 428 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 429  ]
[e :U 430 ]
[; ;main.c: 396: WriteI2C(0x9a | 0x01); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"396
[e ( _WriteI2C (1 -> | -> 154 `i -> 1 `i `uc ]
[e $U 431  ]
[e :U 432 ]
[e :U 431 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 432  ]
[e :U 433 ]
[; ;main.c: 397: value = ReadI2C(); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"397
[e = _value ( _ReadI2C ..  ]
[e $U 434  ]
[e :U 435 ]
[e :U 434 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 435  ]
[e :U 436 ]
[; ;main.c: 398: SSPCON2bits.ACKDT=1;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"398
[e = . . _SSPCON2bits 0 5 -> -> 1 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 437  ]
[e :U 438 ]
[e :U 437 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 438  ]
[e :U 439 ]
[e $U 440  ]
[e :U 441 ]
[e :U 440 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 441  ]
[e :U 442 ]
[; ;main.c: 399: SSPCON2bits.PEN=1;while(SSPCON2bits.PEN);
"399
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[e $U 443  ]
[e :U 444 ]
[e :U 443 ]
[e $ != -> . . _SSPCON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 444  ]
[e :U 445 ]
"400
}
[; ;main.c: 400: } while (!(value & 0x40));
[e $ ! != & -> _value `i -> 64 `i -> 0 `i 409  ]
[e :U 408 ]
[; ;main.c: 401: while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"401
[e $U 446  ]
[e :U 447 ]
[e :U 446 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 447  ]
[e :U 448 ]
[; ;main.c: 402: SSPCON2bits.SEN=1;while(SSPCON2bits.SEN); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"402
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[e $U 449  ]
[e :U 450 ]
[e :U 449 ]
[e $ != -> . . _SSPCON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 450  ]
[e :U 451 ]
[e $U 452  ]
[e :U 453 ]
[e :U 452 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 453  ]
[e :U 454 ]
[; ;main.c: 403: WriteI2C(0x9a | 0x00); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"403
[e ( _WriteI2C (1 -> | -> 154 `i -> 0 `i `uc ]
[e $U 455  ]
[e :U 456 ]
[e :U 455 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 456  ]
[e :U 457 ]
[; ;main.c: 404: WriteI2C(0x00); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"404
[e ( _WriteI2C (1 -> -> 0 `i `uc ]
[e $U 458  ]
[e :U 459 ]
[e :U 458 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 459  ]
[e :U 460 ]
[; ;main.c: 405: SSPCON2bits.RSEN=1;while(SSPCON2bits.RSEN); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"405
[e = . . _SSPCON2bits 0 1 -> -> 1 `i `uc ]
[e $U 461  ]
[e :U 462 ]
[e :U 461 ]
[e $ != -> . . _SSPCON2bits 0 1 `i -> -> -> 0 `i `Vuc `i 462  ]
[e :U 463 ]
[e $U 464  ]
[e :U 465 ]
[e :U 464 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 465  ]
[e :U 466 ]
[; ;main.c: 406: WriteI2C(0x9a | 0x01); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"406
[e ( _WriteI2C (1 -> | -> 154 `i -> 1 `i `uc ]
[e $U 467  ]
[e :U 468 ]
[e :U 467 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 468  ]
[e :U 469 ]
[; ;main.c: 407: value = ReadI2C(); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"407
[e = _value ( _ReadI2C ..  ]
[e $U 470  ]
[e :U 471 ]
[e :U 470 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 471  ]
[e :U 472 ]
[; ;main.c: 408: SSPCON2bits.ACKDT=1;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"408
[e = . . _SSPCON2bits 0 5 -> -> 1 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 473  ]
[e :U 474 ]
[e :U 473 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 474  ]
[e :U 475 ]
[e $U 476  ]
[e :U 477 ]
[e :U 476 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 477  ]
[e :U 478 ]
[; ;main.c: 409: SSPCON2bits.PEN=1;while(SSPCON2bits.PEN);
"409
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[e $U 479  ]
[e :U 480 ]
[e :U 479 ]
[e $ != -> . . _SSPCON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 480  ]
[e :U 481 ]
[; ;main.c: 411: return value;
"411
[e ) _value ]
[e $UE 406  ]
[; ;main.c: 412: }
"412
[e :UE 406 ]
}
"414
[v _writeEEEPROM `(v ~T0 @X0 1 ef3`uc`uc`uc ]
{
[; ;main.c: 414: void writeEEEPROM(unsigned char Addrhi, unsigned char Addrlo, unsigned char Data){
[e :U _writeEEEPROM ]
[v _Addrhi `uc ~T0 @X0 1 r1 ]
[v _Addrlo `uc ~T0 @X0 1 r2 ]
[v _Data `uc ~T0 @X0 1 r3 ]
[f ]
[; ;main.c: 416: while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"416
[e $U 483  ]
[e :U 484 ]
[e :U 483 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 484  ]
[e :U 485 ]
[; ;main.c: 417: SSPCON2bits.SEN=1;while(SSPCON2bits.SEN); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"417
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[e $U 486  ]
[e :U 487 ]
[e :U 486 ]
[e $ != -> . . _SSPCON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 487  ]
[e :U 488 ]
[e $U 489  ]
[e :U 490 ]
[e :U 489 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 490  ]
[e :U 491 ]
[; ;main.c: 418: WriteI2C(0xA0); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"418
[e ( _WriteI2C (1 -> -> 160 `i `uc ]
[e $U 492  ]
[e :U 493 ]
[e :U 492 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 493  ]
[e :U 494 ]
[; ;main.c: 419: WriteI2C(Addrhi); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"419
[e ( _WriteI2C (1 _Addrhi ]
[e $U 495  ]
[e :U 496 ]
[e :U 495 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 496  ]
[e :U 497 ]
[; ;main.c: 420: WriteI2C(Addrlo); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"420
[e ( _WriteI2C (1 _Addrlo ]
[e $U 498  ]
[e :U 499 ]
[e :U 498 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 499  ]
[e :U 500 ]
[; ;main.c: 421: WriteI2C(Data); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"421
[e ( _WriteI2C (1 _Data ]
[e $U 501  ]
[e :U 502 ]
[e :U 501 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 502  ]
[e :U 503 ]
[; ;main.c: 422: SSPCON2bits.PEN=1;while(SSPCON2bits.PEN);
"422
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[e $U 504  ]
[e :U 505 ]
[e :U 504 ]
[e $ != -> . . _SSPCON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 505  ]
[e :U 506 ]
[; ;main.c: 423: }
"423
[e :UE 482 ]
}
"425
[v _readEEEPROM `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;main.c: 425: unsigned char readEEEPROM(unsigned char Addrhi, unsigned char Addrlo){
[e :U _readEEEPROM ]
[v _Addrhi `uc ~T0 @X0 1 r1 ]
[v _Addrlo `uc ~T0 @X0 1 r2 ]
[f ]
"427
[v _value `uc ~T0 @X0 1 a ]
[; ;main.c: 427: unsigned char value;
[; ;main.c: 429: while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"429
[e $U 508  ]
[e :U 509 ]
[e :U 508 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 509  ]
[e :U 510 ]
[; ;main.c: 430: SSPCON2bits.SEN=1;while(SSPCON2bits.SEN); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"430
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[e $U 511  ]
[e :U 512 ]
[e :U 511 ]
[e $ != -> . . _SSPCON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 512  ]
[e :U 513 ]
[e $U 514  ]
[e :U 515 ]
[e :U 514 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 515  ]
[e :U 516 ]
[; ;main.c: 431: WriteI2C(0xA0); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"431
[e ( _WriteI2C (1 -> -> 160 `i `uc ]
[e $U 517  ]
[e :U 518 ]
[e :U 517 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 518  ]
[e :U 519 ]
[; ;main.c: 432: WriteI2C(Addrhi); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"432
[e ( _WriteI2C (1 _Addrhi ]
[e $U 520  ]
[e :U 521 ]
[e :U 520 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 521  ]
[e :U 522 ]
[; ;main.c: 433: WriteI2C(Addrlo); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"433
[e ( _WriteI2C (1 _Addrlo ]
[e $U 523  ]
[e :U 524 ]
[e :U 523 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 524  ]
[e :U 525 ]
[; ;main.c: 434: SSPCON2bits.RSEN=1;while(SSPCON2bits.RSEN); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"434
[e = . . _SSPCON2bits 0 1 -> -> 1 `i `uc ]
[e $U 526  ]
[e :U 527 ]
[e :U 526 ]
[e $ != -> . . _SSPCON2bits 0 1 `i -> -> -> 0 `i `Vuc `i 527  ]
[e :U 528 ]
[e $U 529  ]
[e :U 530 ]
[e :U 529 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 530  ]
[e :U 531 ]
[; ;main.c: 435: WriteI2C(0xA1); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"435
[e ( _WriteI2C (1 -> -> 161 `i `uc ]
[e $U 532  ]
[e :U 533 ]
[e :U 532 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 533  ]
[e :U 534 ]
[; ;main.c: 436: value = ReadI2C(); while ((SSPCON2 & 0x1F) | (SSPSTATbits.R_W));
"436
[e = _value ( _ReadI2C ..  ]
[e $U 535  ]
[e :U 536 ]
[e :U 535 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 536  ]
[e :U 537 ]
[; ;main.c: 437: SSPCON2bits.PEN=1;while(SSPCON2bits.PEN);
"437
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[e $U 538  ]
[e :U 539 ]
[e :U 538 ]
[e $ != -> . . _SSPCON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 539  ]
[e :U 540 ]
[; ;main.c: 439: return value;
"439
[e ) _value ]
[e $UE 507  ]
[; ;main.c: 440: }
"440
[e :UE 507 ]
}
"443
[v _writeIEEPROM `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;main.c: 443: void writeIEEPROM(unsigned char Addr, unsigned char Data){
[e :U _writeIEEPROM ]
[v _Addr `uc ~T0 @X0 1 r1 ]
[v _Data `uc ~T0 @X0 1 r2 ]
[f ]
"445
[v _saveGIE `uc ~T0 @X0 1 a ]
[; ;main.c: 445: unsigned char saveGIE;
[; ;main.c: 447: EEADR = Addr;
"447
[e = _EEADR _Addr ]
[; ;main.c: 448: EEDATA = Data;
"448
[e = _EEDATA _Data ]
[; ;main.c: 450: EECON1bits.EEPGD = 0;
"450
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 451: EECON1bits.CFGS = 0;
"451
[e = . . _EECON1bits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 452: EECON1bits.WREN = 1;
"452
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 453: saveGIE = INTCONbits.GIE;
"453
[e = _saveGIE . . _INTCONbits 1 7 ]
[; ;main.c: 454: INTCONbits.GIE = 0;
"454
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 455: EECON2 = 0x55;
"455
[e = _EECON2 -> -> 85 `i `uc ]
[; ;main.c: 456: EECON2 = 0xAA;
"456
[e = _EECON2 -> -> 170 `i `uc ]
[; ;main.c: 457: EECON1bits.WR = 1;
"457
[e = . . _EECON1bits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 458: while(EECON1bits.WR);
"458
[e $U 542  ]
[e :U 543 ]
[e :U 542 ]
[e $ != -> . . _EECON1bits 0 1 `i -> -> -> 0 `i `Vuc `i 543  ]
[e :U 544 ]
[; ;main.c: 459: INTCONbits.GIE = saveGIE;
"459
[e = . . _INTCONbits 1 7 _saveGIE ]
[; ;main.c: 461: EECON1bits.WREN = 0;
"461
[e = . . _EECON1bits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 462: }
"462
[e :UE 541 ]
}
"464
[v _readIEEPROM `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;main.c: 464: unsigned char readIEEPROM(unsigned char Addr){
[e :U _readIEEPROM ]
[v _Addr `uc ~T0 @X0 1 r1 ]
[f ]
"466
[v _value `uc ~T0 @X0 1 a ]
[; ;main.c: 466: unsigned char value;
[; ;main.c: 468: EEADR = Addr;
"468
[e = _EEADR _Addr ]
[; ;main.c: 471: EECON1bits.EEPGD=0;
"471
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 472: EECON1bits.WREN=1;
"472
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 473: EECON1bits.RD=1;
"473
[e = . . _EECON1bits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 474: value = EEDATA;
"474
[e = _value _EEDATA ]
[; ;main.c: 477: return value;
"477
[e ) _value ]
[e $UE 545  ]
[; ;main.c: 478: }
"478
[e :UE 545 ]
}
"482
[v _assync_serial_commun `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 482: void assync_serial_commun(void){
[e :U _assync_serial_commun ]
[f ]
"484
[v _reply_message `*uc ~T0 @X0 1 a ]
[v F3539 `i ~T0 @X0 -> 0 `x s ]
[i F3539
:U ..
"485
-U -> 1 `i
-U -> 1 `i
-U -> 1 `i
-U -> 1 `i
-U -> 1 `i
..
]
[v _reply_data `i ~T0 @X0 5  a ]
[; ;main.c: 484: char *reply_message;
[; ;main.c: 485: int reply_data[] = {-1,-1,-1,-1,-1};
[e = _reply_data F3539 ]
"487
[v _i `i ~T0 @X0 1 a ]
"488
[v _c `uc ~T0 @X0 1 a ]
[; ;main.c: 487: int i;
[; ;main.c: 488: char c;
[; ;main.c: 491: INTCONbits.GIE = 0;
"491
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 493: reply_data[0] = hours;
"493
[e = *U + &U _reply_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _hours ]
[; ;main.c: 494: reply_data[1] = minutes;
"494
[e = *U + &U _reply_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _minutes ]
[; ;main.c: 495: reply_data[2] = seconds;
"495
[e = *U + &U _reply_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _seconds ]
[; ;main.c: 496: reply_data[3] = temperature;
"496
[e = *U + &U _reply_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _temperature ]
[; ;main.c: 497: reply_data[4] = luminosity;
"497
[e = *U + &U _reply_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _luminosity ]
[; ;main.c: 500: reply_message=reply_message_serial_com(0xCB,reply_data);
"500
[e = _reply_message ( _reply_message_serial_com (2 , -> 203 `i &U _reply_data ]
[; ;main.c: 501: for(i=0;i<strlen(reply_message)+1;i++){
"501
{
[e = _i -> 0 `i ]
[e $U 550  ]
[e :U 547 ]
{
[; ;main.c: 502: c=reply_message[i];
"502
[e = _c *U + _reply_message * -> _i `x -> -> # *U _reply_message `i `x ]
[; ;main.c: 503: while((!TXSTAbits.TRMT));
"503
[e $U 551  ]
[e :U 552 ]
[e :U 551 ]
[e $ ! != -> . . _TXSTAbits 0 1 `i -> -> -> 0 `i `Vuc `i 552  ]
[e :U 553 ]
[; ;main.c: 504: WriteUSART(reply_message[i]);
"504
[e ( _WriteUSART (1 *U + _reply_message * -> _i `x -> -> # *U _reply_message `i `x ]
"505
}
"501
[e ++ _i -> 1 `i ]
[e :U 550 ]
[e $ < -> _i `ui + ( _strlen (1 -> _reply_message `*Cuc -> -> 1 `i `ui 547  ]
[e :U 548 ]
"505
}
[; ;main.c: 505: }
[; ;main.c: 506: while((!TXSTAbits.TRMT));
"506
[e $U 554  ]
[e :U 555 ]
[e :U 554 ]
[e $ ! != -> . . _TXSTAbits 0 1 `i -> -> -> 0 `i `Vuc `i 555  ]
[e :U 556 ]
[; ;main.c: 509: INTCONbits.GIE = 1;
"509
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 512: PIR1bits.RCIF = 0;
"512
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 513: }
"513
[e :UE 546 ]
}
"519
[v _timer1_isr `(v ~T0 @X0 1 ef ]
"520
{
[; ;main.c: 519: void timer1_isr (void)
[; ;main.c: 520: {
[e :U _timer1_isr ]
[f ]
"521
[v _k `i ~T0 @X0 1 a ]
[; ;main.c: 521: int k;
[; ;main.c: 524: TMR1H=0x80;
"524
[e = _TMR1H -> -> 128 `i `uc ]
[; ;main.c: 525: TMR1L=0;
"525
[e = _TMR1L -> -> 0 `i `uc ]
[; ;main.c: 526: PIR1bits.TMR1IF = 0;
"526
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 529: for(k=0;k<4;k++){updateExternalEEPROM[k]=0;}
"529
{
[e = _k -> 0 `i ]
[e $ < _k -> 4 `i 558  ]
[e $U 559  ]
[e :U 558 ]
{
[e = *U + &U _updateExternalEEPROM * -> -> _k `ui `ux -> -> # *U &U _updateExternalEEPROM `ui `ux -> 0 `i ]
}
[e ++ _k -> 1 `i ]
[e $ < _k -> 4 `i 558  ]
[e :U 559 ]
}
[; ;main.c: 532: countClock ++;
"532
[e ++ _countClock -> 1 `i ]
[; ;main.c: 533: countMonitor ++;
"533
[e ++ _countMonitor -> 1 `i ]
[; ;main.c: 534: countTINA ++;
"534
[e ++ _countTINA -> 1 `i ]
[; ;main.c: 535: countSaveTime++;
"535
[e ++ _countSaveTime -> 1 `i ]
[; ;main.c: 536: if(countAlarmTemperature>-1){countAlarmTemperature ++;}
"536
[e $ ! > _countAlarmTemperature -U -> 1 `i 561  ]
{
[e ++ _countAlarmTemperature -> 1 `i ]
}
[e :U 561 ]
[; ;main.c: 537: if(countAlarmLuminosity>-1){countAlarmLuminosity ++;}
"537
[e $ ! > _countAlarmLuminosity -U -> 1 `i 562  ]
{
[e ++ _countAlarmLuminosity -> 1 `i ]
}
[e :U 562 ]
[; ;main.c: 540: seconds = countClock;
"540
[e = _seconds _countClock ]
[; ;main.c: 541: if(seconds>=60){seconds=countClock=0;minutes++;};
"541
[e $ ! >= _seconds -> 60 `i 563  ]
{
[e = _seconds = _countClock -> 0 `i ]
[e ++ _minutes -> 1 `i ]
}
[e :U 563 ]
[; ;main.c: 542: if(minutes>=60){minutes=0;hours++;}
"542
[e $ ! >= _minutes -> 60 `i 564  ]
{
[e = _minutes -> 0 `i ]
[e ++ _hours -> 1 `i ]
}
[e :U 564 ]
[; ;main.c: 543: if(hours>=24){hours=0;}
"543
[e $ ! >= _hours -> 24 `i 565  ]
{
[e = _hours -> 0 `i ]
}
[e :U 565 ]
[; ;main.c: 546: if(countMonitor==PMON){
"546
[e $ ! == _countMonitor _PMON 566  ]
{
[; ;main.c: 548: temperature = (int) getTemperature();
"548
[e = _temperature -> ( _getTemperature ..  `i ]
[; ;main.c: 550: luminosity = getLuminosity();
"550
[e = _luminosity ( _getLuminosity ..  ]
[; ;main.c: 551: countMonitor=0;
"551
[e = _countMonitor -> 0 `i ]
[; ;main.c: 553: if(temperature>maxTemperature){
"553
[e $ ! > _temperature _maxTemperature 567  ]
{
[; ;main.c: 554: updateExternalEEPROM[0]=1;
"554
[e = *U + &U _updateExternalEEPROM * -> -> -> 0 `i `ui `ux -> -> # *U &U _updateExternalEEPROM `ui `ux -> 1 `i ]
[; ;main.c: 555: maxTemperature=temperature;}
"555
[e = _maxTemperature _temperature ]
}
[e :U 567 ]
[; ;main.c: 556: if(temperature<minTemperature){
"556
[e $ ! < _temperature _minTemperature 568  ]
{
[; ;main.c: 557: updateExternalEEPROM[1]=1;
"557
[e = *U + &U _updateExternalEEPROM * -> -> -> 1 `i `ui `ux -> -> # *U &U _updateExternalEEPROM `ui `ux -> 1 `i ]
[; ;main.c: 558: minTemperature=temperature;}
"558
[e = _minTemperature _temperature ]
}
[e :U 568 ]
[; ;main.c: 559: if(luminosity>maxLuminosity){
"559
[e $ ! > _luminosity _maxLuminosity 569  ]
{
[; ;main.c: 560: updateExternalEEPROM[2]=1;
"560
[e = *U + &U _updateExternalEEPROM * -> -> -> 2 `i `ui `ux -> -> # *U &U _updateExternalEEPROM `ui `ux -> 1 `i ]
[; ;main.c: 561: maxLuminosity=luminosity;}
"561
[e = _maxLuminosity _luminosity ]
}
[e :U 569 ]
[; ;main.c: 562: if(luminosity<minLuminosity){
"562
[e $ ! < _luminosity _minLuminosity 570  ]
{
[; ;main.c: 563: updateExternalEEPROM[3]=1;
"563
[e = *U + &U _updateExternalEEPROM * -> -> -> 3 `i `ui `ux -> -> # *U &U _updateExternalEEPROM `ui `ux -> 1 `i ]
[; ;main.c: 564: minLuminosity=luminosity;
"564
[e = _minLuminosity _luminosity ]
"565
}
[e :U 570 ]
[; ;main.c: 565: }
[; ;main.c: 567: for(k=0;k<5;k++){
"567
{
[e = _k -> 0 `i ]
[e $ < _k -> 5 `i 571  ]
[e $U 572  ]
[e :U 571 ]
{
[; ;main.c: 568: if(updateExternalEEPROM[k]){
"568
[e $ ! != *U + &U _updateExternalEEPROM * -> -> _k `ui `ux -> -> # *U &U _updateExternalEEPROM `ui `ux -> 0 `i 574  ]
{
[; ;main.c: 569: dataInEEEPROM[k][0] = (unsigned char) hours;
"569
[e = *U + &U *U + &U _dataInEEEPROM * -> -> _k `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux * -> -> -> 0 `i `ui `ux -> -> # *U &U *U + &U _dataInEEEPROM * -> -> _k `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux `ui `ux -> _hours `uc ]
[; ;main.c: 570: dataInEEEPROM[k][1] = (unsigned char) minutes;
"570
[e = *U + &U *U + &U _dataInEEEPROM * -> -> _k `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux * -> -> -> 1 `i `ui `ux -> -> # *U &U *U + &U _dataInEEEPROM * -> -> _k `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux `ui `ux -> _minutes `uc ]
[; ;main.c: 571: dataInEEEPROM[k][2] = (unsigned char) seconds;
"571
[e = *U + &U *U + &U _dataInEEEPROM * -> -> _k `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux * -> -> -> 2 `i `ui `ux -> -> # *U &U *U + &U _dataInEEEPROM * -> -> _k `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux `ui `ux -> _seconds `uc ]
[; ;main.c: 572: dataInEEEPROM[k][3] = (unsigned char) temperature;
"572
[e = *U + &U *U + &U _dataInEEEPROM * -> -> _k `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux * -> -> -> 3 `i `ui `ux -> -> # *U &U *U + &U _dataInEEEPROM * -> -> _k `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux `ui `ux -> _temperature `uc ]
[; ;main.c: 573: dataInEEEPROM[k][4] = (unsigned char) luminosity;
"573
[e = *U + &U *U + &U _dataInEEEPROM * -> -> _k `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux * -> -> -> 4 `i `ui `ux -> -> # *U &U *U + &U _dataInEEEPROM * -> -> _k `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux `ui `ux -> _luminosity `uc ]
"574
}
[e :U 574 ]
"575
}
"567
[e ++ _k -> 1 `i ]
[e $ < _k -> 5 `i 571  ]
[e :U 572 ]
"575
}
"576
}
[e :U 566 ]
[; ;main.c: 574: }
[; ;main.c: 575: }
[; ;main.c: 576: }
[; ;main.c: 579: if(ALAF && mode==0){
"579
[e $ ! && != _ALAF -> 0 `i == _mode -> 0 `i 575  ]
{
[; ;main.c: 581: if(temperature>=ALAT){
"581
[e $ ! >= _temperature _ALAT 576  ]
{
[; ;main.c: 583: goToSleep=0;
"583
[e = _goToSleep -> 0 `i ]
[; ;main.c: 584: countTINA=0;
"584
[e = _countTINA -> 0 `i ]
[; ;main.c: 585: iALTON=1;wALTON=1;
"585
[e = _iALTON -> 1 `i ]
[e = _wALTON -> 1 `i ]
[; ;main.c: 587: assync_serial_commun();
"587
[e ( _assync_serial_commun ..  ]
[; ;main.c: 589: OnBuffer(); countAlarmTemperature=0;}
"589
[e ( _OnBuffer ..  ]
[e = _countAlarmTemperature -> 0 `i ]
}
[e :U 576 ]
[; ;main.c: 590: if(luminosity>=ALAL){
"590
[e $ ! >= _luminosity _ALAL 577  ]
{
[; ;main.c: 592: goToSleep=0;
"592
[e = _goToSleep -> 0 `i ]
[; ;main.c: 593: countTINA=0;
"593
[e = _countTINA -> 0 `i ]
[; ;main.c: 594: iALLON=1;wALLON=1;
"594
[e = _iALLON -> 1 `i ]
[e = _wALLON -> 1 `i ]
[; ;main.c: 596: assync_serial_commun();
"596
[e ( _assync_serial_commun ..  ]
[; ;main.c: 598: OnBuffer(); countAlarmLuminosity=0;}
"598
[e ( _OnBuffer ..  ]
[e = _countAlarmLuminosity -> 0 `i ]
}
[e :U 577 ]
"599
}
[e :U 575 ]
[; ;main.c: 599: }
[; ;main.c: 602: if(countAlarmLuminosity==TSOM){
"602
[e $ ! == _countAlarmLuminosity _TSOM 578  ]
{
[; ;main.c: 604: if(!iALTON){OffBuffer();};
"604
[e $ ! ! != _iALTON -> 0 `i 579  ]
{
[e ( _OffBuffer ..  ]
}
[e :U 579 ]
[; ;main.c: 605: countAlarmLuminosity = -1;
"605
[e = _countAlarmLuminosity -U -> 1 `i ]
[; ;main.c: 606: iALLON=0;
"606
[e = _iALLON -> 0 `i ]
"607
}
[e :U 578 ]
[; ;main.c: 607: }
[; ;main.c: 608: if(countAlarmTemperature==TSOM){
"608
[e $ ! == _countAlarmTemperature _TSOM 580  ]
{
[; ;main.c: 610: if(!iALLON){OffBuffer();};
"610
[e $ ! ! != _iALLON -> 0 `i 581  ]
{
[e ( _OffBuffer ..  ]
}
[e :U 581 ]
[; ;main.c: 611: countAlarmTemperature = -1;
"611
[e = _countAlarmTemperature -U -> 1 `i ]
[; ;main.c: 612: iALTON=0;
"612
[e = _iALTON -> 0 `i ]
"613
}
[e :U 580 ]
[; ;main.c: 613: }
[; ;main.c: 616: if(countSaveTime==15){
"616
[e $ ! == _countSaveTime -> 15 `i 582  ]
{
[; ;main.c: 617: updateIEEPROM=1;
"617
[e = _updateIEEPROM -> 1 `i ]
[; ;main.c: 618: countSaveTime=0;
"618
[e = _countSaveTime -> 0 `i ]
"619
}
[e :U 582 ]
[; ;main.c: 619: }
[; ;main.c: 622: if(countTINA==TINA){
"622
[e $ ! == _countTINA _TINA 583  ]
{
[; ;main.c: 623: goToSleep=1;
"623
[e = _goToSleep -> 1 `i ]
"624
}
[e :U 583 ]
[; ;main.c: 624: }
[; ;main.c: 627: updateDisplay = 1;
"627
[e = _updateDisplay -> 1 `i ]
[; ;main.c: 629: }
"629
[e :UE 557 ]
}
"632
[v _rb0_isr `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 632: void rb0_isr(void){
[e :U _rb0_isr ]
[f ]
[; ;main.c: 635: INTCONbits.INT0IF = 0;
"635
[e = . . _INTCONbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 638: countTINA=0;
"638
[e = _countTINA -> 0 `i ]
[; ;main.c: 640: if(goToSleep==1){
"640
[e $ ! == _goToSleep -> 1 `i 585  ]
{
[; ;main.c: 642: goToSleep=0;
"642
[e = _goToSleep -> 0 `i ]
"643
}
[; ;main.c: 643: }
[e $U 586  ]
"644
[e :U 585 ]
[; ;main.c: 644: else if(mode==0){
[e $ ! == _mode -> 0 `i 587  ]
{
[; ;main.c: 646: mode=1;
"646
[e = _mode -> 1 `i ]
[; ;main.c: 647: status=0;
"647
[e = _status -> 0 `i ]
[; ;main.c: 648: wALTON = wALLON = 0;
"648
[e = _wALTON = _wALLON -> 0 `i ]
[; ;main.c: 649: timer0_init();
"649
[e ( _timer0_init ..  ]
"650
}
[; ;main.c: 650: }
[e $U 588  ]
"651
[e :U 587 ]
[; ;main.c: 651: else{
{
[; ;main.c: 653: if(status==7){
"653
[e $ ! == _status -> 7 `i 589  ]
{
[; ;main.c: 654: mode=0;
"654
[e = _mode -> 0 `i ]
[; ;main.c: 655: status=-1;
"655
[e = _status -U -> 1 `i ]
[; ;main.c: 656: timer0_reset();
"656
[e ( _timer0_reset ..  ]
"657
}
[; ;main.c: 657: }
[e $U 590  ]
"659
[e :U 589 ]
[; ;main.c: 659: else
[; ;main.c: 660: {status++;pressedMode=0;}
"660
{
[e ++ _status -> 1 `i ]
[e = _pressedMode -> 0 `i ]
}
[e :U 590 ]
"661
}
[e :U 588 ]
[e :U 586 ]
[; ;main.c: 661: }
[; ;main.c: 664: updateDisplay = 1;
"664
[e = _updateDisplay -> 1 `i ]
[; ;main.c: 665: }
"665
[e :UE 584 ]
}
"668
[v _ra4_isr `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 668: void ra4_isr(void){
[e :U _ra4_isr ]
[f ]
[; ;main.c: 671: TMR0 = 0XFF;
"671
[e = _TMR0 -> -> 255 `i `us ]
[; ;main.c: 672: INTCONbits.TMR0IF = 0;
"672
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 675: countTINA=0;
"675
[e = _countTINA -> 0 `i ]
[; ;main.c: 678: pressedMode=1;
"678
[e = _pressedMode -> 1 `i ]
[; ;main.c: 680: switch(status){
"680
[e $U 593  ]
{
[; ;main.c: 681: case 0:
"681
[e :U 594 ]
[; ;main.c: 682: displayHours++;
"682
[e ++ _displayHours -> 1 `i ]
[; ;main.c: 683: displayHours %= 24;
"683
[e =% _displayHours -> -> 24 `uc `i ]
[; ;main.c: 684: hours = displayHours;
"684
[e = _hours _displayHours ]
[; ;main.c: 685: break;
"685
[e $U 592  ]
[; ;main.c: 686: case 1:
"686
[e :U 595 ]
[; ;main.c: 687: displayMinutes++;
"687
[e ++ _displayMinutes -> 1 `i ]
[; ;main.c: 688: displayMinutes %= 60;
"688
[e =% _displayMinutes -> -> 60 `uc `i ]
[; ;main.c: 689: minutes = displayMinutes;
"689
[e = _minutes _displayMinutes ]
[; ;main.c: 690: break;
"690
[e $U 592  ]
[; ;main.c: 691: case 2:
"691
[e :U 596 ]
[; ;main.c: 692: displaySeconds++;
"692
[e ++ _displaySeconds -> 1 `i ]
[; ;main.c: 693: displaySeconds %= 60;
"693
[e =% _displaySeconds -> -> 60 `uc `i ]
[; ;main.c: 694: countClock = seconds = displaySeconds;
"694
[e = _countClock = _seconds _displaySeconds ]
[; ;main.c: 695: break;
"695
[e $U 592  ]
[; ;main.c: 696: case 3:
"696
[e :U 597 ]
[; ;main.c: 697: displayTemperature = minTemperature;
"697
[e = _displayTemperature _minTemperature ]
[; ;main.c: 698: displayLuminosity = minLuminosity;
"698
[e = _displayLuminosity _minLuminosity ]
[; ;main.c: 699: break;
"699
[e $U 592  ]
[; ;main.c: 700: case 4:
"700
[e :U 598 ]
[; ;main.c: 701: displayTemperature = maxTemperature;
"701
[e = _displayTemperature _maxTemperature ]
[; ;main.c: 702: displayLuminosity = maxLuminosity;
"702
[e = _displayLuminosity _maxLuminosity ]
[; ;main.c: 703: break;
"703
[e $U 592  ]
[; ;main.c: 704: case 5:
"704
[e :U 599 ]
[; ;main.c: 705: ALAT++;
"705
[e ++ _ALAT -> 1 `i ]
[; ;main.c: 706: ALAT%=51;
"706
[e =% _ALAT -> -> 51 `uc `i ]
[; ;main.c: 707: break;
"707
[e $U 592  ]
[; ;main.c: 708: case 6:
"708
[e :U 600 ]
[; ;main.c: 709: ALAL++;
"709
[e ++ _ALAL -> 1 `i ]
[; ;main.c: 710: ALAL%=6;
"710
[e =% _ALAL -> -> 6 `uc `i ]
[; ;main.c: 711: break;
"711
[e $U 592  ]
[; ;main.c: 712: case 7:
"712
[e :U 601 ]
[; ;main.c: 713: ALAF++;
"713
[e ++ _ALAF -> 1 `i ]
[; ;main.c: 714: ALAF%=2;
"714
[e =% _ALAF -> -> 2 `uc `i ]
[; ;main.c: 715: break;
"715
[e $U 592  ]
[; ;main.c: 716: default:
"716
[e :U 602 ]
[; ;main.c: 717: break;
"717
[e $U 592  ]
"718
}
[; ;main.c: 718: }
[e $U 592  ]
"680
[e :U 593 ]
[e [\ _status , $ -> 0 `i 594
 , $ -> 1 `i 595
 , $ -> 2 `i 596
 , $ -> 3 `i 597
 , $ -> 4 `i 598
 , $ -> 5 `i 599
 , $ -> 6 `i 600
 , $ -> 7 `i 601
 602 ]
"718
[e :U 592 ]
[; ;main.c: 721: updateDisplay = 1;
"721
[e = _updateDisplay -> 1 `i ]
[; ;main.c: 722: }
"722
[e :UE 591 ]
}
"725
[v _syn_serial_commun_isr `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 725: void syn_serial_commun_isr(){
[e :U _syn_serial_commun_isr ]
[f ]
"727
[v _c `uc ~T0 @X0 1 a ]
"728
[v _request_message `uc ~T0 @X0 -> 16 `i a ]
[v _reply_message `*uc ~T0 @X0 1 a ]
[v F3557 `i ~T0 @X0 -> 0 `x s ]
[i F3557
:U ..
"729
-U -> 1 `i
-U -> 1 `i
-U -> 1 `i
-U -> 1 `i
-U -> 1 `i
..
]
[v _request_data `i ~T0 @X0 5  a ]
[; ;main.c: 727: char c;
[; ;main.c: 728: char request_message[16], *reply_message;
[; ;main.c: 729: int request_data[] = {-1,-1,-1,-1,-1};
[e = _request_data F3557 ]
[v F3559 `i ~T0 @X0 -> 20 `i s ]
[i F3559
:U ..
"730
-U -> 1 `i
..
]
[v _reply_data `i ~T0 @X0 -> 20 `i a ]
[; ;main.c: 730: int reply_data[20] = {-1};
[e = _reply_data F3559 ]
"731
[v _i `i ~T0 @X0 1 a ]
[; ;main.c: 731: int i=0,j,count=0;
[e = _i -> 0 `i ]
[v _j `i ~T0 @X0 1 a ]
[v _count `i ~T0 @X0 1 a ]
[e = _count -> 0 `i ]
"733
[v _msg `i ~T0 @X0 1 a ]
[; ;main.c: 733: int msg=-1, oper;
[e = _msg -U -> 1 `i ]
[v _oper `i ~T0 @X0 1 a ]
"734
[v _start `i ~T0 @X0 1 a ]
[; ;main.c: 734: int start=1, start_msg=0, end=0;
[e = _start -> 1 `i ]
[v _start_msg `i ~T0 @X0 1 a ]
[e = _start_msg -> 0 `i ]
[v _end `i ~T0 @X0 1 a ]
[e = _end -> 0 `i ]
[; ;main.c: 737: INTCONbits.GIE = 0;
"737
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 740: while(1){
"740
[e :U 605 ]
{
[; ;main.c: 744: j=0;memset(&request_message[0],0, sizeof(request_message));
"744
[e = _j -> 0 `i ]
[e ( _memset (3 , , -> &U *U + &U _request_message * -> -> -> 0 `i `ui `ux -> -> # *U &U _request_message `ui `ux `*v -> 0 `i -> # _request_message `ui ]
[; ;main.c: 745: while(1){
"745
[e :U 608 ]
{
[; ;main.c: 746: while(!(PIR1bits.RCIF));
"746
[e $U 610  ]
[e :U 611 ]
[e :U 610 ]
[e $ ! != -> . . _PIR1bits 0 5 `i -> -> -> 0 `i `Vuc `i 611  ]
[e :U 612 ]
[; ;main.c: 747: c = ReadUSART();
"747
[e = _c ( _ReadUSART ..  ]
[; ;main.c: 748: if(c==' '||c=='\0'){break;}
"748
[e $ ! || == -> _c `ui -> 32 `ui == -> _c `ui -> 0 `ui 613  ]
{
[e $U 609  ]
}
[e $U 614  ]
"749
[e :U 613 ]
[; ;main.c: 749: else{request_message[j++]=c;}
{
[e = *U + &U _request_message * -> -> ++ _j -> 1 `i `ui `ux -> -> # *U &U _request_message `ui `ux _c ]
}
[e :U 614 ]
"750
}
[e :U 607 ]
"745
[e $U 608  ]
[e :U 609 ]
[; ;main.c: 750: }
[; ;main.c: 753: oper=atoi(request_message);
"753
[e = _oper ( _atoi (1 -> &U _request_message `*Cuc ]
[; ;main.c: 754: if(start==1){
"754
[e $ ! == _start -> 1 `i 615  ]
{
[; ;main.c: 756: if(!(oper==0xFD)) {_fassert(756, "main.c", "oper==0xFD");};
"756
[e $ ! ! == _oper -> 253 `i 616  ]
{
[e ( __fassert (3 , , -> 756 `i :s 34C :s 35C ]
}
[e :U 616 ]
[; ;main.c: 757: start=0;}
"757
[e = _start -> 0 `i ]
}
[e $U 617  ]
"758
[e :U 615 ]
[; ;main.c: 758: else if(start==0 && end==0){
[e $ ! && == _start -> 0 `i == _end -> 0 `i 618  ]
{
[; ;main.c: 760: if(msg==-1){msg=oper;}
"760
[e $ ! == _msg -U -> 1 `i 619  ]
{
[e = _msg _oper ]
}
[e :U 619 ]
[; ;main.c: 761: if(!(oper!=0xFE)) {_fassert(761, "main.c", "oper!=0xFE");};
"761
[e $ ! ! != _oper -> 254 `i 620  ]
{
[e ( __fassert (3 , , -> 761 `i :s 36C :s 37C ]
}
[e :U 620 ]
[; ;main.c: 762: switch(msg){
"762
[e $U 622  ]
{
[; ;main.c: 763: case(0xC0):
"763
[e :U 623 ]
"764
[e :U 624 ]
"765
[e :U 625 ]
"766
[e :U 626 ]
"767
[e :U 627 ]
"768
[e :U 628 ]
[; ;main.c: 764: case(0xC2):
[; ;main.c: 765: case(0xC3):
[; ;main.c: 766: case(0xC6):
[; ;main.c: 767: case(0xC9):
[; ;main.c: 768: case(0xCA):
[; ;main.c: 769: end=1; break;
"769
[e = _end -> 1 `i ]
[e $U 621  ]
[; ;main.c: 770: case(0xC4):
"770
[e :U 629 ]
"771
[e :U 630 ]
"772
[e :U 631 ]
[; ;main.c: 771: case(0xC5):
[; ;main.c: 772: case(0xC8):
[; ;main.c: 773: if(start_msg==0){
"773
[e $ ! == _start_msg -> 0 `i 632  ]
{
[; ;main.c: 774: start_msg=1;}
"774
[e = _start_msg -> 1 `i ]
}
[e $U 633  ]
"775
[e :U 632 ]
[; ;main.c: 775: else{
{
[; ;main.c: 776: request_data[i++]=oper;}
"776
[e = *U + &U _request_data * -> -> ++ _i -> 1 `i `ui `ux -> -> # *U &U _request_data `ui `ux _oper ]
}
[e :U 633 ]
[; ;main.c: 777: if(i==1){end=1;};
"777
[e $ ! == _i -> 1 `i 634  ]
{
[e = _end -> 1 `i ]
}
[e :U 634 ]
[; ;main.c: 778: break;
"778
[e $U 621  ]
[; ;main.c: 779: case(0xC7):
"779
[e :U 635 ]
[; ;main.c: 780: if(start_msg==0){
"780
[e $ ! == _start_msg -> 0 `i 636  ]
{
[; ;main.c: 781: start_msg=1;}
"781
[e = _start_msg -> 1 `i ]
}
[e $U 637  ]
"782
[e :U 636 ]
[; ;main.c: 782: else{
{
[; ;main.c: 783: request_data[i++]=oper;}
"783
[e = *U + &U _request_data * -> -> ++ _i -> 1 `i `ui `ux -> -> # *U &U _request_data `ui `ux _oper ]
}
[e :U 637 ]
[; ;main.c: 784: if(i==2){end=1;};
"784
[e $ ! == _i -> 2 `i 638  ]
{
[e = _end -> 1 `i ]
}
[e :U 638 ]
[; ;main.c: 785: break;
"785
[e $U 621  ]
[; ;main.c: 786: case(0xC1):
"786
[e :U 639 ]
[; ;main.c: 787: if(start_msg==0){
"787
[e $ ! == _start_msg -> 0 `i 640  ]
{
[; ;main.c: 788: start_msg=1;}
"788
[e = _start_msg -> 1 `i ]
}
[e $U 641  ]
"789
[e :U 640 ]
[; ;main.c: 789: else{
{
[; ;main.c: 790: request_data[i++]=oper;}
"790
[e = *U + &U _request_data * -> -> ++ _i -> 1 `i `ui `ux -> -> # *U &U _request_data `ui `ux _oper ]
}
[e :U 641 ]
[; ;main.c: 791: if(i==3){end=1;};
"791
[e $ ! == _i -> 3 `i 642  ]
{
[e = _end -> 1 `i ]
}
[e :U 642 ]
[; ;main.c: 792: break;
"792
[e $U 621  ]
[; ;main.c: 793: default:
"793
[e :U 643 ]
[; ;main.c: 794: if(!(1==0)) {_fassert(794, "main.c", "1==0");};
"794
[e $ ! ! == -> 1 `i -> 0 `i 644  ]
{
[e ( __fassert (3 , , -> 794 `i :s 38C :s 39C ]
}
[e :U 644 ]
[; ;main.c: 795: break;}}
"795
[e $U 621  ]
}
[e $U 621  ]
"762
[e :U 622 ]
[e [\ _msg , $ -> 192 `i 623
 , $ -> 194 `i 624
 , $ -> 195 `i 625
 , $ -> 198 `i 626
 , $ -> 201 `i 627
 , $ -> 202 `i 628
 , $ -> 196 `i 629
 , $ -> 197 `i 630
 , $ -> 200 `i 631
 , $ -> 199 `i 635
 , $ -> 193 `i 639
 643 ]
"795
[e :U 621 ]
}
[e $U 645  ]
"796
[e :U 618 ]
[; ;main.c: 796: else if(start==0 && end==1){
[e $ ! && == _start -> 0 `i == _end -> 1 `i 646  ]
{
[; ;main.c: 798: if(!(oper==0xFE)) {_fassert(798, "main.c", "oper==0xFE");};
"798
[e $ ! ! == _oper -> 254 `i 647  ]
{
[e ( __fassert (3 , , -> 798 `i :s 40C :s 41C ]
}
[e :U 647 ]
[; ;main.c: 799: break;}
"799
[e $U 606  ]
}
[e :U 646 ]
"800
[e :U 645 ]
[e :U 617 ]
}
[e :U 604 ]
"740
[e $U 605  ]
[e :U 606 ]
[; ;main.c: 800: }
[; ;main.c: 803: switch(msg){
"803
[e $U 649  ]
{
[; ;main.c: 804: case(0xC0):
"804
[e :U 650 ]
[; ;main.c: 805: reply_data[0] = hours;
"805
[e = *U + &U _reply_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _hours ]
[; ;main.c: 806: reply_data[1] = minutes;
"806
[e = *U + &U _reply_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _minutes ]
[; ;main.c: 807: reply_data[2] = countClock;
"807
[e = *U + &U _reply_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _countClock ]
[; ;main.c: 808: break;
"808
[e $U 648  ]
[; ;main.c: 809: case(0xC1):
"809
[e :U 651 ]
[; ;main.c: 810: hours = request_data[0];
"810
[e = _hours *U + &U _request_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _request_data `ui `ux ]
[; ;main.c: 811: minutes = request_data[1];
"811
[e = _minutes *U + &U _request_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _request_data `ui `ux ]
[; ;main.c: 812: seconds = countClock = request_data[2];
"812
[e = _seconds = _countClock *U + &U _request_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _request_data `ui `ux ]
[; ;main.c: 813: break;
"813
[e $U 648  ]
[; ;main.c: 814: case(0xC2):
"814
[e :U 652 ]
[; ;main.c: 815: reply_data[0] = temperature;
"815
[e = *U + &U _reply_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _temperature ]
[; ;main.c: 816: reply_data[1] = luminosity;
"816
[e = *U + &U _reply_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _luminosity ]
[; ;main.c: 817: break;
"817
[e $U 648  ]
[; ;main.c: 818: case(0xC3):
"818
[e :U 653 ]
[; ;main.c: 819: reply_data[0] = PMON;
"819
[e = *U + &U _reply_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _PMON ]
[; ;main.c: 820: reply_data[1] = TSOM;
"820
[e = *U + &U _reply_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _TSOM ]
[; ;main.c: 821: reply_data[2] = TINA;
"821
[e = *U + &U _reply_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _TINA ]
[; ;main.c: 822: break;
"822
[e $U 648  ]
[; ;main.c: 823: case(0xC4):
"823
[e :U 654 ]
[; ;main.c: 824: PMON = request_data[0];
"824
[e = _PMON *U + &U _request_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _request_data `ui `ux ]
[; ;main.c: 825: break;
"825
[e $U 648  ]
[; ;main.c: 826: case(0xC5):
"826
[e :U 655 ]
[; ;main.c: 827: TINA = request_data[0]*60;
"827
[e = _TINA * *U + &U _request_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _request_data `ui `ux -> 60 `i ]
[; ;main.c: 828: break;
"828
[e $U 648  ]
[; ;main.c: 829: case(0xC6):
"829
[e :U 656 ]
[; ;main.c: 830: reply_data[0] = ALAT;
"830
[e = *U + &U _reply_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _ALAT ]
[; ;main.c: 831: reply_data[1] = ALAL;
"831
[e = *U + &U _reply_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _ALAL ]
[; ;main.c: 832: reply_data[2] = ALAF;
"832
[e = *U + &U _reply_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _ALAF ]
[; ;main.c: 833: break;
"833
[e $U 648  ]
[; ;main.c: 834: case(0xC7):
"834
[e :U 657 ]
[; ;main.c: 835: ALAT = request_data[0];
"835
[e = _ALAT *U + &U _request_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _request_data `ui `ux ]
[; ;main.c: 836: ALAL = request_data[1];
"836
[e = _ALAL *U + &U _request_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _request_data `ui `ux ]
[; ;main.c: 837: break;
"837
[e $U 648  ]
[; ;main.c: 838: case(0xC8):
"838
[e :U 658 ]
[; ;main.c: 839: ALAF = request_data[0];
"839
[e = _ALAF *U + &U _request_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _request_data `ui `ux ]
[; ;main.c: 840: break;
"840
[e $U 648  ]
[; ;main.c: 841: case(0xCA):
"841
[e :U 659 ]
[; ;main.c: 842: for(i=0;i<4;i++){
"842
{
[e = _i -> 0 `i ]
[e $ < _i -> 4 `i 660  ]
[e $U 661  ]
[e :U 660 ]
{
[; ;main.c: 843: for(j=0;j<5;j++){
"843
{
[e = _j -> 0 `i ]
[e $ < _j -> 5 `i 663  ]
[e $U 664  ]
[e :U 663 ]
{
[; ;main.c: 844: Addrlo = (unsigned char) 5*i+j;
"844
[e = _Addrlo -> + * -> -> -> 5 `i `uc `i _i _j `uc ]
[; ;main.c: 845: reply_data[count++] = (int) readEEEPROM(Addrhi,Addrlo);
"845
[e = *U + &U _reply_data * -> -> ++ _count -> 1 `i `ui `ux -> -> # *U &U _reply_data `ui `ux -> ( _readEEEPROM (2 , _Addrhi _Addrlo `i ]
[; ;main.c: 846: DelayExternalEEPROM();}}
"846
[e ( _DelayExternalEEPROM ..  ]
}
"843
[e ++ _j -> 1 `i ]
[e $ < _j -> 5 `i 663  ]
[e :U 664 ]
"846
}
}
"842
[e ++ _i -> 1 `i ]
[e $ < _i -> 4 `i 660  ]
[e :U 661 ]
"846
}
[; ;main.c: 847: break;
"847
[e $U 648  ]
[; ;main.c: 848: case(0xC9):
"848
[e :U 666 ]
[; ;main.c: 849: reply_data[0] = hours;
"849
[e = *U + &U _reply_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _hours ]
[; ;main.c: 850: reply_data[1] = minutes;
"850
[e = *U + &U _reply_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _minutes ]
[; ;main.c: 851: reply_data[2] = countClock;
"851
[e = *U + &U _reply_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _countClock ]
[; ;main.c: 852: reply_data[3] = temperature;
"852
[e = *U + &U _reply_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _temperature ]
[; ;main.c: 853: reply_data[4] = luminosity;
"853
[e = *U + &U _reply_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _reply_data `ui `ux _luminosity ]
[; ;main.c: 854: break;
"854
[e $U 648  ]
[; ;main.c: 855: default:
"855
[e :U 667 ]
[; ;main.c: 856: if(!(1==0)) {_fassert(856, "main.c", "1==0");};
"856
[e $ ! ! == -> 1 `i -> 0 `i 668  ]
{
[e ( __fassert (3 , , -> 856 `i :s 42C :s 43C ]
}
[e :U 668 ]
[; ;main.c: 857: break;
"857
[e $U 648  ]
"858
}
[; ;main.c: 858: }
[e $U 648  ]
"803
[e :U 649 ]
[e [\ _msg , $ -> 192 `i 650
 , $ -> 193 `i 651
 , $ -> 194 `i 652
 , $ -> 195 `i 653
 , $ -> 196 `i 654
 , $ -> 197 `i 655
 , $ -> 198 `i 656
 , $ -> 199 `i 657
 , $ -> 200 `i 658
 , $ -> 202 `i 659
 , $ -> 201 `i 666
 667 ]
"858
[e :U 648 ]
[; ;main.c: 861: reply_message=reply_message_serial_com(msg,reply_data);
"861
[e = _reply_message ( _reply_message_serial_com (2 , _msg &U _reply_data ]
[; ;main.c: 862: for(i=0;i<strlen(reply_message)+1;i++){
"862
{
[e = _i -> 0 `i ]
[e $U 672  ]
[e :U 669 ]
{
[; ;main.c: 863: c=reply_message[i];
"863
[e = _c *U + _reply_message * -> _i `x -> -> # *U _reply_message `i `x ]
[; ;main.c: 864: while((!TXSTAbits.TRMT));
"864
[e $U 673  ]
[e :U 674 ]
[e :U 673 ]
[e $ ! != -> . . _TXSTAbits 0 1 `i -> -> -> 0 `i `Vuc `i 674  ]
[e :U 675 ]
[; ;main.c: 865: WriteUSART(reply_message[i]);
"865
[e ( _WriteUSART (1 *U + _reply_message * -> _i `x -> -> # *U _reply_message `i `x ]
"866
}
"862
[e ++ _i -> 1 `i ]
[e :U 672 ]
[e $ < -> _i `ui + ( _strlen (1 -> _reply_message `*Cuc -> -> 1 `i `ui 669  ]
[e :U 670 ]
"866
}
[; ;main.c: 866: }
[; ;main.c: 867: while((!TXSTAbits.TRMT));
"867
[e $U 676  ]
[e :U 677 ]
[e :U 676 ]
[e $ ! != -> . . _TXSTAbits 0 1 `i -> -> -> 0 `i `Vuc `i 677  ]
[e :U 678 ]
[; ;main.c: 870: INTCONbits.GIE = 1;
"870
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 873: PIR1bits.RCIF = 0;
"873
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 874: }
"874
[e :UE 603 ]
}
[v F3505 `(v ~T0 @X0 1 tf ]
"877
[v _ISR `IF3505 ~T0 @X0 1 e ]
"878
{
[; ;main.c: 877: void interrupt ISR (void)
[; ;main.c: 878: {
[e :U _ISR ]
[f ]
[; ;main.c: 879: if(PIR1bits.TMR1IF){timer1_isr();}
"879
[e $ ! != -> . . _PIR1bits 0 0 `i -> -> -> 0 `i `Vuc `i 680  ]
{
[e ( _timer1_isr ..  ]
}
[e $U 681  ]
"880
[e :U 680 ]
[; ;main.c: 880: else if(INTCONbits.INT0IF){rb0_isr();}
[e $ ! != -> . . _INTCONbits 0 1 `i -> -> -> 0 `i `Vuc `i 682  ]
{
[e ( _rb0_isr ..  ]
}
[e $U 683  ]
"881
[e :U 682 ]
[; ;main.c: 881: else if(INTCONbits.TMR0IF){ra4_isr();}
[e $ ! != -> . . _INTCONbits 0 2 `i -> -> -> 0 `i `Vuc `i 684  ]
{
[e ( _ra4_isr ..  ]
}
[e $U 685  ]
"882
[e :U 684 ]
[; ;main.c: 882: else if(PIR1bits.RCIF){syn_serial_commun_isr();}
[e $ ! != -> . . _PIR1bits 0 5 `i -> -> -> 0 `i `Vuc `i 686  ]
{
[e ( _syn_serial_commun_isr ..  ]
}
[e :U 686 ]
"883
[e :U 685 ]
[e :U 683 ]
[e :U 681 ]
[; ;main.c: 883: }
[e :UE 679 ]
}
"886
[v _global_init `(v ~T0 @X0 1 ef ]
"887
{
[; ;main.c: 886: void global_init(void)
[; ;main.c: 887: {
[e :U _global_init ]
[f ]
[; ;main.c: 888: RCONbits.IPEN = 1;
"888
[e = . . _RCONbits 5 7 -> -> 1 `i `uc ]
[; ;main.c: 889: INTCONbits.GIE = 1;
"889
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 890: INTCONbits.GIEH = 1;
"890
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
[; ;main.c: 892: }
"892
[e :UE 687 ]
}
"895
[v _LCD_init `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 895: void LCD_init(){
[e :U _LCD_init ]
[f ]
[; ;main.c: 897: ADCON1 = 0x0E;
"897
[e = _ADCON1 -> -> 14 `i `uc ]
[; ;main.c: 898: LATDbits.LATD7 = 1;
"898
[e = . . _LATDbits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 899: TRISDbits.TRISD7 = 0;
"899
[e = . . _TRISDbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 900: OpenXLCD( 0b00101100 & 0b00111000);
"900
[e ( _OpenXLCD (1 -> & -> 44 `i -> 56 `i `uc ]
[; ;main.c: 902: }
"902
[e :UE 688 ]
}
"904
[v _RBO_init `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 904: void RBO_init(){
[e :U _RBO_init ]
[f ]
[; ;main.c: 905: INTCONbits.INT0IF=0;
"905
[e = . . _INTCONbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 906: INTCON2bits.INTEDG0=0;
"906
[e = . . _INTCON2bits 1 6 -> -> 0 `i `uc ]
[; ;main.c: 907: INTCON2bits.RBPU=0;
"907
[e = . . _INTCON2bits 2 1 -> -> 0 `i `uc ]
[; ;main.c: 908: TRISBbits.TRISB0=1;
"908
[e = . . _TRISBbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 909: INTCONbits.INT0IE=1;
"909
[e = . . _INTCONbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 910: }
"910
[e :UE 689 ]
}
"912
[v _RA4_init `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 912: void RA4_init(void){
[e :U _RA4_init ]
[f ]
[; ;main.c: 914: TRISAbits.TRISA4=1;
"914
[e = . . _TRISAbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 915: }
"915
[e :UE 690 ]
}
"917
[v _buzzer_init `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 917: void buzzer_init(void){
[e :U _buzzer_init ]
[f ]
[; ;main.c: 918: T2CON = 0x05;
"918
[e = _T2CON -> -> 5 `i `uc ]
[; ;main.c: 919: TRISCbits.TRISC2 = 0;
"919
[e = . . _TRISCbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 920: PR2 = 0x80;
"920
[e = _PR2 -> -> 128 `i `uc ]
[; ;main.c: 921: CCPR1L = 0x80;
"921
[e = _CCPR1L -> -> 128 `i `uc ]
[; ;main.c: 923: }
"923
[e :UE 691 ]
}
"925
[v _timer0_init `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 925: void timer0_init(){
[e :U _timer0_init ]
[f ]
[; ;main.c: 928: TMR0 = 0XFF;
"928
[e = _TMR0 -> -> 255 `i `us ]
[; ;main.c: 930: T0CONbits.T08BIT = 1;
"930
[e = . . _T0CONbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 931: T0CONbits.T0CS = 1;
"931
[e = . . _T0CONbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 932: T0CONbits.T0SE = 1;
"932
[e = . . _T0CONbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 933: T0CONbits.PSA = 1;
"933
[e = . . _T0CONbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 936: INTCONbits.TMR0IE = 1;
"936
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 937: INTCONbits.TMR0IF = 0;
"937
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 940: T0CONbits.TMR0ON = 1;
"940
[e = . . _T0CONbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 941: }
"941
[e :UE 692 ]
}
"943
[v _timer1_init `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 943: void timer1_init(){
[e :U _timer1_init ]
[f ]
[; ;main.c: 945: T1CON = 0x0E;
"945
[e = _T1CON -> -> 14 `i `uc ]
[; ;main.c: 948: TMR1H=0x80;
"948
[e = _TMR1H -> -> 128 `i `uc ]
[; ;main.c: 949: TMR1L=0;
"949
[e = _TMR1L -> -> 0 `i `uc ]
[; ;main.c: 952: PIR1bits.TMR1IF=0;
"952
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 953: PIE1bits.TMR1IE=1;
"953
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 956: T1CONbits.TMR1ON = 1;
"956
[e = . . _T1CONbits 1 0 -> -> 1 `i `uc ]
[; ;main.c: 958: }
"958
[e :UE 693 ]
}
"960
[v _TC74_init `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 960: void TC74_init(){
[e :U _TC74_init ]
[f ]
[; ;main.c: 961: OpenI2C(0b00001000, 0b00000000);
"961
[e ( _OpenI2C (2 , -> -> 8 `i `uc -> -> 0 `i `uc ]
[; ;main.c: 962: SSPADD = 9;
"962
[e = _SSPADD -> -> 9 `i `uc ]
[; ;main.c: 963: }
"963
[e :UE 694 ]
}
"965
[v _USART_init `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 965: void USART_init(){
[e :U _USART_init ]
[f ]
[; ;main.c: 966: OpenUSART( 0b01111111 &
[; ;main.c: 967: 0b11111111 &
[; ;main.c: 968: 0b11111110 &
[; ;main.c: 969: 0b11111101 &
[; ;main.c: 970: 0b11111111 &
[; ;main.c: 971: 0b11111111,
[; ;main.c: 972: 25 );
"972
[e ( _OpenUSART (2 , -> & & & & & -> 127 `i -> 255 `i -> 254 `i -> 253 `i -> 255 `i -> 255 `i `uc -> -> 25 `i `ui ]
[; ;main.c: 973: }
"973
[e :UE 695 ]
}
"975
[v _meteo_init_IEEPROM `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 975: void meteo_init_IEEPROM(){
[e :U _meteo_init_IEEPROM ]
[f ]
"977
[v _i `i ~T0 @X0 1 a ]
"978
[v _Addr `uc ~T0 @X0 1 a ]
"979
[v _dataOut `uc ~T0 @X0 1 a ]
[; ;main.c: 977: int i;
[; ;main.c: 978: unsigned char Addr;
[; ;main.c: 979: unsigned char dataOut;
[; ;main.c: 981: for(i=0;i<8;i++){
"981
{
[e = _i -> 0 `i ]
[e $ < _i -> 8 `i 697  ]
[e $U 698  ]
[e :U 697 ]
{
[; ;main.c: 982: Addr = (unsigned char) i;
"982
[e = _Addr -> _i `uc ]
[; ;main.c: 983: dataOut = readIEEPROM(Addr);
"983
[e = _dataOut ( _readIEEPROM (1 _Addr ]
[; ;main.c: 984: if(dataOut!=0xff){
"984
[e $ ! != -> _dataOut `i -> 255 `i 700  ]
{
[; ;main.c: 985: switch(i){
"985
[e $U 702  ]
{
[; ;main.c: 986: case 0:
"986
[e :U 703 ]
[; ;main.c: 987: hours = (int) dataOut;
"987
[e = _hours -> _dataOut `i ]
[; ;main.c: 988: break;
"988
[e $U 701  ]
[; ;main.c: 989: case 1:
"989
[e :U 704 ]
[; ;main.c: 990: minutes = (int) dataOut;
"990
[e = _minutes -> _dataOut `i ]
[; ;main.c: 991: break;
"991
[e $U 701  ]
[; ;main.c: 992: case 2:
"992
[e :U 705 ]
[; ;main.c: 993: PMON = (int) dataOut;
"993
[e = _PMON -> _dataOut `i ]
[; ;main.c: 994: break;
"994
[e $U 701  ]
[; ;main.c: 995: case 3:
"995
[e :U 706 ]
[; ;main.c: 996: TSOM = (int) dataOut;
"996
[e = _TSOM -> _dataOut `i ]
[; ;main.c: 997: break;
"997
[e $U 701  ]
[; ;main.c: 998: case 4:
"998
[e :U 707 ]
[; ;main.c: 999: TINA = (int) dataOut;
"999
[e = _TINA -> _dataOut `i ]
[; ;main.c: 1000: break;
"1000
[e $U 701  ]
[; ;main.c: 1001: case 5:
"1001
[e :U 708 ]
[; ;main.c: 1002: ALAT = (int) dataOut;
"1002
[e = _ALAT -> _dataOut `i ]
[; ;main.c: 1003: break;
"1003
[e $U 701  ]
[; ;main.c: 1004: case 6:
"1004
[e :U 709 ]
[; ;main.c: 1005: ALAL = (int) dataOut;
"1005
[e = _ALAL -> _dataOut `i ]
[; ;main.c: 1006: break;
"1006
[e $U 701  ]
[; ;main.c: 1007: case 7:
"1007
[e :U 710 ]
[; ;main.c: 1008: ALAF = (int) dataOut;
"1008
[e = _ALAF -> _dataOut `i ]
[; ;main.c: 1009: break;
"1009
[e $U 701  ]
[; ;main.c: 1010: default:
"1010
[e :U 711 ]
[; ;main.c: 1011: break;
"1011
[e $U 701  ]
"1012
}
[; ;main.c: 1012: }
[e $U 701  ]
"985
[e :U 702 ]
[e [\ _i , $ -> 0 `i 703
 , $ -> 1 `i 704
 , $ -> 2 `i 705
 , $ -> 3 `i 706
 , $ -> 4 `i 707
 , $ -> 5 `i 708
 , $ -> 6 `i 709
 , $ -> 7 `i 710
 711 ]
"1012
[e :U 701 ]
"1013
}
[e :U 700 ]
"1014
}
"981
[e ++ _i -> 1 `i ]
[e $ < _i -> 8 `i 697  ]
[e :U 698 ]
"1014
}
[; ;main.c: 1013: }
[; ;main.c: 1014: }
[; ;main.c: 1015: }
"1015
[e :UE 696 ]
}
"1017
[v _meteo_init_EEEPROM `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 1017: void meteo_init_EEEPROM(){
[e :U _meteo_init_EEEPROM ]
[f ]
"1019
[v _i `i ~T0 @X0 1 a ]
[v _j `i ~T0 @X0 1 a ]
[v _Addrhi `uc ~T0 @X0 1 a ]
[; ;main.c: 1019: int i, j;
[; ;main.c: 1020: unsigned char Addrhi=0,Addrlo;
"1020
[e = _Addrhi -> -> 0 `i `uc ]
[v _Addrlo `uc ~T0 @X0 1 a ]
"1021
[v _dataOut `uc ~T0 @X0 1 a ]
[; ;main.c: 1021: unsigned char dataOut;
[; ;main.c: 1023: for(i=0;i<4;i++){
"1023
{
[e = _i -> 0 `i ]
[e $ < _i -> 4 `i 713  ]
[e $U 714  ]
[e :U 713 ]
{
[; ;main.c: 1024: for(j=0;j<5;j++){
"1024
{
[e = _j -> 0 `i ]
[e $ < _j -> 5 `i 716  ]
[e $U 717  ]
[e :U 716 ]
{
[; ;main.c: 1025: Addrlo = (unsigned char) 5*i+j;
"1025
[e = _Addrlo -> + * -> -> -> 5 `i `uc `i _i _j `uc ]
[; ;main.c: 1026: dataOut = readEEEPROM(Addrhi,Addrlo);
"1026
[e = _dataOut ( _readEEEPROM (2 , _Addrhi _Addrlo ]
[; ;main.c: 1027: if(dataOut!=0xff){
"1027
[e $ ! != -> _dataOut `i -> 255 `i 719  ]
{
[; ;main.c: 1028: if(i==0 && j==3)
"1028
[e $ ! && == _i -> 0 `i == _j -> 3 `i 720  ]
[; ;main.c: 1029: maxTemperature = (int) dataOut;
"1029
[e = _maxTemperature -> _dataOut `i ]
[e $U 721  ]
"1030
[e :U 720 ]
[; ;main.c: 1030: else if(i==1 && j==3){
[e $ ! && == _i -> 1 `i == _j -> 3 `i 722  ]
{
[; ;main.c: 1031: minTemperature = (int) dataOut;
"1031
[e = _minTemperature -> _dataOut `i ]
"1032
}
[; ;main.c: 1032: }
[e $U 723  ]
"1033
[e :U 722 ]
[; ;main.c: 1033: else if(i==2 && j==4){
[e $ ! && == _i -> 2 `i == _j -> 4 `i 724  ]
{
[; ;main.c: 1034: maxLuminosity = (int) dataOut;
"1034
[e = _maxLuminosity -> _dataOut `i ]
"1035
}
[; ;main.c: 1035: }
[e $U 725  ]
"1036
[e :U 724 ]
[; ;main.c: 1036: else if(i==3 && j==4){
[e $ ! && == _i -> 3 `i == _j -> 4 `i 726  ]
{
[; ;main.c: 1037: minLuminosity = (int) dataOut;
"1037
[e = _minLuminosity -> _dataOut `i ]
"1038
}
[e :U 726 ]
"1039
[e :U 725 ]
[e :U 723 ]
[e :U 721 ]
}
[e :U 719 ]
"1040
}
"1024
[e ++ _j -> 1 `i ]
[e $ < _j -> 5 `i 716  ]
[e :U 717 ]
"1040
}
"1041
}
"1023
[e ++ _i -> 1 `i ]
[e $ < _i -> 4 `i 713  ]
[e :U 714 ]
"1041
}
[; ;main.c: 1038: }
[; ;main.c: 1039: }
[; ;main.c: 1040: }
[; ;main.c: 1041: }
[; ;main.c: 1042: }
"1042
[e :UE 712 ]
}
"1045
[v _timer0_reset `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 1045: void timer0_reset(){
[e :U _timer0_reset ]
[f ]
[; ;main.c: 1048: INTCONbits.TMR0IE = 1;
"1048
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 1051: T0CONbits.TMR0ON = 0;
"1051
[e = . . _T0CONbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 1052: }
"1052
[e :UE 727 ]
}
"1055
[v _main `(v ~T0 @X0 1 ef ]
"1056
{
[; ;main.c: 1055: void main (void)
[; ;main.c: 1056: {
[e :U _main ]
[f ]
"1058
[v _i `i ~T0 @X0 1 a ]
[v _j `i ~T0 @X0 1 a ]
"1059
[v _dataIn `uc ~T0 @X0 1 a ]
[; ;main.c: 1058: int i, j;
[; ;main.c: 1059: unsigned char dataIn=5, dataOut1 = 9, dataOut2 = 0;
[e = _dataIn -> -> 5 `i `uc ]
[v _dataOut1 `uc ~T0 @X0 1 a ]
[e = _dataOut1 -> -> 9 `i `uc ]
[v _dataOut2 `uc ~T0 @X0 1 a ]
[e = _dataOut2 -> -> 0 `i `uc ]
[; ;main.c: 1062: global_init();
"1062
[e ( _global_init ..  ]
[; ;main.c: 1063: RA4_init();
"1063
[e ( _RA4_init ..  ]
[; ;main.c: 1064: LCD_init();
"1064
[e ( _LCD_init ..  ]
[; ;main.c: 1065: timer1_init();
"1065
[e ( _timer1_init ..  ]
[; ;main.c: 1066: buzzer_init();
"1066
[e ( _buzzer_init ..  ]
[; ;main.c: 1067: RBO_init();
"1067
[e ( _RBO_init ..  ]
[; ;main.c: 1068: TC74_init();
"1068
[e ( _TC74_init ..  ]
[; ;main.c: 1069: USART_init();
"1069
[e ( _USART_init ..  ]
[; ;main.c: 1073: meteo_init_EEEPROM();
"1073
[e ( _meteo_init_EEEPROM ..  ]
[; ;main.c: 1076: displayInterface(mode, status);
"1076
[e ( _displayInterface (2 , _mode _status ]
[; ;main.c: 1077: while(1){
"1077
[e :U 730 ]
{
[; ;main.c: 1079: if(goToSleep){
"1079
[e $ ! != _goToSleep -> 0 `i 732  ]
{
[; ;main.c: 1081: WriteCmdXLCD(0b00001011);
"1081
[e ( _WriteCmdXLCD (1 -> -> 11 `i `uc ]
[; ;main.c: 1082: while(BusyXLCD());
"1082
[e $U 733  ]
[e :U 734 ]
[e :U 733 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 734  ]
[e :U 735 ]
"1084
}
[; ;main.c: 1084: }
[e $U 736  ]
"1085
[e :U 732 ]
[; ;main.c: 1085: else{
{
[; ;main.c: 1087: if(updateDisplay){displayInterface(mode,status);updateDisplay=0;}
"1087
[e $ ! != _updateDisplay -> 0 `i 737  ]
{
[e ( _displayInterface (2 , _mode _status ]
[e = _updateDisplay -> 0 `i ]
}
[e :U 737 ]
"1088
}
[e :U 736 ]
[; ;main.c: 1088: }
[; ;main.c: 1091: for(i=0;i<4;i++){
"1091
{
[e = _i -> 0 `i ]
[e $ < _i -> 4 `i 738  ]
[e $U 739  ]
[e :U 738 ]
{
[; ;main.c: 1092: if(updateExternalEEPROM[i]){
"1092
[e $ ! != *U + &U _updateExternalEEPROM * -> -> _i `ui `ux -> -> # *U &U _updateExternalEEPROM `ui `ux -> 0 `i 741  ]
{
[; ;main.c: 1093: for(j=0;j<5;j++){
"1093
{
[e = _j -> 0 `i ]
[e $ < _j -> 5 `i 742  ]
[e $U 743  ]
[e :U 742 ]
{
[; ;main.c: 1094: Addrlo = (unsigned char) 5*i+j;
"1094
[e = _Addrlo -> + * -> -> -> 5 `i `uc `i _i _j `uc ]
[; ;main.c: 1095: writeEEEPROM(Addrhi,Addrlo,dataInEEEPROM[i][j]);
"1095
[e ( _writeEEEPROM (3 , , _Addrhi _Addrlo *U + &U *U + &U _dataInEEEPROM * -> -> _i `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux * -> -> _j `ui `ux -> -> # *U &U *U + &U _dataInEEEPROM * -> -> _i `ui `ux -> * -> # *U &U *U &U _dataInEEEPROM `ui -> -> 5 `i `ui `ux `ui `ux ]
[; ;main.c: 1096: DelayExternalEEPROM();
"1096
[e ( _DelayExternalEEPROM ..  ]
[; ;main.c: 1097: dataOut1=readEEEPROM(Addrhi,Addrlo);
"1097
[e = _dataOut1 ( _readEEEPROM (2 , _Addrhi _Addrlo ]
"1098
}
"1093
[e ++ _j -> 1 `i ]
[e $ < _j -> 5 `i 742  ]
[e :U 743 ]
"1098
}
"1099
}
[e :U 741 ]
"1100
}
"1091
[e ++ _i -> 1 `i ]
[e $ < _i -> 4 `i 738  ]
[e :U 739 ]
"1100
}
[; ;main.c: 1098: }
[; ;main.c: 1099: }
[; ;main.c: 1100: }
[; ;main.c: 1102: if(updateIEEPROM){
"1102
[e $ ! != _updateIEEPROM -> 0 `i 745  ]
{
[; ;main.c: 1103: writeIEEPROM(0,hours);
"1103
[e ( _writeIEEPROM (2 , -> -> 0 `i `uc -> _hours `uc ]
[; ;main.c: 1104: writeIEEPROM(1,minutes);
"1104
[e ( _writeIEEPROM (2 , -> -> 1 `i `uc -> _minutes `uc ]
[; ;main.c: 1105: writeIEEPROM(2,PMON);
"1105
[e ( _writeIEEPROM (2 , -> -> 2 `i `uc -> _PMON `uc ]
[; ;main.c: 1106: writeIEEPROM(3,TSOM);
"1106
[e ( _writeIEEPROM (2 , -> -> 3 `i `uc -> _TSOM `uc ]
[; ;main.c: 1107: writeIEEPROM(4,TINA);
"1107
[e ( _writeIEEPROM (2 , -> -> 4 `i `uc -> _TINA `uc ]
[; ;main.c: 1108: writeIEEPROM(5,ALAT);
"1108
[e ( _writeIEEPROM (2 , -> -> 5 `i `uc -> _ALAT `uc ]
[; ;main.c: 1109: writeIEEPROM(6,ALAL);
"1109
[e ( _writeIEEPROM (2 , -> -> 6 `i `uc -> _ALAL `uc ]
[; ;main.c: 1110: writeIEEPROM(7,ALAF);
"1110
[e ( _writeIEEPROM (2 , -> -> 7 `i `uc -> _ALAF `uc ]
[; ;main.c: 1111: updateIEEPROM=0;
"1111
[e = _updateIEEPROM -> 0 `i ]
"1112
}
[e :U 745 ]
"1114
}
[e :U 729 ]
"1077
[e $U 730  ]
[e :U 731 ]
[; ;main.c: 1112: }
[; ;main.c: 1114: }
[; ;main.c: 1116: return;
"1116
[e $UE 728  ]
[; ;main.c: 1117: }
"1117
[e :UE 728 ]
}
[p f _sprintf 8388736 ]
[a 2C 48 37 100 0 ]
[a 6C 48 37 100 0 ]
[a 10C 48 37 100 0 ]
[a 21C 48 37 100 0 ]
[a 23C 48 37 100 0 ]
[a 25C 48 37 100 0 ]
[a 3C 37 100 0 ]
[a 7C 37 100 0 ]
[a 11C 37 100 0 ]
[a 22C 37 100 0 ]
[a 24C 37 100 0 ]
[a 26C 37 100 0 ]
[a 30C 37 100 0 ]
[a 31C 37 100 0 ]
[a 32C 37 100 0 ]
[a 33C 37 100 0 ]
[a 34C 109 97 105 110 46 99 0 ]
[a 36C 109 97 105 110 46 99 0 ]
[a 38C 109 97 105 110 46 99 0 ]
[a 40C 109 97 105 110 46 99 0 ]
[a 42C 109 97 105 110 46 99 0 ]
[a 19C 97 0 ]
[a 14C 84 0 ]
[a 12C 109 77 0 ]
[a 16C 76 0 ]
[a 28C 76 0 ]
[a 41C 111 112 101 114 61 61 48 120 70 69 0 ]
[a 37C 111 112 101 114 33 61 48 120 70 69 0 ]
[a 35C 111 112 101 114 61 61 48 120 70 68 0 ]
[a 27C 67 0 ]
[a 18C 65 0 ]
[a 4C 58 0 ]
[a 8C 58 0 ]
[a 39C 49 61 61 48 0 ]
[a 43C 49 61 61 48 0 ]
[a 13C 32 32 0 ]
[a 15C 32 0 ]
[a 17C 32 0 ]
[a 1C 0 0 ]
[a 5C 0 0 ]
[a 9C 0 0 ]
[a 20C 0 0 ]
[a 29C 0 0 ]
