m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1
vadd_sub
!s110 1698491686
!i10b 1
!s100 P[^^PKHNVPS62nRSmRACz0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ib52A81dV<C>ezHR75RP9?0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1693639150
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v
!i122 100
L0 1 31
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1698491686.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vALU_Decoder
Z7 !s110 1698491687
!i10b 1
!s100 j0Z9QdV2:m4hmkzI?LNkg3
R1
Iae>KD<0[AQh;Y:1M9[@gP2
R2
R0
w1695452192
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v
!i122 101
L0 1 35
R4
r1
!s85 0
31
Z8 !s108 1698491687.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v|
!i113 1
R5
R6
n@a@l@u_@decoder
vALU_RISCv
R7
!i10b 1
!s100 1R4Wemh2]BF^^VCl^[IQ81
R1
I_k1;OKW<UT]R2kaJlLFd83
R2
R0
w1698333836
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v
!i122 102
L0 1 33
R4
r1
!s85 0
31
R8
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v|
!i113 1
R5
R6
n@a@l@u_@r@i@s@cv
vAND_1bit_2inp
Z9 !s110 1698491690
!i10b 1
!s100 WIl8GC]O`<I^O]g2K9Em31
R1
Il=<TkFP`0MF>D0?B2zVMP0
R2
R0
R3
Z10 8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v
Z11 FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v
!i122 108
L0 19 5
R4
r1
!s85 0
31
Z12 !s108 1698491690.000000
Z13 !s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v|
Z14 !s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v|
!i113 1
R5
R6
n@a@n@d_1bit_2inp
vAND_1bit_3inp
R9
!i10b 1
!s100 l:>Tn8PFXo_K_e?@V<KFn1
R1
IPI;l<DV?=SVT9Kfi::OOn0
R2
R0
R3
R10
R11
!i122 108
L0 13 5
R4
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R6
n@a@n@d_1bit_3inp
vbitwiseAND
Z15 !s110 1698491688
!i10b 1
!s100 TH2kcQ;WU[^=554nE3Aif2
R1
I4dX49VciVB?RHQXB_jUI<3
R2
R0
R3
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v
!i122 103
Z16 L0 1 19
R4
r1
!s85 0
31
R8
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v|
!i113 1
R5
R6
nbitwise@a@n@d
vcontrol_unit
R15
!i10b 1
!s100 QHjz8:jX9g0]M[JS5EBU80
R1
IVfWjLmb23KUCgz5lJ5?;g2
R2
R0
w1698431284
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v
!i122 104
L0 1 72
R4
r1
!s85 0
31
Z17 !s108 1698491688.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v|
!i113 1
R5
R6
vDFlipFlop
R15
!i10b 1
!s100 <7Yc1D_6VIdiG3cTHR<<M3
R1
IXWH_l<H0HO;PZ8HRXflkM1
R2
R0
w1695403362
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v
!i122 105
L0 3 12
R4
r1
!s85 0
31
R17
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v|
!i113 1
R5
R6
n@d@flip@flop
vDisplayDriver
!s110 1698323428
!i10b 1
!s100 nPja`IF;ETl`D5TPc^IFM2
R1
In>]kA[CYOdfZlHnWm3hQ10
R2
R0
w1697945427
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/DisplayDriver.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/DisplayDriver.v
!i122 52
L0 22 194
R4
r1
!s85 0
31
Z18 !s108 1698323428.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/DisplayDriver.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/DisplayDriver.v|
!i113 1
R5
R6
n@display@driver
vExtender
Z19 !s110 1698491689
!i10b 1
!s100 dzA4][>PIfzPWm7YIDK8a0
R1
IWF;mMY>IGUL]zEPg?2LOD3
R2
R0
Z20 w1698257985
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v
!i122 106
L0 1 15
R4
r1
!s85 0
31
Z21 !s108 1698491689.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v|
!i113 1
R5
R6
n@extender
vfulladder
R19
!i10b 1
!s100 8idW@Khk:dW5jdk7`_H_o3
R1
IZ7kTiAbcFUd4iI<=^cWUC0
R2
R0
w1697785318
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v
!i122 107
L0 1 4
R4
r1
!s85 0
31
R21
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v|
!i113 1
R5
R6
vInstr_Decoder
R9
!i10b 1
!s100 8UkB8M>m6JgHzXUkd7Q9g0
R1
Iz18bYiHh5aESb5N0PBEYK0
R2
R0
R20
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v
!i122 109
L0 1 16
R4
r1
!s85 0
31
R12
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v|
!i113 1
R5
R6
n@instr_@decoder
vMain_Decoder
Z22 !s110 1698491691
!i10b 1
!s100 GFN:[6BDSD2e@oP:X^2gM1
R1
Ijm<EhngCa==WW7MWkmF;72
R2
R0
w1698489741
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v
!i122 110
L0 1 197
R4
r1
!s85 0
31
Z23 !s108 1698491691.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v|
!i113 1
R5
R6
n@main_@decoder
vMemory
R22
!i10b 1
!s100 0[?cWoQLRO5>?5:DieO:32
R1
I;o3bg@]JHYAd?P[[C@72j1
R2
R0
w1698432600
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v
!i122 111
L0 2 122
R4
r1
!s85 0
31
R23
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v|
!i113 1
R5
R6
n@memory
vMUX2x1_1bit
Z24 !s110 1698491692
!i10b 1
!s100 ]8cmfhP:aI0e5Zz?@gJRN2
R1
I<FeX::CVfkDdHo<a3T9G=3
R2
R0
Z25 w1695398609
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v
!i122 112
Z26 L0 1 7
R4
r1
!s85 0
31
R23
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v|
!i113 1
R5
R6
n@m@u@x2x1_1bit
vMUX2x1_32bit
R24
!i10b 1
!s100 Am`PiQVh1kWRRITI[WzXT1
R1
IOZ5eBa:k3bEG>7[lzX[;k0
R2
R0
R25
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v
!i122 113
R26
R4
r1
!s85 0
31
Z27 !s108 1698491692.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v|
!i113 1
R5
R6
n@m@u@x2x1_32bit
vMUX4x1_32bit
Z28 !s110 1698491693
!i10b 1
!s100 EH<54Uo>zT:bbLA28aTN43
R1
IaBLBO1HDETkh@U@`0`nfC2
R2
R0
w1695399414
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v
!i122 114
L0 1 18
R4
r1
!s85 0
31
R27
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v|
!i113 1
R5
R6
n@m@u@x4x1_32bit
vMUX8x1_32bit
R28
!i10b 1
!s100 a;<WRz[59VBF>=]6e[iG81
R1
IK7aE^Z9:`d;N8h22?Bjjg0
R2
R0
R25
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v
!i122 115
L0 1 22
R4
r1
!s85 0
31
Z29 !s108 1698491693.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v|
!i113 1
R5
R6
n@m@u@x8x1_32bit
vNOT_32bit
R28
!i10b 1
!s100 YQ]fW?zP49XPcz3C>AkHj3
R1
IQ;c=JUnSkV4FRaf3`3NMO3
R2
R0
R3
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v
!i122 116
Z30 L0 1 8
R4
r1
!s85 0
31
R29
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v|
!i113 1
R5
R6
n@n@o@t_32bit
vprocessor
!s110 1698491694
!i10b 1
!s100 i<[cNZaEBOD`m<J@On_<02
R1
IkiknGn^eTehT3c<]3fg]@3
R2
R0
w1698430999
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v
!i122 117
L0 1 116
R4
r1
!s85 0
31
Z31 !s108 1698491694.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v|
!i113 1
R5
R6
vRAM
Z32 !s110 1698491695
!i10b 1
!s100 Jd:hdmB4eON4SD`?3T`W;2
R1
If6zgH0gU1>kNS]m<BVbV43
R2
R0
w1698429471
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v
!i122 118
L0 2 32
R4
r1
!s85 0
31
R31
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v|
!i113 1
R5
R6
n@r@a@m
vreg_file
R32
!i10b 1
!s100 =kiHHNz]LIND`;`XgQnQc2
R1
Ig=1R8lM_h?PkTnmWF=Zzh0
R2
R0
w1698338576
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v
!i122 119
L0 1 41
R4
r1
!s85 0
31
!s108 1698491695.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v|
!i113 1
R5
R6
vregister_1bit
Z33 !s110 1698491696
!i10b 1
!s100 V7=NA4;7]o6[Wa^7:oaiz3
R1
IXTj=Bf0gMH]6<=i[^mh7[2
R2
R0
w1695403612
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v
!i122 120
L0 1 12
R4
r1
!s85 0
31
Z34 !s108 1698491696.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v|
!i113 1
R5
R6
vregister_32bit
R33
!i10b 1
!s100 5]U:fOL`hRKBEQN_3:NQ@3
R1
I<3Z7W8a0z[7dnkWSngN>h2
R2
R0
R25
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v
!i122 121
R16
R4
r1
!s85 0
31
R34
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v|
!i113 1
R5
R6
vROM
!s110 1698492781
!i10b 1
!s100 ^4M]@Xm:BRLheUWcGZA0?0
R1
IcAJlPBLeUa4bWG8_8N8Yj0
R2
R0
w1698492767
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v
!i122 127
L0 1 36
R4
r1
!s85 0
31
!s108 1698492781.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v|
!i113 1
R5
R6
n@r@o@m
vScreen_Memory
!s110 1698491697
!i10b 1
!s100 [YkPmiOfm61B>P`c;1NJg3
R1
I;=hfCeOZOn7j[P`0EfVkA0
R2
R0
w1698434223
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v
!i122 123
L0 1 48
R4
r1
!s85 0
31
!s108 1698491697.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v|
!i113 1
R5
R6
n@screen_@memory
vTB_ALU_RISCv
!s110 1698328034
!i10b 1
!s100 6_YT2OGedK=Z3gQ]lUUIL2
R1
Id1Q<5W;=lmm<KRkI1RWe=0
R2
R0
w1698328031
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
!i122 61
L0 1 93
R4
r1
!s85 0
31
!s108 1698328034.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!i113 1
R5
R6
n@t@b_@a@l@u_@r@i@s@cv
vTB_Processor
!s110 1698491755
!i10b 1
!s100 b2YD^j=EUZamVANa=?_DA0
R1
IA<Q;Cde6PfniNYNY4E3jl0
R2
R0
w1698489749
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v
!i122 126
L0 2 34
R4
r1
!s85 0
31
!s108 1698491755.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v|
!i113 1
R5
R6
n@t@b_@processor
vTMDS_encoder
!s110 1698323429
!i10b 1
!s100 Ve0>PDR9oY`?BnMMz[Y=C2
R1
I]@?:6EdhiGFOWef2XL`V02
R2
R0
w1697945456
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TMDS_encoder.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TMDS_encoder.v
!i122 53
L0 22 24
R4
r1
!s85 0
31
R18
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TMDS_encoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TMDS_encoder.v|
!i113 1
R5
R6
n@t@m@d@s_encoder
vXNOR_1bit_3inp
R9
!i10b 1
!s100 YPLkGUgSdLn`_H3F9nB?T0
R1
IWCQO[OWn=eg?=9d2e:_S?2
R2
R0
R3
R10
R11
!i122 108
L0 7 5
R4
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R6
n@x@n@o@r_1bit_3inp
vXOR_1bit_2inp
R9
!i10b 1
!s100 NV6``F6zDBFf:hiAPVk3l1
R1
I6NO[4FFO1T>5NIkzE`Y`f3
R2
R0
R3
R10
R11
!i122 108
L0 1 5
R4
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R6
n@x@o@r_1bit_2inp
vzero_extender
!s110 1698491698
!i10b 1
!s100 A4cUh?[n4nA^DfS9WzZV;1
R1
I4QWV6;6R]<?mJ=7TnmDZj0
R2
R0
R3
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v
!i122 124
R30
R4
r1
!s85 0
31
!s108 1698491698.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v|
!i113 1
R5
R6
