 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Thu Dec  3 11:26:56 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          3.40
  Critical Path Slack:           0.00
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1435
  Leaf Cell Count:               1344
  Buf/Inv Cell Count:             335
  Buf Cell Count:                  63
  Inv Cell Count:                 272
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1059
  Sequential Cell Count:          285
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2754.412699
  Noncombinational Area:  1912.941935
  Buf/Inv Area:            482.873608
  Total Buffer Area:           137.24
  Total Inverter Area:         345.64
  Macro/Black Box Area:      0.000000
  Net Area:                686.089512
  -----------------------------------
  Cell Area:              4667.354634
  Design Area:            5353.444146


  Design Rules
  -----------------------------------
  Total Number of Nets:          1569
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.46
  Logic Optimization:                  3.41
  Mapping Optimization:                7.63
  -----------------------------------------
  Overall Compile Time:               17.73
  Overall Compile Wall Clock Time:    17.85

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
