Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 16:27:00 2025
| Host         : C27-5CG31326RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: TDM_clockdiv_inst/f_clk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockdiv_inst/f_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.859        0.000                      0                   64        0.264        0.000                      0                   64        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.859        0.000                      0                   64        0.264        0.000                      0                   64        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 TDM_clockdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.828ns (20.118%)  route 3.288ns (79.882%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.139    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  TDM_clockdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.452    TDM_clockdiv_inst/f_count_reg_n_0_[5]
    SLICE_X63Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.576 r  TDM_clockdiv_inst/f_count[30]_i_9__0/O
                         net (fo=1, routed)           0.645     7.221    TDM_clockdiv_inst/f_count[30]_i_9__0_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.345 r  TDM_clockdiv_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          1.785     9.131    TDM_clockdiv_inst/f_count[30]_i_3__0_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     9.255 r  TDM_clockdiv_inst/f_count[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.255    TDM_clockdiv_inst/f_count[29]
    SLICE_X63Y89         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[29]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)        0.029    15.114    TDM_clockdiv_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 clockdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.890ns (21.763%)  route 3.199ns (78.237%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    clockdiv_inst/CLK
    SLICE_X60Y89         FDCE                                         r  clockdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  clockdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           0.988     6.650    clockdiv_inst/f_count_reg_n_0_[21]
    SLICE_X62Y90         LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clockdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.586     7.360    clockdiv_inst/f_count[30]_i_6_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.484 r  clockdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.625     9.109    clockdiv_inst/f_count[30]_i_3_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.124     9.233 r  clockdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     9.233    clockdiv_inst/f_clk_i_1_n_0
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.844    clockdiv_inst/CLK
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_clk_reg/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y85         FDCE (Setup_fdce_C_D)        0.029    15.110    clockdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 TDM_clockdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.856ns (20.658%)  route 3.288ns (79.342%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.139    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  TDM_clockdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.452    TDM_clockdiv_inst/f_count_reg_n_0_[5]
    SLICE_X63Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.576 r  TDM_clockdiv_inst/f_count[30]_i_9__0/O
                         net (fo=1, routed)           0.645     7.221    TDM_clockdiv_inst/f_count[30]_i_9__0_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.345 r  TDM_clockdiv_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          1.785     9.131    TDM_clockdiv_inst/f_count[30]_i_3__0_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.152     9.283 r  TDM_clockdiv_inst/f_count[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.283    TDM_clockdiv_inst/f_count[30]
    SLICE_X63Y89         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[30]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)        0.075    15.160    TDM_clockdiv_inst/f_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 clockdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv_inst/f_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.890ns (21.769%)  route 3.198ns (78.231%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    clockdiv_inst/CLK
    SLICE_X60Y89         FDCE                                         r  clockdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  clockdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           0.988     6.650    clockdiv_inst/f_count_reg_n_0_[21]
    SLICE_X62Y90         LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clockdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.586     7.360    clockdiv_inst/f_count[30]_i_6_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.484 r  clockdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.624     9.108    clockdiv_inst/f_count[30]_i_3_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.124     9.232 r  clockdiv_inst/f_count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.232    clockdiv_inst/f_count[6]
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.844    clockdiv_inst/CLK
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_count_reg[6]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y85         FDCE (Setup_fdce_C_D)        0.031    15.112    clockdiv_inst/f_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 clockdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv_inst/f_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.918ns (22.301%)  route 3.198ns (77.699%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    clockdiv_inst/CLK
    SLICE_X60Y89         FDCE                                         r  clockdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  clockdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           0.988     6.650    clockdiv_inst/f_count_reg_n_0_[21]
    SLICE_X62Y90         LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clockdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.586     7.360    clockdiv_inst/f_count[30]_i_6_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.484 r  clockdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.624     9.108    clockdiv_inst/f_count[30]_i_3_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.152     9.260 r  clockdiv_inst/f_count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.260    clockdiv_inst/f_count[8]
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.844    clockdiv_inst/CLK
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_count_reg[8]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y85         FDCE (Setup_fdce_C_D)        0.075    15.156    clockdiv_inst/f_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 TDM_clockdiv_inst/f_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  TDM_clockdiv_inst/f_count_reg[18]/Q
                         net (fo=2, routed)           0.702     6.299    TDM_clockdiv_inst/f_count_reg_n_0_[18]
    SLICE_X63Y86         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  TDM_clockdiv_inst/f_count[30]_i_7__0/O
                         net (fo=1, routed)           0.800     7.223    TDM_clockdiv_inst/f_count[30]_i_7__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.347 r  TDM_clockdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.728     9.075    TDM_clockdiv_inst/f_count[30]_i_2_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.199 r  TDM_clockdiv_inst/f_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.199    TDM_clockdiv_inst/f_count[5]
    SLICE_X63Y83         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502    14.843    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[5]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.029    15.109    TDM_clockdiv_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 TDM_clockdiv_inst/f_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.856ns (20.952%)  route 3.230ns (79.048%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  TDM_clockdiv_inst/f_count_reg[18]/Q
                         net (fo=2, routed)           0.702     6.299    TDM_clockdiv_inst/f_count_reg_n_0_[18]
    SLICE_X63Y86         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  TDM_clockdiv_inst/f_count[30]_i_7__0/O
                         net (fo=1, routed)           0.800     7.223    TDM_clockdiv_inst/f_count[30]_i_7__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.347 r  TDM_clockdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.728     9.075    TDM_clockdiv_inst/f_count[30]_i_2_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     9.227 r  TDM_clockdiv_inst/f_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.227    TDM_clockdiv_inst/f_count[7]
    SLICE_X63Y83         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502    14.843    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[7]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.075    15.155    TDM_clockdiv_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 TDM_clockdiv_inst/f_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.828ns (20.536%)  route 3.204ns (79.464%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  TDM_clockdiv_inst/f_count_reg[18]/Q
                         net (fo=2, routed)           0.702     6.299    TDM_clockdiv_inst/f_count_reg_n_0_[18]
    SLICE_X63Y86         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  TDM_clockdiv_inst/f_count[30]_i_7__0/O
                         net (fo=1, routed)           0.800     7.223    TDM_clockdiv_inst/f_count[30]_i_7__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.347 r  TDM_clockdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.703     9.050    TDM_clockdiv_inst/f_count[30]_i_2_n_0
    SLICE_X63Y82         LUT4 (Prop_lut4_I0_O)        0.124     9.174 r  TDM_clockdiv_inst/f_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.174    TDM_clockdiv_inst/f_count[1]
    SLICE_X63Y82         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501    14.842    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[1]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)        0.029    15.108    TDM_clockdiv_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 TDM_clockdiv_inst/f_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.596%)  route 3.192ns (79.404%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  TDM_clockdiv_inst/f_count_reg[13]/Q
                         net (fo=2, routed)           0.857     6.455    TDM_clockdiv_inst/f_count_reg_n_0_[13]
    SLICE_X63Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.579 r  TDM_clockdiv_inst/f_count[30]_i_10__0/O
                         net (fo=1, routed)           0.650     7.229    TDM_clockdiv_inst/f_count[30]_i_10__0_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  TDM_clockdiv_inst/f_count[30]_i_4__0/O
                         net (fo=31, routed)          1.685     9.038    TDM_clockdiv_inst/f_count[30]_i_4__0_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I2_O)        0.124     9.162 r  TDM_clockdiv_inst/f_count[25]_i_1__0/O
                         net (fo=1, routed)           0.000     9.162    TDM_clockdiv_inst/f_count[25]
    SLICE_X63Y88         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506    14.847    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[25]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)        0.029    15.113    TDM_clockdiv_inst/f_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 TDM_clockdiv_inst/f_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.856ns (21.084%)  route 3.204ns (78.916%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  TDM_clockdiv_inst/f_count_reg[18]/Q
                         net (fo=2, routed)           0.702     6.299    TDM_clockdiv_inst/f_count_reg_n_0_[18]
    SLICE_X63Y86         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  TDM_clockdiv_inst/f_count[30]_i_7__0/O
                         net (fo=1, routed)           0.800     7.223    TDM_clockdiv_inst/f_count[30]_i_7__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.347 r  TDM_clockdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.703     9.050    TDM_clockdiv_inst/f_count[30]_i_2_n_0
    SLICE_X63Y82         LUT4 (Prop_lut4_I0_O)        0.152     9.202 r  TDM_clockdiv_inst/f_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.202    TDM_clockdiv_inst/f_count[3]
    SLICE_X63Y82         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501    14.842    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[3]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)        0.075    15.154    TDM_clockdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  5.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TDM_clockdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  TDM_clockdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  TDM_clockdiv_inst/f_clk_reg/Q
                         net (fo=3, routed)           0.175     1.810    TDM_clockdiv_inst/w_clk_tdm
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.855 r  TDM_clockdiv_inst/f_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    TDM_clockdiv_inst/f_clk_i_1__0_n_0
    SLICE_X64Y82         FDRE                                         r  TDM_clockdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.983    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  TDM_clockdiv_inst/f_clk_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.120     1.590    TDM_clockdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clockdiv_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.473    clockdiv_inst/CLK
    SLICE_X64Y87         FDCE                                         r  clockdiv_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.164     1.637 f  clockdiv_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.192     1.829    clockdiv_inst/f_count_reg_n_0_[0]
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  clockdiv_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    clockdiv_inst/f_count[0]
    SLICE_X64Y87         FDCE                                         r  clockdiv_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     1.987    clockdiv_inst/CLK
    SLICE_X64Y87         FDCE                                         r  clockdiv_inst/f_count_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X64Y87         FDCE (Hold_fdce_C_D)         0.120     1.593    clockdiv_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 TDM_clockdiv_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  TDM_clockdiv_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.232     1.844    TDM_clockdiv_inst/f_count_reg_n_0_[0]
    SLICE_X63Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  TDM_clockdiv_inst/f_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    TDM_clockdiv_inst/f_count[0]
    SLICE_X63Y82         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.983    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.092     1.562    TDM_clockdiv_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 clockdiv_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.258ns (49.733%)  route 0.261ns (50.267%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.471    clockdiv_inst/CLK
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.164     1.635 f  clockdiv_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.125     1.760    clockdiv_inst/f_count_reg_n_0_[1]
    SLICE_X60Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.805 r  clockdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.136     1.941    clockdiv_inst/f_count[30]_i_4_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I1_O)        0.049     1.990 r  clockdiv_inst/f_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.990    clockdiv_inst/f_count[7]
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X60Y85         FDCE (Hold_fdce_C_D)         0.131     1.602    clockdiv_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 clockdiv_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv_inst/f_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.254ns (49.343%)  route 0.261ns (50.657%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.471    clockdiv_inst/CLK
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.164     1.635 f  clockdiv_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.125     1.760    clockdiv_inst/f_count_reg_n_0_[1]
    SLICE_X60Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.805 r  clockdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.136     1.941    clockdiv_inst/f_count[30]_i_4_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.986 r  clockdiv_inst/f_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.986    clockdiv_inst/f_count[5]
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X60Y85         FDCE (Hold_fdce_C_D)         0.121     1.592    clockdiv_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 clockdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.135%)  route 0.302ns (61.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.471    clockdiv_inst/CLK
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clockdiv_inst/f_clk_reg/Q
                         net (fo=8, routed)           0.302     1.914    clockdiv_inst/led_OBUF[0]
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.959 r  clockdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.959    clockdiv_inst/f_clk_i_1_n_0
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_clk_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X59Y85         FDCE (Hold_fdce_C_D)         0.091     1.562    clockdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 TDM_clockdiv_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.275ns (49.015%)  route 0.286ns (50.985%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.128     1.600 f  TDM_clockdiv_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.100     1.700    TDM_clockdiv_inst/f_count_reg_n_0_[9]
    SLICE_X63Y84         LUT5 (Prop_lut5_I2_O)        0.098     1.798 r  TDM_clockdiv_inst/f_count[30]_i_4__0/O
                         net (fo=31, routed)          0.186     1.984    TDM_clockdiv_inst/f_count[30]_i_4__0_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I2_O)        0.049     2.033 r  TDM_clockdiv_inst/f_count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.033    TDM_clockdiv_inst/f_count[9]
    SLICE_X63Y84         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.857     1.985    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.107     1.579    TDM_clockdiv_inst/f_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 TDM_clockdiv_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDM_clockdiv_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.271ns (48.648%)  route 0.286ns (51.351%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.128     1.600 f  TDM_clockdiv_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.100     1.700    TDM_clockdiv_inst/f_count_reg_n_0_[9]
    SLICE_X63Y84         LUT5 (Prop_lut5_I2_O)        0.098     1.798 r  TDM_clockdiv_inst/f_count[30]_i_4__0/O
                         net (fo=31, routed)          0.186     1.984    TDM_clockdiv_inst/f_count[30]_i_4__0_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I2_O)        0.045     2.029 r  TDM_clockdiv_inst/f_count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.029    TDM_clockdiv_inst/f_count[11]
    SLICE_X63Y84         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.857     1.985    TDM_clockdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  TDM_clockdiv_inst/f_count_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.092     1.564    TDM_clockdiv_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 clockdiv_inst/f_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.471    clockdiv_inst/CLK
    SLICE_X60Y86         FDCE                                         r  clockdiv_inst/f_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  clockdiv_inst/f_count_reg[11]/Q
                         net (fo=2, routed)           0.060     1.695    clockdiv_inst/f_count_reg_n_0_[11]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.806 r  clockdiv_inst/f_count0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.972    clockdiv_inst/data0[11]
    SLICE_X60Y86         LUT4 (Prop_lut4_I3_O)        0.108     2.080 r  clockdiv_inst/f_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.080    clockdiv_inst/f_count[11]
    SLICE_X60Y86         FDCE                                         r  clockdiv_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y86         FDCE                                         r  clockdiv_inst/f_count_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X60Y86         FDCE (Hold_fdce_C_D)         0.121     1.592    clockdiv_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 clockdiv_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.264%)  route 0.390ns (60.736%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.471    clockdiv_inst/CLK
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.164     1.635 f  clockdiv_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.125     1.760    clockdiv_inst/f_count_reg_n_0_[1]
    SLICE_X60Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.805 r  clockdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.265     2.070    clockdiv_inst/f_count[30]_i_4_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I1_O)        0.043     2.113 r  clockdiv_inst/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.113    clockdiv_inst/f_count[4]
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X60Y85         FDCE (Hold_fdce_C_D)         0.131     1.602    clockdiv_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.511    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y82   TDM_clockdiv_inst/f_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y82   TDM_clockdiv_inst/f_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   TDM_clockdiv_inst/f_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   TDM_clockdiv_inst/f_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   TDM_clockdiv_inst/f_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   TDM_clockdiv_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82   TDM_clockdiv_inst/f_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82   TDM_clockdiv_inst/f_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   TDM_clockdiv_inst/f_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   TDM_clockdiv_inst/f_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82   TDM_clockdiv_inst/f_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82   TDM_clockdiv_inst/f_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   TDM_clockdiv_inst/f_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   TDM_clockdiv_inst/f_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   TDM_clockdiv_inst/f_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_inst_1/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.907ns  (logic 4.649ns (42.630%)  route 6.257ns (57.370%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  controller_inst_1/current_floor_reg[1]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst_1/current_floor_reg[1]/Q
                         net (fo=6, routed)           1.013     1.531    controller_inst_1/current_floor[1]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.124     1.655 r  controller_inst_1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.526     2.180    controller_inst_2/seg_OBUF[0]_inst_i_1_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I4_O)        0.124     2.304 r  controller_inst_2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.973     3.277    controller_inst_2/w_curr_digit[2]
    SLICE_X64Y71         LUT4 (Prop_lut4_I2_O)        0.148     3.425 r  controller_inst_2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.746     7.171    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735    10.907 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.907    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_1/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.488ns  (logic 4.651ns (44.343%)  route 5.837ns (55.657%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  controller_inst_1/current_floor_reg[1]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst_1/current_floor_reg[1]/Q
                         net (fo=6, routed)           1.013     1.531    controller_inst_1/current_floor[1]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.124     1.655 r  controller_inst_1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.526     2.180    controller_inst_2/seg_OBUF[0]_inst_i_1_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I4_O)        0.124     2.304 r  controller_inst_2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.971     3.275    controller_inst_2/w_curr_digit[2]
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.150     3.425 r  controller_inst_2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.328     6.753    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    10.488 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.488    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_1/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.288ns  (logic 4.394ns (42.714%)  route 5.894ns (57.286%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  controller_inst_1/current_floor_reg[1]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst_1/current_floor_reg[1]/Q
                         net (fo=6, routed)           1.013     1.531    controller_inst_1/current_floor[1]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.124     1.655 r  controller_inst_1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.526     2.180    controller_inst_2/seg_OBUF[0]_inst_i_1_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I4_O)        0.124     2.304 r  controller_inst_2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827     3.132    controller_inst_2/w_curr_digit[2]
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.124     3.256 r  controller_inst_2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.528     6.784    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.288 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.288    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_1/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.270ns  (logic 4.425ns (43.087%)  route 5.845ns (56.913%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  controller_inst_1/current_floor_reg[1]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst_1/current_floor_reg[1]/Q
                         net (fo=6, routed)           1.013     1.531    controller_inst_1/current_floor[1]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.124     1.655 r  controller_inst_1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.526     2.180    controller_inst_2/seg_OBUF[0]_inst_i_1_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I4_O)        0.124     2.304 r  controller_inst_2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.971     3.275    controller_inst_2/w_curr_digit[2]
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.124     3.399 r  controller_inst_2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.336     6.735    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.270 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.270    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_1/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 4.419ns (43.049%)  route 5.846ns (56.951%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  controller_inst_1/current_floor_reg[1]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst_1/current_floor_reg[1]/Q
                         net (fo=6, routed)           1.013     1.531    controller_inst_1/current_floor[1]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.124     1.655 r  controller_inst_1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.526     2.180    controller_inst_2/seg_OBUF[0]_inst_i_1_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I4_O)        0.124     2.304 r  controller_inst_2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.973     3.277    controller_inst_2/w_curr_digit[2]
    SLICE_X64Y71         LUT4 (Prop_lut4_I2_O)        0.124     3.401 r  controller_inst_2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.335     6.736    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.265 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.265    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_1/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.259ns  (logic 4.610ns (44.933%)  route 5.650ns (55.067%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  controller_inst_1/current_floor_reg[1]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst_1/current_floor_reg[1]/Q
                         net (fo=6, routed)           1.013     1.531    controller_inst_1/current_floor[1]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.124     1.655 r  controller_inst_1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.526     2.180    controller_inst_2/seg_OBUF[0]_inst_i_1_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I4_O)        0.124     2.304 r  controller_inst_2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.583     2.888    controller_inst_2/w_curr_digit[2]
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.117     3.005 r  controller_inst_2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.528     6.533    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.727    10.259 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.259    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_1/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.018ns  (logic 4.426ns (44.178%)  route 5.592ns (55.822%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  controller_inst_1/current_floor_reg[1]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst_1/current_floor_reg[1]/Q
                         net (fo=6, routed)           1.013     1.531    controller_inst_1/current_floor[1]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.124     1.655 r  controller_inst_1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.526     2.180    controller_inst_2/seg_OBUF[0]_inst_i_1_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I4_O)        0.124     2.304 r  controller_inst_2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.583     2.888    controller_inst_2/w_curr_digit[2]
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.124     3.012 r  controller_inst_2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.470     6.482    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.018 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.018    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.798ns  (logic 4.326ns (49.174%)  route 4.472ns (50.826%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[1]/C
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TDM_inst/f_sel_reg[1]/Q
                         net (fo=9, routed)           1.023     1.479    TDM_inst/f_sel[1]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.152     1.631 r  TDM_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.449     5.080    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.798 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.798    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.661ns  (logic 4.333ns (50.027%)  route 4.328ns (49.973%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[1]/C
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TDM_inst/f_sel_reg[1]/Q
                         net (fo=9, routed)           1.021     1.477    TDM_inst/f_sel[1]
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.152     1.629 r  TDM_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.308     4.936    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     8.661 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.661    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.333ns  (logic 4.313ns (51.755%)  route 4.020ns (48.245%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[0]/C
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TDM_inst/f_sel_reg[0]/Q
                         net (fo=10, routed)          0.681     1.137    TDM_inst/f_sel[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.152     1.289 r  TDM_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.339     4.628    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.333 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.333    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDM_inst/f_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[1]/C
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TDM_inst/f_sel_reg[1]/Q
                         net (fo=9, routed)           0.185     0.326    TDM_inst/f_sel[1]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  TDM_inst/f_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    TDM_inst/plusOp[1]
    SLICE_X62Y76         FDRE                                         r  TDM_inst/f_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_1/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller_inst_1/current_floor_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  controller_inst_1/current_floor_reg[1]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller_inst_1/current_floor_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    controller_inst_1/current_floor[1]
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.043     0.393 r  controller_inst_1/current_floor[0]_i_1/O
                         net (fo=1, routed)           0.000     0.393    controller_inst_1/current_floor[0]_i_1_n_0
    SLICE_X64Y76         FDSE                                         r  controller_inst_1/current_floor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_1/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller_inst_1/current_floor_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  controller_inst_1/current_floor_reg[1]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller_inst_1/current_floor_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    controller_inst_1/current_floor[1]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.043     0.393 r  controller_inst_1/current_floor[2]_i_2/O
                         net (fo=1, routed)           0.000     0.393    controller_inst_1/current_floor[2]_i_2_n_0
    SLICE_X64Y76         FDRE                                         r  controller_inst_1/current_floor_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_2/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller_inst_2/current_floor_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE                         0.000     0.000 r  controller_inst_2/current_floor_reg[1]/C
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller_inst_2/current_floor_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    controller_inst_2/current_floor_0[1]
    SLICE_X64Y74         LUT5 (Prop_lut5_I1_O)        0.043     0.393 r  controller_inst_2/current_floor[0]_i_1/O
                         net (fo=1, routed)           0.000     0.393    controller_inst_2/current_floor[0]_i_1_n_0
    SLICE_X64Y74         FDSE                                         r  controller_inst_2/current_floor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_2/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller_inst_2/current_floor_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE                         0.000     0.000 r  controller_inst_2/current_floor_reg[1]/C
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller_inst_2/current_floor_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    controller_inst_2/current_floor_0[1]
    SLICE_X64Y74         LUT5 (Prop_lut5_I2_O)        0.043     0.393 r  controller_inst_2/current_floor[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.393    controller_inst_2/current_floor[2]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  controller_inst_2/current_floor_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_1/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller_inst_1/current_floor_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  controller_inst_1/current_floor_reg[1]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller_inst_1/current_floor_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    controller_inst_1/current_floor[1]
    SLICE_X64Y76         LUT5 (Prop_lut5_I2_O)        0.045     0.395 r  controller_inst_1/current_floor[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    controller_inst_1/current_floor[1]_i_1_n_0
    SLICE_X64Y76         FDRE                                         r  controller_inst_1/current_floor_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst_2/current_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller_inst_2/current_floor_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE                         0.000     0.000 r  controller_inst_2/current_floor_reg[1]/C
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller_inst_2/current_floor_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    controller_inst_2/current_floor_0[1]
    SLICE_X64Y74         LUT5 (Prop_lut5_I2_O)        0.045     0.395 r  controller_inst_2/current_floor[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    controller_inst_2/current_floor[1]_i_1_n_0
    SLICE_X64Y74         FDRE                                         r  controller_inst_2/current_floor_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDM_inst/f_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[0]/C
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TDM_inst/f_sel_reg[0]/Q
                         net (fo=10, routed)          0.248     0.389    TDM_inst/f_sel[0]
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.434 r  TDM_inst/f_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.434    TDM_inst/plusOp[0]
    SLICE_X62Y76         FDRE                                         r  TDM_inst/f_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            controller_inst_2/current_floor_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 0.267ns (10.541%)  route 2.268ns (89.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.335     0.554    controller_inst_2/btnR_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.048     0.602 r  controller_inst_2/current_floor[2]_i_1/O
                         net (fo=6, routed)           1.933     2.535    controller_inst_2/i_reset
    SLICE_X64Y74         FDSE                                         r  controller_inst_2/current_floor_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            controller_inst_2/current_floor_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 0.267ns (10.541%)  route 2.268ns (89.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.335     0.554    controller_inst_2/btnR_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.048     0.602 r  controller_inst_2/current_floor[2]_i_1/O
                         net (fo=6, routed)           1.933     2.535    controller_inst_2/i_reset
    SLICE_X64Y74         FDRE                                         r  controller_inst_2/current_floor_reg[1]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 3.977ns (65.568%)  route 2.089ns (34.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.141    clockdiv_inst/CLK
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  clockdiv_inst/f_clk_reg/Q
                         net (fo=8, routed)           2.089     7.686    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.207 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.207    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.363ns (72.059%)  route 0.529ns (27.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.471    clockdiv_inst/CLK
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clockdiv_inst/f_clk_reg/Q
                         net (fo=8, routed)           0.529     2.141    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.363 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.363    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.898ns  (logic 1.575ns (19.946%)  route 6.322ns (80.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.662    clockdiv_inst/btnL_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.786 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          5.111     7.898    clockdiv_inst/i_reset0_out
    SLICE_X60Y90         FDCE                                         f  clockdiv_inst/f_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    clockdiv_inst/CLK
    SLICE_X60Y90         FDCE                                         r  clockdiv_inst/f_count_reg[25]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.898ns  (logic 1.575ns (19.946%)  route 6.322ns (80.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.662    clockdiv_inst/btnL_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.786 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          5.111     7.898    clockdiv_inst/i_reset0_out
    SLICE_X60Y90         FDCE                                         f  clockdiv_inst/f_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    clockdiv_inst/CLK
    SLICE_X60Y90         FDCE                                         r  clockdiv_inst/f_count_reg[26]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.898ns  (logic 1.575ns (19.946%)  route 6.322ns (80.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.662    clockdiv_inst/btnL_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.786 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          5.111     7.898    clockdiv_inst/i_reset0_out
    SLICE_X60Y90         FDCE                                         f  clockdiv_inst/f_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    clockdiv_inst/CLK
    SLICE_X60Y90         FDCE                                         r  clockdiv_inst/f_count_reg[27]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.898ns  (logic 1.575ns (19.946%)  route 6.322ns (80.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.662    clockdiv_inst/btnL_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.786 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          5.111     7.898    clockdiv_inst/i_reset0_out
    SLICE_X60Y90         FDCE                                         f  clockdiv_inst/f_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    clockdiv_inst/CLK
    SLICE_X60Y90         FDCE                                         r  clockdiv_inst/f_count_reg[28]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.898ns  (logic 1.575ns (19.946%)  route 6.322ns (80.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.662    clockdiv_inst/btnL_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.786 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          5.111     7.898    clockdiv_inst/i_reset0_out
    SLICE_X60Y90         FDCE                                         f  clockdiv_inst/f_count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    clockdiv_inst/CLK
    SLICE_X60Y90         FDCE                                         r  clockdiv_inst/f_count_reg[29]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.898ns  (logic 1.575ns (19.946%)  route 6.322ns (80.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.662    clockdiv_inst/btnL_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.786 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          5.111     7.898    clockdiv_inst/i_reset0_out
    SLICE_X60Y90         FDCE                                         f  clockdiv_inst/f_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    clockdiv_inst/CLK
    SLICE_X60Y90         FDCE                                         r  clockdiv_inst/f_count_reg[30]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.759ns  (logic 1.575ns (20.302%)  route 6.184ns (79.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.662    clockdiv_inst/btnL_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.786 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          4.973     7.759    clockdiv_inst/i_reset0_out
    SLICE_X60Y89         FDCE                                         f  clockdiv_inst/f_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    clockdiv_inst/CLK
    SLICE_X60Y89         FDCE                                         r  clockdiv_inst/f_count_reg[21]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.759ns  (logic 1.575ns (20.302%)  route 6.184ns (79.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.662    clockdiv_inst/btnL_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.786 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          4.973     7.759    clockdiv_inst/i_reset0_out
    SLICE_X60Y89         FDCE                                         f  clockdiv_inst/f_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    clockdiv_inst/CLK
    SLICE_X60Y89         FDCE                                         r  clockdiv_inst/f_count_reg[22]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.759ns  (logic 1.575ns (20.302%)  route 6.184ns (79.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.662    clockdiv_inst/btnL_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.786 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          4.973     7.759    clockdiv_inst/i_reset0_out
    SLICE_X60Y89         FDCE                                         f  clockdiv_inst/f_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    clockdiv_inst/CLK
    SLICE_X60Y89         FDCE                                         r  clockdiv_inst/f_count_reg[23]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.759ns  (logic 1.575ns (20.302%)  route 6.184ns (79.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.662    clockdiv_inst/btnL_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.786 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          4.973     7.759    clockdiv_inst/i_reset0_out
    SLICE_X60Y89         FDCE                                         f  clockdiv_inst/f_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    clockdiv_inst/CLK
    SLICE_X60Y89         FDCE                                         r  clockdiv_inst/f_count_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clockdiv_inst/f_clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.267ns (9.715%)  route 2.480ns (90.285%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.645    clockdiv_inst/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          2.057     2.747    clockdiv_inst/i_reset0_out
    SLICE_X59Y85         FDCE                                         f  clockdiv_inst/f_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_clk_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.267ns (9.715%)  route 2.480ns (90.285%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.645    clockdiv_inst/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          2.057     2.747    clockdiv_inst/i_reset0_out
    SLICE_X59Y85         FDCE                                         f  clockdiv_inst/f_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_count_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.267ns (9.715%)  route 2.480ns (90.285%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.645    clockdiv_inst/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          2.057     2.747    clockdiv_inst/i_reset0_out
    SLICE_X59Y85         FDCE                                         f  clockdiv_inst/f_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X59Y85         FDCE                                         r  clockdiv_inst/f_count_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.791ns  (logic 0.267ns (9.562%)  route 2.524ns (90.438%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.645    clockdiv_inst/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          2.101     2.791    clockdiv_inst/i_reset0_out
    SLICE_X60Y86         FDCE                                         f  clockdiv_inst/f_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y86         FDCE                                         r  clockdiv_inst/f_count_reg[10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.791ns  (logic 0.267ns (9.562%)  route 2.524ns (90.438%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.645    clockdiv_inst/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          2.101     2.791    clockdiv_inst/i_reset0_out
    SLICE_X60Y86         FDCE                                         f  clockdiv_inst/f_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y86         FDCE                                         r  clockdiv_inst/f_count_reg[11]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.791ns  (logic 0.267ns (9.562%)  route 2.524ns (90.438%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.645    clockdiv_inst/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          2.101     2.791    clockdiv_inst/i_reset0_out
    SLICE_X60Y86         FDCE                                         f  clockdiv_inst/f_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y86         FDCE                                         r  clockdiv_inst/f_count_reg[12]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.791ns  (logic 0.267ns (9.562%)  route 2.524ns (90.438%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.645    clockdiv_inst/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          2.101     2.791    clockdiv_inst/i_reset0_out
    SLICE_X60Y86         FDCE                                         f  clockdiv_inst/f_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y86         FDCE                                         r  clockdiv_inst/f_count_reg[9]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.849ns  (logic 0.267ns (9.367%)  route 2.582ns (90.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.645    clockdiv_inst/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          2.159     2.849    clockdiv_inst/i_reset0_out
    SLICE_X60Y85         FDCE                                         f  clockdiv_inst/f_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.849ns  (logic 0.267ns (9.367%)  route 2.582ns (90.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.645    clockdiv_inst/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          2.159     2.849    clockdiv_inst/i_reset0_out
    SLICE_X60Y85         FDCE                                         f  clockdiv_inst/f_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clockdiv_inst/f_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.849ns  (logic 0.267ns (9.367%)  route 2.582ns (90.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.645    clockdiv_inst/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 f  clockdiv_inst/f_count[30]_i_2__0/O
                         net (fo=32, routed)          2.159     2.849    clockdiv_inst/i_reset0_out
    SLICE_X60Y85         FDCE                                         f  clockdiv_inst/f_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clockdiv_inst/CLK
    SLICE_X60Y85         FDCE                                         r  clockdiv_inst/f_count_reg[3]/C





