
adr_leds_stm32f407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002298  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08002420  08002420  00012420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002438  08002438  000254a4  2**0
                  CONTENTS
  4 .ARM          00000008  08002438  08002438  00012438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002440  08002440  000254a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002440  08002440  00012440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002444  08002444  00012444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000054a4  20000000  08002448  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000055a8  200054a4  080078ec  000254a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  2000aa4c  080078ec  0002aa4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000254a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d65  00000000  00000000  000254d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001916  00000000  00000000  0002f239  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000035d5  00000000  00000000  00030b4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000640  00000000  00000000  00034128  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000638  00000000  00000000  00034768  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0001fe28  00000000  00000000  00034da0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00006330  00000000  00000000  00054bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000c0ddd  00000000  00000000  0005aef8  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0011bcd5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001020  00000000  00000000  0011bd50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200054a4 	.word	0x200054a4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002408 	.word	0x08002408

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200054a8 	.word	0x200054a8
 80001c4:	08002408 	.word	0x08002408

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c8:	b530      	push	{r4, r5, lr}
 80004ca:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004cc:	2230      	movs	r2, #48	; 0x30
 80004ce:	2100      	movs	r1, #0
 80004d0:	a808      	add	r0, sp, #32
 80004d2:	f001 ff90 	bl	80023f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004d6:	2400      	movs	r4, #0
 80004d8:	9403      	str	r4, [sp, #12]
 80004da:	9404      	str	r4, [sp, #16]
 80004dc:	9405      	str	r4, [sp, #20]
 80004de:	9406      	str	r4, [sp, #24]
 80004e0:	9407      	str	r4, [sp, #28]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80004e2:	9401      	str	r4, [sp, #4]
 80004e4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80004e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80004ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80004f2:	641a      	str	r2, [r3, #64]	; 0x40
 80004f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004fe:	9402      	str	r4, [sp, #8]
 8000500:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000504:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000508:	681a      	ldr	r2, [r3, #0]
 800050a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000516:	9302      	str	r3, [sp, #8]
 8000518:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800051a:	230a      	movs	r3, #10
 800051c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800051e:	2301      	movs	r3, #1
 8000520:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000522:	2210      	movs	r2, #16
 8000524:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000526:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000528:	2502      	movs	r5, #2
 800052a:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800052c:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800052e:	2308      	movs	r3, #8
 8000530:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000532:	23a8      	movs	r3, #168	; 0xa8
 8000534:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000536:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000538:	2304      	movs	r3, #4
 800053a:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053c:	a808      	add	r0, sp, #32
 800053e:	f001 f8ab 	bl	8001698 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000542:	230f      	movs	r3, #15
 8000544:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000546:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000548:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800054a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800054e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000550:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000554:	9307      	str	r3, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000556:	2105      	movs	r1, #5
 8000558:	a803      	add	r0, sp, #12
 800055a:	f001 fb81 	bl	8001c60 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 800055e:	b015      	add	sp, #84	; 0x54
 8000560:	bd30      	pop	{r4, r5, pc}

08000562 <LED_SendData>:
	TIM8->BDTR|= TIM_BDTR_MOE;     		//MOE: Main output enable
	TIM8->CR1 &= ~TIM_CR1_CEN; 			//Bit 0 CEN: Counter enable
}

void LED_SendData( uint16_t data_len )
{
 8000562:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (!((TIM1->CR1 & TIM_CR1_CEN)||(TIM4->CR1 & TIM_CR1_CEN)))
 8000566:	2300      	movs	r3, #0
 8000568:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	f013 0f01 	tst.w	r3, #1
 8000572:	d107      	bne.n	8000584 <LED_SendData+0x22>
 8000574:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000578:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	f013 0f01 	tst.w	r3, #1
 8000582:	d001      	beq.n	8000588 <LED_SendData+0x26>
		TIM8->CCR4 = local.pulse[(0x80 & local.data_buf[7][local.byte_count] << local.bit_count) >> 7];

		TIM1->CR1 |= TIM_CR1_CEN;
		TIM8->CR1 |= TIM_CR1_CEN;
	}
}
 8000584:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000588:	4605      	mov	r5, r0
		memcpy( local.buff_s.data_buf, add_leds_buff.data_buf, PIXELS_NUM*24);
 800058a:	f240 0400 	movw	r4, #0
 800058e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000592:	f245 4260 	movw	r2, #21600	; 0x5460
 8000596:	f245 41c0 	movw	r1, #21696	; 0x54c0
 800059a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800059e:	4620      	mov	r0, r4
 80005a0:	f001 ff1e 	bl	80023e0 <memcpy>
		local.data_buf[0] = (uint8_t *)local.buff_s.led_data.line1;
 80005a4:	f245 4364 	movw	r3, #21604	; 0x5464
 80005a8:	50e4      	str	r4, [r4, r3]
		local.data_buf[1] = (uint8_t *)local.buff_s.led_data.line2;
 80005aa:	f604 298c 	addw	r9, r4, #2700	; 0xa8c
 80005ae:	f245 4368 	movw	r3, #21608	; 0x5468
 80005b2:	f844 9003 	str.w	r9, [r4, r3]
		local.data_buf[2] = (uint8_t *)local.buff_s.led_data.line3;
 80005b6:	f245 486c 	movw	r8, #21612	; 0x546c
 80005ba:	f609 238c 	addw	r3, r9, #2700	; 0xa8c
 80005be:	f844 3008 	str.w	r3, [r4, r8]
		local.data_buf[3] = (uint8_t *)local.buff_s.led_data.line4;
 80005c2:	f245 4e70 	movw	lr, #21616	; 0x5470
 80005c6:	f603 238c 	addw	r3, r3, #2700	; 0xa8c
 80005ca:	f844 300e 	str.w	r3, [r4, lr]
		local.data_buf[4] = (uint8_t *)local.buff_s.led_data.line5;
 80005ce:	f245 4174 	movw	r1, #21620	; 0x5474
 80005d2:	f603 238c 	addw	r3, r3, #2700	; 0xa8c
 80005d6:	5063      	str	r3, [r4, r1]
		local.data_buf[5] = (uint8_t *)local.buff_s.led_data.line6;
 80005d8:	f245 4c78 	movw	ip, #21624	; 0x5478
 80005dc:	f603 238c 	addw	r3, r3, #2700	; 0xa8c
 80005e0:	f844 300c 	str.w	r3, [r4, ip]
		local.data_buf[6] = (uint8_t *)local.buff_s.led_data.line7;
 80005e4:	f245 477c 	movw	r7, #21628	; 0x547c
 80005e8:	f603 238c 	addw	r3, r3, #2700	; 0xa8c
 80005ec:	51e3      	str	r3, [r4, r7]
		local.data_buf[7] = (uint8_t *)local.buff_s.led_data.line8;
 80005ee:	f504 46a9 	add.w	r6, r4, #21632	; 0x5480
 80005f2:	f603 238c 	addw	r3, r3, #2700	; 0xa8c
 80005f6:	6033      	str	r3, [r6, #0]
		local.data_len = data_len/8;
 80005f8:	08ed      	lsrs	r5, r5, #3
 80005fa:	f245 4384 	movw	r3, #21636	; 0x5484
 80005fe:	52e5      	strh	r5, [r4, r3]
		local.send_start = 1;
 8000600:	f245 4392 	movw	r3, #21650	; 0x5492
 8000604:	2201      	movs	r2, #1
 8000606:	54e2      	strb	r2, [r4, r3]
		local.mem_buf_rd = 0;
 8000608:	2300      	movs	r3, #0
 800060a:	f245 4294 	movw	r2, #21652	; 0x5494
 800060e:	54a3      	strb	r3, [r4, r2]
		local.bit_count = 0;
 8000610:	f245 428a 	movw	r2, #21642	; 0x548a
 8000614:	54a3      	strb	r3, [r4, r2]
		local.byte_count = 0;
 8000616:	f245 458c 	movw	r5, #21644	; 0x548c
 800061a:	5363      	strh	r3, [r4, r5]
		local.last_bit = 0;
 800061c:	f245 4093 	movw	r0, #21651	; 0x5493
 8000620:	5423      	strb	r3, [r4, r0]
		TIM1->CCR1 = local.pulse[(0x80 & local.data_buf[0][local.byte_count] << local.bit_count) >> 7];
 8000622:	7823      	ldrb	r3, [r4, #0]
 8000624:	11db      	asrs	r3, r3, #7
 8000626:	f503 5329 	add.w	r3, r3, #10816	; 0x2a40
 800062a:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800062e:	88db      	ldrh	r3, [r3, #6]
 8000630:	2000      	movs	r0, #0
 8000632:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000636:	6343      	str	r3, [r0, #52]	; 0x34
		TIM1->CCR2 = local.pulse[(0x80 & local.data_buf[1][local.byte_count] << local.bit_count) >> 7];
 8000638:	f894 3a8c 	ldrb.w	r3, [r4, #2700]	; 0xa8c
 800063c:	f814 9002 	ldrb.w	r9, [r4, r2]
 8000640:	fa03 f309 	lsl.w	r3, r3, r9
 8000644:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000648:	f503 5329 	add.w	r3, r3, #10816	; 0x2a40
 800064c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8000650:	88db      	ldrh	r3, [r3, #6]
 8000652:	6383      	str	r3, [r0, #56]	; 0x38
		TIM1->CCR3 = local.pulse[(0x80 & local.data_buf[2][local.byte_count] << local.bit_count) >> 7];
 8000654:	5b63      	ldrh	r3, [r4, r5]
 8000656:	f854 8008 	ldr.w	r8, [r4, r8]
 800065a:	f818 3003 	ldrb.w	r3, [r8, r3]
 800065e:	f814 8002 	ldrb.w	r8, [r4, r2]
 8000662:	fa03 f308 	lsl.w	r3, r3, r8
 8000666:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800066a:	f503 5329 	add.w	r3, r3, #10816	; 0x2a40
 800066e:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8000672:	88db      	ldrh	r3, [r3, #6]
 8000674:	63c3      	str	r3, [r0, #60]	; 0x3c
		TIM1->CCR4 = local.pulse[(0x80 & local.data_buf[3][local.byte_count] << local.bit_count) >> 7];
 8000676:	5b63      	ldrh	r3, [r4, r5]
 8000678:	f854 e00e 	ldr.w	lr, [r4, lr]
 800067c:	f81e 3003 	ldrb.w	r3, [lr, r3]
 8000680:	f814 e002 	ldrb.w	lr, [r4, r2]
 8000684:	fa03 f30e 	lsl.w	r3, r3, lr
 8000688:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800068c:	f503 5329 	add.w	r3, r3, #10816	; 0x2a40
 8000690:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8000694:	88db      	ldrh	r3, [r3, #6]
 8000696:	6403      	str	r3, [r0, #64]	; 0x40
		TIM8->CCR1 = local.pulse[(0x80 & local.data_buf[4][local.byte_count] << local.bit_count) >> 7];
 8000698:	5b63      	ldrh	r3, [r4, r5]
 800069a:	5861      	ldr	r1, [r4, r1]
 800069c:	5ccb      	ldrb	r3, [r1, r3]
 800069e:	5ca1      	ldrb	r1, [r4, r2]
 80006a0:	408b      	lsls	r3, r1
 80006a2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80006a6:	f503 5329 	add.w	r3, r3, #10816	; 0x2a40
 80006aa:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 80006ae:	88db      	ldrh	r3, [r3, #6]
 80006b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006b4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80006b8:	634b      	str	r3, [r1, #52]	; 0x34
		TIM8->CCR2 = local.pulse[(0x80 & local.data_buf[5][local.byte_count] << local.bit_count) >> 7];
 80006ba:	5b63      	ldrh	r3, [r4, r5]
 80006bc:	f854 c00c 	ldr.w	ip, [r4, ip]
 80006c0:	f81c 3003 	ldrb.w	r3, [ip, r3]
 80006c4:	f814 c002 	ldrb.w	ip, [r4, r2]
 80006c8:	fa03 f30c 	lsl.w	r3, r3, ip
 80006cc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80006d0:	f503 5329 	add.w	r3, r3, #10816	; 0x2a40
 80006d4:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 80006d8:	88db      	ldrh	r3, [r3, #6]
 80006da:	638b      	str	r3, [r1, #56]	; 0x38
		TIM8->CCR3 = local.pulse[(0x80 & local.data_buf[6][local.byte_count] << local.bit_count) >> 7];
 80006dc:	5b63      	ldrh	r3, [r4, r5]
 80006de:	59e7      	ldr	r7, [r4, r7]
 80006e0:	5cfb      	ldrb	r3, [r7, r3]
 80006e2:	5ca7      	ldrb	r7, [r4, r2]
 80006e4:	40bb      	lsls	r3, r7
 80006e6:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80006ea:	f503 5329 	add.w	r3, r3, #10816	; 0x2a40
 80006ee:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 80006f2:	88db      	ldrh	r3, [r3, #6]
 80006f4:	63cb      	str	r3, [r1, #60]	; 0x3c
		TIM8->CCR4 = local.pulse[(0x80 & local.data_buf[7][local.byte_count] << local.bit_count) >> 7];
 80006f6:	5b63      	ldrh	r3, [r4, r5]
 80006f8:	6835      	ldr	r5, [r6, #0]
 80006fa:	5ceb      	ldrb	r3, [r5, r3]
 80006fc:	5ca2      	ldrb	r2, [r4, r2]
 80006fe:	4093      	lsls	r3, r2
 8000700:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000704:	f503 5329 	add.w	r3, r3, #10816	; 0x2a40
 8000708:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 800070c:	88e3      	ldrh	r3, [r4, #6]
 800070e:	640b      	str	r3, [r1, #64]	; 0x40
		TIM1->CR1 |= TIM_CR1_CEN;
 8000710:	6803      	ldr	r3, [r0, #0]
 8000712:	f043 0301 	orr.w	r3, r3, #1
 8000716:	6003      	str	r3, [r0, #0]
		TIM8->CR1 |= TIM_CR1_CEN;
 8000718:	680b      	ldr	r3, [r1, #0]
 800071a:	f043 0301 	orr.w	r3, r3, #1
 800071e:	600b      	str	r3, [r1, #0]
}
 8000720:	e730      	b.n	8000584 <LED_SendData+0x22>

08000722 <TIM1_UPD_Servo_Set>:
	TIM8->CR1 &= ~TIM_CR1_CEN;

	local.send_start = 0;
}
void TIM1_UPD_Servo_Set( void )
{
 8000722:	b430      	push	{r4, r5}
	if(local.bit_count++ > 6)
 8000724:	f240 0300 	movw	r3, #0
 8000728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800072c:	f245 428a 	movw	r2, #21642	; 0x548a
 8000730:	5c9b      	ldrb	r3, [r3, r2]
 8000732:	2b06      	cmp	r3, #6
 8000734:	f200 809e 	bhi.w	8000874 <TIM1_UPD_Servo_Set+0x152>
 8000738:	f240 0200 	movw	r2, #0
 800073c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000740:	3301      	adds	r3, #1
 8000742:	f245 418a 	movw	r1, #21642	; 0x548a
 8000746:	5453      	strb	r3, [r2, r1]
	{
		local.bit_count = 0;
		local.byte_count++;
	}
	TIM1->CCR1 = local.pulse[(0x80 & local.data_buf[0][local.byte_count] << local.bit_count) >> 7];
 8000748:	f240 0300 	movw	r3, #0
 800074c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000750:	f245 428c 	movw	r2, #21644	; 0x548c
 8000754:	5a99      	ldrh	r1, [r3, r2]
 8000756:	f245 4064 	movw	r0, #21604	; 0x5464
 800075a:	5818      	ldr	r0, [r3, r0]
 800075c:	5c41      	ldrb	r1, [r0, r1]
 800075e:	f245 448a 	movw	r4, #21642	; 0x548a
 8000762:	5d18      	ldrb	r0, [r3, r4]
 8000764:	4081      	lsls	r1, r0
 8000766:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 800076a:	f501 5129 	add.w	r1, r1, #10816	; 0x2a40
 800076e:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8000772:	88c9      	ldrh	r1, [r1, #6]
 8000774:	2000      	movs	r0, #0
 8000776:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800077a:	6341      	str	r1, [r0, #52]	; 0x34
	TIM1->CCR2 = local.pulse[(0x80 & local.data_buf[1][local.byte_count] << local.bit_count) >> 7];
 800077c:	5a99      	ldrh	r1, [r3, r2]
 800077e:	f245 4568 	movw	r5, #21608	; 0x5468
 8000782:	595d      	ldr	r5, [r3, r5]
 8000784:	5c69      	ldrb	r1, [r5, r1]
 8000786:	5d1d      	ldrb	r5, [r3, r4]
 8000788:	40a9      	lsls	r1, r5
 800078a:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 800078e:	f501 5129 	add.w	r1, r1, #10816	; 0x2a40
 8000792:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8000796:	88c9      	ldrh	r1, [r1, #6]
 8000798:	6381      	str	r1, [r0, #56]	; 0x38
	TIM1->CCR3 = local.pulse[(0x80 & local.data_buf[2][local.byte_count] << local.bit_count) >> 7];
 800079a:	5a99      	ldrh	r1, [r3, r2]
 800079c:	f245 456c 	movw	r5, #21612	; 0x546c
 80007a0:	595d      	ldr	r5, [r3, r5]
 80007a2:	5c69      	ldrb	r1, [r5, r1]
 80007a4:	5d1d      	ldrb	r5, [r3, r4]
 80007a6:	40a9      	lsls	r1, r5
 80007a8:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 80007ac:	f501 5129 	add.w	r1, r1, #10816	; 0x2a40
 80007b0:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 80007b4:	88c9      	ldrh	r1, [r1, #6]
 80007b6:	63c1      	str	r1, [r0, #60]	; 0x3c
	TIM1->CCR4 = local.pulse[(0x80 & local.data_buf[3][local.byte_count] << local.bit_count) >> 7];
 80007b8:	5a99      	ldrh	r1, [r3, r2]
 80007ba:	f245 4570 	movw	r5, #21616	; 0x5470
 80007be:	595d      	ldr	r5, [r3, r5]
 80007c0:	5c69      	ldrb	r1, [r5, r1]
 80007c2:	5d1d      	ldrb	r5, [r3, r4]
 80007c4:	40a9      	lsls	r1, r5
 80007c6:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 80007ca:	f501 5129 	add.w	r1, r1, #10816	; 0x2a40
 80007ce:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 80007d2:	88c9      	ldrh	r1, [r1, #6]
 80007d4:	6401      	str	r1, [r0, #64]	; 0x40

	TIM8->CCR1 = local.pulse[(0x80 & local.data_buf[4][local.byte_count] << local.bit_count) >> 7];
 80007d6:	5a99      	ldrh	r1, [r3, r2]
 80007d8:	f245 4074 	movw	r0, #21620	; 0x5474
 80007dc:	5818      	ldr	r0, [r3, r0]
 80007de:	5c41      	ldrb	r1, [r0, r1]
 80007e0:	5d18      	ldrb	r0, [r3, r4]
 80007e2:	4081      	lsls	r1, r0
 80007e4:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 80007e8:	f501 5129 	add.w	r1, r1, #10816	; 0x2a40
 80007ec:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 80007f0:	88c9      	ldrh	r1, [r1, #6]
 80007f2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80007f6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80007fa:	6341      	str	r1, [r0, #52]	; 0x34
	TIM8->CCR2 = local.pulse[(0x80 & local.data_buf[5][local.byte_count] << local.bit_count) >> 7];
 80007fc:	5a99      	ldrh	r1, [r3, r2]
 80007fe:	f245 4578 	movw	r5, #21624	; 0x5478
 8000802:	595d      	ldr	r5, [r3, r5]
 8000804:	5c69      	ldrb	r1, [r5, r1]
 8000806:	5d1d      	ldrb	r5, [r3, r4]
 8000808:	40a9      	lsls	r1, r5
 800080a:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 800080e:	f501 5129 	add.w	r1, r1, #10816	; 0x2a40
 8000812:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8000816:	88c9      	ldrh	r1, [r1, #6]
 8000818:	6381      	str	r1, [r0, #56]	; 0x38
	TIM8->CCR3 = local.pulse[(0x80 & local.data_buf[6][local.byte_count] << local.bit_count) >> 7];
 800081a:	5a99      	ldrh	r1, [r3, r2]
 800081c:	f245 457c 	movw	r5, #21628	; 0x547c
 8000820:	595d      	ldr	r5, [r3, r5]
 8000822:	5c69      	ldrb	r1, [r5, r1]
 8000824:	5d1d      	ldrb	r5, [r3, r4]
 8000826:	40a9      	lsls	r1, r5
 8000828:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 800082c:	f501 5129 	add.w	r1, r1, #10816	; 0x2a40
 8000830:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8000834:	88c9      	ldrh	r1, [r1, #6]
 8000836:	63c1      	str	r1, [r0, #60]	; 0x3c
	TIM8->CCR4 = local.pulse[(0x80 & local.data_buf[7][local.byte_count] << local.bit_count) >> 7];
 8000838:	5a99      	ldrh	r1, [r3, r2]
 800083a:	f503 45a9 	add.w	r5, r3, #21632	; 0x5480
 800083e:	682d      	ldr	r5, [r5, #0]
 8000840:	5c69      	ldrb	r1, [r5, r1]
 8000842:	5d1c      	ldrb	r4, [r3, r4]
 8000844:	40a1      	lsls	r1, r4
 8000846:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 800084a:	f501 5129 	add.w	r1, r1, #10816	; 0x2a40
 800084e:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8000852:	88c9      	ldrh	r1, [r1, #6]
 8000854:	6401      	str	r1, [r0, #64]	; 0x40

	( local.byte_count == local.data_len )?( TIM_SendEnd() ):( TIM1->CR1 |= TIM_CR1_CEN );
 8000856:	5a9a      	ldrh	r2, [r3, r2]
 8000858:	f245 4184 	movw	r1, #21636	; 0x5484
 800085c:	5a5b      	ldrh	r3, [r3, r1]
 800085e:	429a      	cmp	r2, r3
 8000860:	d016      	beq.n	8000890 <TIM1_UPD_Servo_Set+0x16e>
 8000862:	2300      	movs	r3, #0
 8000864:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	f042 0201 	orr.w	r2, r2, #1
 800086e:	601a      	str	r2, [r3, #0]
}
 8000870:	bc30      	pop	{r4, r5}
 8000872:	4770      	bx	lr
		local.bit_count = 0;
 8000874:	f240 0300 	movw	r3, #0
 8000878:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800087c:	f245 428a 	movw	r2, #21642	; 0x548a
 8000880:	2100      	movs	r1, #0
 8000882:	5499      	strb	r1, [r3, r2]
		local.byte_count++;
 8000884:	f245 418c 	movw	r1, #21644	; 0x548c
 8000888:	5a5a      	ldrh	r2, [r3, r1]
 800088a:	3201      	adds	r2, #1
 800088c:	525a      	strh	r2, [r3, r1]
 800088e:	e75b      	b.n	8000748 <TIM1_UPD_Servo_Set+0x26>
	TIM1->CR1 &= ~TIM_CR1_CEN;
 8000890:	2300      	movs	r3, #0
 8000892:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000896:	681a      	ldr	r2, [r3, #0]
 8000898:	f022 0201 	bic.w	r2, r2, #1
 800089c:	601a      	str	r2, [r3, #0]
	TIM8->CR1 &= ~TIM_CR1_CEN;
 800089e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008a2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	f022 0201 	bic.w	r2, r2, #1
 80008ac:	601a      	str	r2, [r3, #0]
	local.send_start = 0;
 80008ae:	f240 0300 	movw	r3, #0
 80008b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008b6:	f245 4292 	movw	r2, #21650	; 0x5492
 80008ba:	2100      	movs	r1, #0
 80008bc:	5499      	strb	r1, [r3, r2]
 80008be:	e7d7      	b.n	8000870 <TIM1_UPD_Servo_Set+0x14e>

080008c0 <HAL_SPI_RxCpltCallback>:
void HAL_SPI_RxCpltCallback( SPI_HandleTypeDef *hspi )
{
	if (hspi == &hspi1)
 80008c0:	f64a 1330 	movw	r3, #43312	; 0xa930
 80008c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008c8:	4283      	cmp	r3, r0
 80008ca:	d000      	beq.n	80008ce <HAL_SPI_RxCpltCallback+0xe>
	{
//		HAL_SPI_Receive_DMA(&hspi1,add_leds_buff.data_buf, PIXELS_NUM*24);
		local.mem_buf_rd = 1;
	}
}
 80008cc:	4770      	bx	lr
		local.mem_buf_rd = 1;
 80008ce:	f240 0300 	movw	r3, #0
 80008d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d6:	f245 4294 	movw	r2, #21652	; 0x5494
 80008da:	2101      	movs	r1, #1
 80008dc:	5499      	strb	r1, [r3, r2]
}
 80008de:	e7f5      	b.n	80008cc <HAL_SPI_RxCpltCallback+0xc>

080008e0 <Delay>:
void Delay( uint16_t ms )
{
	uint16_t tmp_ms = ms;
	while(tmp_ms--)
 80008e0:	b1a0      	cbz	r0, 800090c <Delay+0x2c>
{
 80008e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008e4:	1e44      	subs	r4, r0, #1
 80008e6:	b2a4      	uxth	r4, r4
	{
		HAL_Delay(1);
 80008e8:	2701      	movs	r7, #1
		HAL_IWDG_Refresh(&hiwdg);
 80008ea:	f64a 1524 	movw	r5, #43300	; 0xa924
 80008ee:	f2c2 0500 	movt	r5, #8192	; 0x2000
	while(tmp_ms--)
 80008f2:	f64f 76ff 	movw	r6, #65535	; 0xffff
		HAL_Delay(1);
 80008f6:	4638      	mov	r0, r7
 80008f8:	f000 fb33 	bl	8000f62 <HAL_Delay>
		HAL_IWDG_Refresh(&hiwdg);
 80008fc:	4628      	mov	r0, r5
 80008fe:	f000 fec5 	bl	800168c <HAL_IWDG_Refresh>
	while(tmp_ms--)
 8000902:	3c01      	subs	r4, #1
 8000904:	b2a4      	uxth	r4, r4
 8000906:	42b4      	cmp	r4, r6
 8000908:	d1f5      	bne.n	80008f6 <Delay+0x16>
	}
}
 800090a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800090c:	4770      	bx	lr

0800090e <main>:
{
 800090e:	b500      	push	{lr}
 8000910:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 8000912:	f000 faf8 	bl	8000f06 <HAL_Init>
  SystemClock_Config();
 8000916:	f7ff fdd7 	bl	80004c8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091a:	2400      	movs	r4, #0
 800091c:	9404      	str	r4, [sp, #16]
 800091e:	9405      	str	r4, [sp, #20]
 8000920:	9406      	str	r4, [sp, #24]
 8000922:	9407      	str	r4, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000924:	9400      	str	r4, [sp, #0]
 8000926:	f44f 5560 	mov.w	r5, #14336	; 0x3800
 800092a:	f2c4 0502 	movt	r5, #16386	; 0x4002
 800092e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000934:	632b      	str	r3, [r5, #48]	; 0x30
 8000936:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000938:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800093c:	9300      	str	r3, [sp, #0]
 800093e:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000940:	9401      	str	r4, [sp, #4]
 8000942:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	632b      	str	r3, [r5, #48]	; 0x30
 800094a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800094c:	f003 0301 	and.w	r3, r3, #1
 8000950:	9301      	str	r3, [sp, #4]
 8000952:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000954:	9402      	str	r4, [sp, #8]
 8000956:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000958:	f043 0302 	orr.w	r3, r3, #2
 800095c:	632b      	str	r3, [r5, #48]	; 0x30
 800095e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000960:	f003 0302 	and.w	r3, r3, #2
 8000964:	9302      	str	r3, [sp, #8]
 8000966:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000968:	a908      	add	r1, sp, #32
 800096a:	2301      	movs	r3, #1
 800096c:	f841 3d14 	str.w	r3, [r1, #-20]!
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000970:	4620      	mov	r0, r4
 8000972:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000976:	f000 fd59 	bl	800142c <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 800097a:	9403      	str	r4, [sp, #12]
 800097c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800097e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000982:	632b      	str	r3, [r5, #48]	; 0x30
 8000984:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800098a:	9303      	str	r3, [sp, #12]
 800098c:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800098e:	4622      	mov	r2, r4
 8000990:	4621      	mov	r1, r4
 8000992:	2038      	movs	r0, #56	; 0x38
 8000994:	f000 fb0c 	bl	8000fb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000998:	2038      	movs	r0, #56	; 0x38
 800099a:	f000 fb3e 	bl	800101a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800099e:	4622      	mov	r2, r4
 80009a0:	4621      	mov	r1, r4
 80009a2:	203b      	movs	r0, #59	; 0x3b
 80009a4:	f000 fb04 	bl	8000fb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80009a8:	203b      	movs	r0, #59	; 0x3b
 80009aa:	f000 fb36 	bl	800101a <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 80009ae:	f64a 1630 	movw	r6, #43312	; 0xa930
 80009b2:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80009b6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80009ba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80009be:	6033      	str	r3, [r6, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80009c0:	6074      	str	r4, [r6, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009c2:	60b4      	str	r4, [r6, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009c4:	60f4      	str	r4, [r6, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009c6:	6134      	str	r4, [r6, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009c8:	6174      	str	r4, [r6, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009ce:	61b3      	str	r3, [r6, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009d0:	6234      	str	r4, [r6, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009d2:	6274      	str	r4, [r6, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009d4:	62b4      	str	r4, [r6, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009d6:	230a      	movs	r3, #10
 80009d8:	62f3      	str	r3, [r6, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009da:	4630      	mov	r0, r6
 80009dc:	f001 faeb 	bl	8001fb6 <HAL_SPI_Init>
  hiwdg.Instance = IWDG;
 80009e0:	f64a 1024 	movw	r0, #43300	; 0xa924
 80009e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80009e8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80009ec:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80009f0:	6003      	str	r3, [r0, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80009f2:	6044      	str	r4, [r0, #4]
  hiwdg.Init.Reload = 400;
 80009f4:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80009f8:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80009fa:	f000 fe22 	bl	8001642 <HAL_IWDG_Init>
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 80009fe:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000a00:	f043 0310 	orr.w	r3, r3, #16
 8000a04:	632b      	str	r3, [r5, #48]	; 0x30
	GPIOE->AFR[1] |=  (1 << GPIO_AFRH_AFSEL9_Pos)
 8000a06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a0a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a0e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000a10:	f241 0210 	movw	r2, #4112	; 0x1010
 8000a14:	f2c0 1210 	movt	r2, #272	; 0x110
 8000a18:	430a      	orrs	r2, r1
 8000a1a:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOE->MODER |= GPIO_MODER_MODER9_1
 8000a1c:	681a      	ldr	r2, [r3, #0]
 8000a1e:	f042 5222 	orr.w	r2, r2, #679477248	; 0x28800000
 8000a22:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000a26:	601a      	str	r2, [r3, #0]
	GPIOE->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9_0 | GPIO_OSPEEDER_OSPEEDR9_1
 8000a28:	689a      	ldr	r2, [r3, #8]
 8000a2a:	f042 5273 	orr.w	r2, r2, #1019215872	; 0x3cc00000
 8000a2e:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 8000a32:	609a      	str	r2, [r3, #8]
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8000a34:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8000a36:	f043 0301 	orr.w	r3, r3, #1
 8000a3a:	646b      	str	r3, [r5, #68]	; 0x44
	TIM1->CR1 |= TIM_CR1_ARPE;
 8000a3c:	4623      	mov	r3, r4
 8000a3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000a48:	601a      	str	r2, [r3, #0]
	TIM1->PSC = 0;
 8000a4a:	629c      	str	r4, [r3, #40]	; 0x28
	TIM1->ARR = PERIOD_SYG;
 8000a4c:	f44f 7087 	mov.w	r0, #270	; 0x10e
 8000a50:	62d8      	str	r0, [r3, #44]	; 0x2c
	TIM1->CCER |= TIM_CCER_CC1E;   	// Capture/Compare 1 output enable
 8000a52:	6a1a      	ldr	r2, [r3, #32]
 8000a54:	f042 0201 	orr.w	r2, r2, #1
 8000a58:	621a      	str	r2, [r3, #32]
	TIM1->CCER |= TIM_CCER_CC2E;   	// Capture/Compare 2 output enable
 8000a5a:	6a1a      	ldr	r2, [r3, #32]
 8000a5c:	f042 0210 	orr.w	r2, r2, #16
 8000a60:	621a      	str	r2, [r3, #32]
	TIM1->CCER |= TIM_CCER_CC3E;   	// Capture/Compare 2 output enable
 8000a62:	6a1a      	ldr	r2, [r3, #32]
 8000a64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000a68:	621a      	str	r2, [r3, #32]
	TIM1->CCER |= TIM_CCER_CC4E;   	// Capture/Compare 2 output enable
 8000a6a:	6a1a      	ldr	r2, [r3, #32]
 8000a6c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000a70:	621a      	str	r2, [r3, #32]
	TIM1->CCMR1 |= TIM_CCMR1_OC1PE;
 8000a72:	699a      	ldr	r2, [r3, #24]
 8000a74:	f042 0208 	orr.w	r2, r2, #8
 8000a78:	619a      	str	r2, [r3, #24]
	TIM1->CCMR1 &= ~TIM_CCMR1_OC1M_0;
 8000a7a:	699a      	ldr	r2, [r3, #24]
 8000a7c:	f022 0210 	bic.w	r2, r2, #16
 8000a80:	619a      	str	r2, [r3, #24]
	TIM1->CCMR1 |= TIM_CCMR1_OC1M_1;
 8000a82:	699a      	ldr	r2, [r3, #24]
 8000a84:	f042 0220 	orr.w	r2, r2, #32
 8000a88:	619a      	str	r2, [r3, #24]
	TIM1->CCMR1 |= TIM_CCMR1_OC1M_2; 	//110: PWM mode 1
 8000a8a:	699a      	ldr	r2, [r3, #24]
 8000a8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000a90:	619a      	str	r2, [r3, #24]
	TIM1->CCMR1 |= TIM_CCMR1_OC2PE;
 8000a92:	699a      	ldr	r2, [r3, #24]
 8000a94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000a98:	619a      	str	r2, [r3, #24]
	TIM1->CCMR1 &= ~TIM_CCMR1_OC2M_0;
 8000a9a:	699a      	ldr	r2, [r3, #24]
 8000a9c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000aa0:	619a      	str	r2, [r3, #24]
	TIM1->CCMR1 |= TIM_CCMR1_OC2M_1;
 8000aa2:	699a      	ldr	r2, [r3, #24]
 8000aa4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000aa8:	619a      	str	r2, [r3, #24]
	TIM1->CCMR1 |= TIM_CCMR1_OC2M_2; 	//110: PWM mode 1
 8000aaa:	699a      	ldr	r2, [r3, #24]
 8000aac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000ab0:	619a      	str	r2, [r3, #24]
	TIM1->CCMR2 |= TIM_CCMR2_OC3PE;
 8000ab2:	69da      	ldr	r2, [r3, #28]
 8000ab4:	f042 0208 	orr.w	r2, r2, #8
 8000ab8:	61da      	str	r2, [r3, #28]
	TIM1->CCMR2 &= ~TIM_CCMR2_OC3M_0;
 8000aba:	69da      	ldr	r2, [r3, #28]
 8000abc:	f022 0210 	bic.w	r2, r2, #16
 8000ac0:	61da      	str	r2, [r3, #28]
	TIM1->CCMR2 |= TIM_CCMR2_OC3M_1;
 8000ac2:	69da      	ldr	r2, [r3, #28]
 8000ac4:	f042 0220 	orr.w	r2, r2, #32
 8000ac8:	61da      	str	r2, [r3, #28]
	TIM1->CCMR2 |= TIM_CCMR2_OC3M_2; 	//110: PWM mode 1
 8000aca:	69da      	ldr	r2, [r3, #28]
 8000acc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ad0:	61da      	str	r2, [r3, #28]
	TIM1->CCMR2 |= TIM_CCMR2_OC4PE;
 8000ad2:	69da      	ldr	r2, [r3, #28]
 8000ad4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000ad8:	61da      	str	r2, [r3, #28]
	TIM1->CCMR2 &= ~TIM_CCMR2_OC4M_0;
 8000ada:	69da      	ldr	r2, [r3, #28]
 8000adc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000ae0:	61da      	str	r2, [r3, #28]
	TIM1->CCMR2 |= TIM_CCMR2_OC4M_1;
 8000ae2:	69da      	ldr	r2, [r3, #28]
 8000ae4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000ae8:	61da      	str	r2, [r3, #28]
	TIM1->CCMR2 |= TIM_CCMR2_OC4M_2; 	//110: PWM mode 1
 8000aea:	69da      	ldr	r2, [r3, #28]
 8000aec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000af0:	61da      	str	r2, [r3, #28]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000af2:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000af6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000afa:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8000afe:	6011      	str	r1, [r2, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b00:	2110      	movs	r1, #16
 8000b02:	f882 1319 	strb.w	r1, [r2, #793]	; 0x319
	TIM1->DIER |= TIM_DIER_UIE;
 8000b06:	68da      	ldr	r2, [r3, #12]
 8000b08:	f042 0201 	orr.w	r2, r2, #1
 8000b0c:	60da      	str	r2, [r3, #12]
	TIM1->BDTR|= TIM_BDTR_MOE;     		//MOE: Main output enable
 8000b0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b10:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000b14:	645a      	str	r2, [r3, #68]	; 0x44
	TIM1->CR1 &= ~TIM_CR1_CEN; 			//Bit 0 CEN: Counter enable
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	f022 0201 	bic.w	r2, r2, #1
 8000b1c:	601a      	str	r2, [r3, #0]
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000b1e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000b20:	f043 0304 	orr.w	r3, r3, #4
 8000b24:	632b      	str	r3, [r5, #48]	; 0x30
	GPIOC->AFR[0] |=  (3 << GPIO_AFRL_AFSEL6_Pos)
 8000b26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b2a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b2e:	6a1a      	ldr	r2, [r3, #32]
 8000b30:	f042 524c 	orr.w	r2, r2, #855638016	; 0x33000000
 8000b34:	621a      	str	r2, [r3, #32]
	GPIOC->AFR[1] |=  (3 << GPIO_AFRH_AFSEL8_Pos)
 8000b36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b38:	f042 0233 	orr.w	r2, r2, #51	; 0x33
 8000b3c:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOC->MODER |= GPIO_MODER_MODER6_1
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	f442 222a 	orr.w	r2, r2, #696320	; 0xaa000
 8000b44:	601a      	str	r2, [r3, #0]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR6_0 | GPIO_OSPEEDER_OSPEEDR6_1
 8000b46:	689a      	ldr	r2, [r3, #8]
 8000b48:	f442 227f 	orr.w	r2, r2, #1044480	; 0xff000
 8000b4c:	609a      	str	r2, [r3, #8]
	RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;
 8000b4e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8000b50:	f043 0302 	orr.w	r3, r3, #2
 8000b54:	646b      	str	r3, [r5, #68]	; 0x44
	TIM8->CR1 |= TIM_CR1_ARPE;
 8000b56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b5a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000b64:	601a      	str	r2, [r3, #0]
	TIM8->PSC = 0;
 8000b66:	629c      	str	r4, [r3, #40]	; 0x28
	TIM8->ARR = PERIOD_SYG;
 8000b68:	62d8      	str	r0, [r3, #44]	; 0x2c
	TIM8->CCER |= TIM_CCER_CC1E;   	// Capture/Compare 1 output enable
 8000b6a:	6a1a      	ldr	r2, [r3, #32]
 8000b6c:	f042 0201 	orr.w	r2, r2, #1
 8000b70:	621a      	str	r2, [r3, #32]
	TIM8->CCER |= TIM_CCER_CC2E;   	// Capture/Compare 2 output enable
 8000b72:	6a1a      	ldr	r2, [r3, #32]
 8000b74:	430a      	orrs	r2, r1
 8000b76:	621a      	str	r2, [r3, #32]
	TIM8->CCER |= TIM_CCER_CC3E;   	// Capture/Compare 2 output enable
 8000b78:	6a1a      	ldr	r2, [r3, #32]
 8000b7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000b7e:	621a      	str	r2, [r3, #32]
	TIM8->CCER |= TIM_CCER_CC4E;   	// Capture/Compare 2 output enable
 8000b80:	6a1a      	ldr	r2, [r3, #32]
 8000b82:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000b86:	621a      	str	r2, [r3, #32]
	TIM8->CCMR1 |= TIM_CCMR1_OC1PE;
 8000b88:	699a      	ldr	r2, [r3, #24]
 8000b8a:	f042 0208 	orr.w	r2, r2, #8
 8000b8e:	619a      	str	r2, [r3, #24]
	TIM8->CCMR1 &= ~TIM_CCMR1_OC1M_0;
 8000b90:	699a      	ldr	r2, [r3, #24]
 8000b92:	f022 0210 	bic.w	r2, r2, #16
 8000b96:	619a      	str	r2, [r3, #24]
	TIM8->CCMR1 |= TIM_CCMR1_OC1M_1;
 8000b98:	699a      	ldr	r2, [r3, #24]
 8000b9a:	f042 0220 	orr.w	r2, r2, #32
 8000b9e:	619a      	str	r2, [r3, #24]
	TIM8->CCMR1 |= TIM_CCMR1_OC1M_2; 	//110: PWM mode 1
 8000ba0:	699a      	ldr	r2, [r3, #24]
 8000ba2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ba6:	619a      	str	r2, [r3, #24]
	TIM8->CCMR1 |= TIM_CCMR1_OC2PE;
 8000ba8:	699a      	ldr	r2, [r3, #24]
 8000baa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000bae:	619a      	str	r2, [r3, #24]
	TIM8->CCMR1 &= ~TIM_CCMR1_OC2M_0;
 8000bb0:	699a      	ldr	r2, [r3, #24]
 8000bb2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000bb6:	619a      	str	r2, [r3, #24]
	TIM8->CCMR1 |= TIM_CCMR1_OC2M_1;
 8000bb8:	699a      	ldr	r2, [r3, #24]
 8000bba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000bbe:	619a      	str	r2, [r3, #24]
	TIM8->CCMR1 |= TIM_CCMR1_OC2M_2; 	//110: PWM mode 1
 8000bc0:	699a      	ldr	r2, [r3, #24]
 8000bc2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000bc6:	619a      	str	r2, [r3, #24]
	TIM8->CCMR2 |= TIM_CCMR2_OC3PE;
 8000bc8:	69da      	ldr	r2, [r3, #28]
 8000bca:	f042 0208 	orr.w	r2, r2, #8
 8000bce:	61da      	str	r2, [r3, #28]
	TIM8->CCMR2 &= ~TIM_CCMR2_OC3M_0;
 8000bd0:	69da      	ldr	r2, [r3, #28]
 8000bd2:	f022 0210 	bic.w	r2, r2, #16
 8000bd6:	61da      	str	r2, [r3, #28]
	TIM8->CCMR2 |= TIM_CCMR2_OC3M_1;
 8000bd8:	69da      	ldr	r2, [r3, #28]
 8000bda:	f042 0220 	orr.w	r2, r2, #32
 8000bde:	61da      	str	r2, [r3, #28]
	TIM8->CCMR2 |= TIM_CCMR2_OC3M_2; 	//110: PWM mode 1
 8000be0:	69da      	ldr	r2, [r3, #28]
 8000be2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000be6:	61da      	str	r2, [r3, #28]
	TIM8->CCMR2 |= TIM_CCMR2_OC4PE;
 8000be8:	69da      	ldr	r2, [r3, #28]
 8000bea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000bee:	61da      	str	r2, [r3, #28]
	TIM8->CCMR2 &= ~TIM_CCMR2_OC4M_0;
 8000bf0:	69da      	ldr	r2, [r3, #28]
 8000bf2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000bf6:	61da      	str	r2, [r3, #28]
	TIM8->CCMR2 |= TIM_CCMR2_OC4M_1;
 8000bf8:	69da      	ldr	r2, [r3, #28]
 8000bfa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000bfe:	61da      	str	r2, [r3, #28]
	TIM8->CCMR2 |= TIM_CCMR2_OC4M_2; 	//110: PWM mode 1
 8000c00:	69da      	ldr	r2, [r3, #28]
 8000c02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000c06:	61da      	str	r2, [r3, #28]
	TIM8->BDTR|= TIM_BDTR_MOE;     		//MOE: Main output enable
 8000c08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000c0e:	645a      	str	r2, [r3, #68]	; 0x44
	TIM8->CR1 &= ~TIM_CR1_CEN; 			//Bit 0 CEN: Counter enable
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	f022 0201 	bic.w	r2, r2, #1
 8000c16:	601a      	str	r2, [r3, #0]
  memset( add_leds_buff.data_buf, 0x10, PIXELS_NUM*24 );
 8000c18:	f245 44c0 	movw	r4, #21696	; 0x54c0
 8000c1c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000c20:	f245 4260 	movw	r2, #21600	; 0x5460
 8000c24:	4620      	mov	r0, r4
 8000c26:	f001 fbe6 	bl	80023f6 <memset>
  HAL_SPI_Receive_DMA(&hspi1, add_leds_buff.data_buf, PIXELS_NUM*24);
 8000c2a:	f245 4260 	movw	r2, #21600	; 0x5460
 8000c2e:	4621      	mov	r1, r4
 8000c30:	4630      	mov	r0, r6
 8000c32:	f001 fab0 	bl	8002196 <HAL_SPI_Receive_DMA>
		HAL_IWDG_Refresh(&hiwdg);
 8000c36:	f64a 1424 	movw	r4, #43300	; 0xa924
 8000c3a:	f2c2 0400 	movt	r4, #8192	; 0x2000
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 8000c3e:	2500      	movs	r5, #0
 8000c40:	f2c4 0502 	movt	r5, #16386	; 0x4002
		if(local.mem_buf_rd)
 8000c44:	f245 4694 	movw	r6, #21652	; 0x5494
 8000c48:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8000c4c:	e001      	b.n	8000c52 <main+0x344>
 8000c4e:	7833      	ldrb	r3, [r6, #0]
 8000c50:	b983      	cbnz	r3, 8000c74 <main+0x366>
		HAL_IWDG_Refresh(&hiwdg);
 8000c52:	4620      	mov	r0, r4
 8000c54:	f000 fd1a 	bl	800168c <HAL_IWDG_Refresh>
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 8000c58:	2101      	movs	r1, #1
 8000c5a:	4628      	mov	r0, r5
 8000c5c:	f000 fceb 	bl	8001636 <HAL_GPIO_ReadPin>
 8000c60:	2800      	cmp	r0, #0
 8000c62:	d0f4      	beq.n	8000c4e <main+0x340>
			LED_SendData(PIXELS_NUM*24);
 8000c64:	f245 4060 	movw	r0, #21600	; 0x5460
 8000c68:	f7ff fc7b 	bl	8000562 <LED_SendData>
			Delay(50);
 8000c6c:	2032      	movs	r0, #50	; 0x32
 8000c6e:	f7ff fe37 	bl	80008e0 <Delay>
 8000c72:	e7ec      	b.n	8000c4e <main+0x340>
			Delay(2);
 8000c74:	2002      	movs	r0, #2
 8000c76:	f7ff fe33 	bl	80008e0 <Delay>
			LED_SendData(PIXELS_NUM*24);
 8000c7a:	f245 4060 	movw	r0, #21600	; 0x5460
 8000c7e:	f7ff fc70 	bl	8000562 <LED_SendData>
 8000c82:	e7e6      	b.n	8000c52 <main+0x344>

08000c84 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c84:	4770      	bx	lr

08000c86 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c86:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c88:	2100      	movs	r1, #0
 8000c8a:	9100      	str	r1, [sp, #0]
 8000c8c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000c90:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000c9a:	645a      	str	r2, [r3, #68]	; 0x44
 8000c9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c9e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000ca2:	9200      	str	r2, [sp, #0]
 8000ca4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca6:	9101      	str	r1, [sp, #4]
 8000ca8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000caa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000cae:	641a      	str	r2, [r3, #64]	; 0x40
 8000cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cb6:	9301      	str	r3, [sp, #4]
 8000cb8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cba:	b002      	add	sp, #8
 8000cbc:	4770      	bx	lr

08000cbe <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000cbe:	b530      	push	{r4, r5, lr}
 8000cc0:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	9303      	str	r3, [sp, #12]
 8000cc6:	9304      	str	r3, [sp, #16]
 8000cc8:	9305      	str	r3, [sp, #20]
 8000cca:	9306      	str	r3, [sp, #24]
 8000ccc:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 8000cce:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000cd2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000cd6:	6802      	ldr	r2, [r0, #0]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d001      	beq.n	8000ce0 <HAL_SPI_MspInit+0x22>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000cdc:	b009      	add	sp, #36	; 0x24
 8000cde:	bd30      	pop	{r4, r5, pc}
 8000ce0:	4604      	mov	r4, r0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ce2:	2500      	movs	r5, #0
 8000ce4:	9501      	str	r5, [sp, #4]
 8000ce6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000cea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000cee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000cf0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000cf4:	645a      	str	r2, [r3, #68]	; 0x44
 8000cf6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000cf8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000cfc:	9201      	str	r2, [sp, #4]
 8000cfe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d00:	9502      	str	r5, [sp, #8]
 8000d02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d04:	f042 0202 	orr.w	r2, r2, #2
 8000d08:	631a      	str	r2, [r3, #48]	; 0x30
 8000d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0c:	f003 0302 	and.w	r3, r3, #2
 8000d10:	9302      	str	r3, [sp, #8]
 8000d12:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000d14:	2338      	movs	r3, #56	; 0x38
 8000d16:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d20:	2305      	movs	r3, #5
 8000d22:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d24:	a903      	add	r1, sp, #12
 8000d26:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000d2a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000d2e:	f000 fb7d 	bl	800142c <HAL_GPIO_Init>
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8000d32:	f64a 1088 	movw	r0, #43400	; 0xa988
 8000d36:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000d3a:	f246 4310 	movw	r3, #25616	; 0x6410
 8000d3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d42:	6003      	str	r3, [r0, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000d44:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000d48:	6043      	str	r3, [r0, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d4a:	6085      	str	r5, [r0, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d4c:	60c5      	str	r5, [r0, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d52:	6103      	str	r3, [r0, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d54:	6145      	str	r5, [r0, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d56:	6185      	str	r5, [r0, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8000d58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d5c:	61c3      	str	r3, [r0, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000d5e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000d62:	6203      	str	r3, [r0, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d64:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000d66:	f000 f998 	bl	800109a <HAL_DMA_Init>
 8000d6a:	bb38      	cbnz	r0, 8000dbc <HAL_SPI_MspInit+0xfe>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000d6c:	f64a 1388 	movw	r3, #43400	; 0xa988
 8000d70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d74:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000d76:	639c      	str	r4, [r3, #56]	; 0x38
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8000d78:	f64a 10e8 	movw	r0, #43496	; 0xa9e8
 8000d7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000d80:	f246 4358 	movw	r3, #25688	; 0x6458
 8000d84:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d88:	6003      	str	r3, [r0, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8000d8a:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000d8e:	6043      	str	r3, [r0, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d90:	2340      	movs	r3, #64	; 0x40
 8000d92:	6083      	str	r3, [r0, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	60c3      	str	r3, [r0, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d9c:	6102      	str	r2, [r0, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d9e:	6143      	str	r3, [r0, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000da0:	6183      	str	r3, [r0, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000da2:	61c3      	str	r3, [r0, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000da4:	6203      	str	r3, [r0, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000da6:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000da8:	f000 f977 	bl	800109a <HAL_DMA_Init>
 8000dac:	b948      	cbnz	r0, 8000dc2 <HAL_SPI_MspInit+0x104>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000dae:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
 8000db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000db6:	64a3      	str	r3, [r4, #72]	; 0x48
 8000db8:	639c      	str	r4, [r3, #56]	; 0x38
}
 8000dba:	e78f      	b.n	8000cdc <HAL_SPI_MspInit+0x1e>
      Error_Handler();
 8000dbc:	f7ff ff62 	bl	8000c84 <Error_Handler>
 8000dc0:	e7d4      	b.n	8000d6c <HAL_SPI_MspInit+0xae>
      Error_Handler();
 8000dc2:	f7ff ff5f 	bl	8000c84 <Error_Handler>
 8000dc6:	e7f2      	b.n	8000dae <HAL_SPI_MspInit+0xf0>

08000dc8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000dc8:	4770      	bx	lr

08000dca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dca:	e7fe      	b.n	8000dca <HardFault_Handler>

08000dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dcc:	e7fe      	b.n	8000dcc <MemManage_Handler>

08000dce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dce:	e7fe      	b.n	8000dce <BusFault_Handler>

08000dd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dd0:	e7fe      	b.n	8000dd0 <UsageFault_Handler>

08000dd2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd2:	4770      	bx	lr

08000dd4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dd4:	4770      	bx	lr

08000dd6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dd6:	4770      	bx	lr

08000dd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dd8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dda:	f000 f8af 	bl	8000f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dde:	bd08      	pop	{r3, pc}

08000de0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000de0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000de2:	f64a 1088 	movw	r0, #43400	; 0xa988
 8000de6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000dea:	f000 fa2f 	bl	800124c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000dee:	bd08      	pop	{r3, pc}

08000df0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8000df0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000df2:	f64a 10e8 	movw	r0, #43496	; 0xa9e8
 8000df6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000dfa:	f000 fa27 	bl	800124c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8000dfe:	bd08      	pop	{r3, pc}

08000e00 <TIM1_UP_TIM10_IRQHandler>:

/* USER CODE BEGIN 1 */
void TIM1_UP_TIM10_IRQHandler( void )
{
 8000e00:	b508      	push	{r3, lr}
	if (TIM1->SR & TIM_SR_UIF)
 8000e02:	2300      	movs	r3, #0
 8000e04:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e08:	691b      	ldr	r3, [r3, #16]
 8000e0a:	f013 0f01 	tst.w	r3, #1
 8000e0e:	d100      	bne.n	8000e12 <TIM1_UP_TIM10_IRQHandler+0x12>
	{
		TIM1->SR &= ~TIM_SR_UIF;
		TIM1_UPD_Servo_Set();
	}
}
 8000e10:	bd08      	pop	{r3, pc}
		TIM1->SR &= ~TIM_SR_UIF;
 8000e12:	2300      	movs	r3, #0
 8000e14:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e18:	691a      	ldr	r2, [r3, #16]
 8000e1a:	f022 0201 	bic.w	r2, r2, #1
 8000e1e:	611a      	str	r2, [r3, #16]
		TIM1_UPD_Servo_Set();
 8000e20:	f7ff fc7f 	bl	8000722 <TIM1_UPD_Servo_Set>
}
 8000e24:	e7f4      	b.n	8000e10 <TIM1_UP_TIM10_IRQHandler+0x10>

08000e26 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
	if (TIM4->SR & TIM_SR_UIF)
 8000e26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e2a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000e2e:	691b      	ldr	r3, [r3, #16]
 8000e30:	f013 0f01 	tst.w	r3, #1
 8000e34:	d007      	beq.n	8000e46 <TIM4_IRQHandler+0x20>
	{
		TIM4->SR &= ~TIM_SR_UIF;
 8000e36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e3a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000e3e:	691a      	ldr	r2, [r3, #16]
 8000e40:	f022 0201 	bic.w	r2, r2, #1
 8000e44:	611a      	str	r2, [r3, #16]
	}
}
 8000e46:	4770      	bx	lr

08000e48 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e48:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000e4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e50:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000e54:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000e58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e5c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e60:	609a      	str	r2, [r3, #8]
#endif
}
 8000e62:	4770      	bx	lr

08000e64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e9c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000e68:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e6a:	e003      	b.n	8000e74 <LoopCopyDataInit>

08000e6c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000e6e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000e70:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000e72:	3104      	adds	r1, #4

08000e74 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000e74:	480b      	ldr	r0, [pc, #44]	; (8000ea4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000e76:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000e78:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000e7a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000e7c:	d3f6      	bcc.n	8000e6c <CopyDataInit>
  ldr  r2, =_sbss
 8000e7e:	4a0b      	ldr	r2, [pc, #44]	; (8000eac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000e80:	e002      	b.n	8000e88 <LoopFillZerobss>

08000e82 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000e82:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e84:	f842 3b04 	str.w	r3, [r2], #4

08000e88 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e88:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e8a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e8c:	d3f9      	bcc.n	8000e82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e8e:	f7ff ffdb 	bl	8000e48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e92:	f001 fa81 	bl	8002398 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e96:	f7ff fd3a 	bl	800090e <main>
  bx  lr    
 8000e9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e9c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000ea0:	08002448 	.word	0x08002448
  ldr  r0, =_sdata
 8000ea4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000ea8:	200054a4 	.word	0x200054a4
  ldr  r2, =_sbss
 8000eac:	200054a4 	.word	0x200054a4
  ldr  r3, = _ebss
 8000eb0:	2000aa4c 	.word	0x2000aa4c

08000eb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000eb4:	e7fe      	b.n	8000eb4 <ADC_IRQHandler>

08000eb6 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb6:	b510      	push	{r4, lr}
 8000eb8:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eba:	f245 4298 	movw	r2, #21656	; 0x5498
 8000ebe:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000ec2:	f245 439c 	movw	r3, #21660	; 0x549c
 8000ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eca:	7818      	ldrb	r0, [r3, #0]
 8000ecc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed0:	fbb3 f3f0 	udiv	r3, r3, r0
 8000ed4:	6810      	ldr	r0, [r2, #0]
 8000ed6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000eda:	f000 f8ad 	bl	8001038 <HAL_SYSTICK_Config>
 8000ede:	b980      	cbnz	r0, 8000f02 <HAL_InitTick+0x4c>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee0:	2c0f      	cmp	r4, #15
 8000ee2:	d901      	bls.n	8000ee8 <HAL_InitTick+0x32>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	e00d      	b.n	8000f04 <HAL_InitTick+0x4e>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	4621      	mov	r1, r4
 8000eec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ef0:	f000 f85e 	bl	8000fb0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ef4:	f245 43a0 	movw	r3, #21664	; 0x54a0
 8000ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000efc:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000efe:	2000      	movs	r0, #0
 8000f00:	e000      	b.n	8000f04 <HAL_InitTick+0x4e>
    return HAL_ERROR;
 8000f02:	2001      	movs	r0, #1
}
 8000f04:	bd10      	pop	{r4, pc}

08000f06 <HAL_Init>:
{
 8000f06:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f08:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8000f0c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f16:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f1e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f26:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f28:	2003      	movs	r0, #3
 8000f2a:	f000 f82e 	bl	8000f8a <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f7ff ffc1 	bl	8000eb6 <HAL_InitTick>
  HAL_MspInit();
 8000f34:	f7ff fea7 	bl	8000c86 <HAL_MspInit>
}
 8000f38:	2000      	movs	r0, #0
 8000f3a:	bd08      	pop	{r3, pc}

08000f3c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f3c:	f64a 2348 	movw	r3, #43592	; 0xaa48
 8000f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f44:	6818      	ldr	r0, [r3, #0]
 8000f46:	f245 419c 	movw	r1, #21660	; 0x549c
 8000f4a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000f4e:	780a      	ldrb	r2, [r1, #0]
 8000f50:	4402      	add	r2, r0
 8000f52:	601a      	str	r2, [r3, #0]
}
 8000f54:	4770      	bx	lr

08000f56 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f56:	f64a 2348 	movw	r3, #43592	; 0xaa48
 8000f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f5e:	6818      	ldr	r0, [r3, #0]
}
 8000f60:	4770      	bx	lr

08000f62 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f62:	b538      	push	{r3, r4, r5, lr}
 8000f64:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f66:	f7ff fff6 	bl	8000f56 <HAL_GetTick>
 8000f6a:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f6c:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8000f70:	d005      	beq.n	8000f7e <HAL_Delay+0x1c>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f72:	f245 439c 	movw	r3, #21660	; 0x549c
 8000f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f7e:	f7ff ffea 	bl	8000f56 <HAL_GetTick>
 8000f82:	1b40      	subs	r0, r0, r5
 8000f84:	42a0      	cmp	r0, r4
 8000f86:	d3fa      	bcc.n	8000f7e <HAL_Delay+0x1c>
  {
  }
}
 8000f88:	bd38      	pop	{r3, r4, r5, pc}

08000f8a <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f8a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000f8e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000f92:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f94:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f98:	041b      	lsls	r3, r3, #16
 8000f9a:	0c1b      	lsrs	r3, r3, #16
 8000f9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fa4:	0200      	lsls	r0, r0, #8
 8000fa6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000faa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000fac:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000fae:	4770      	bx	lr

08000fb0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fb0:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fb2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000fb6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc0:	f1c3 0407 	rsb	r4, r3, #7
 8000fc4:	2c04      	cmp	r4, #4
 8000fc6:	bf28      	it	cs
 8000fc8:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fca:	1d1d      	adds	r5, r3, #4
 8000fcc:	2d06      	cmp	r5, #6
 8000fce:	bf8c      	ite	hi
 8000fd0:	3b03      	subhi	r3, #3
 8000fd2:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8000fd8:	fa05 f404 	lsl.w	r4, r5, r4
 8000fdc:	ea21 0104 	bic.w	r1, r1, r4
 8000fe0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fe2:	fa05 f303 	lsl.w	r3, r5, r3
 8000fe6:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fea:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000fec:	2800      	cmp	r0, #0
 8000fee:	db09      	blt.n	8001004 <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff0:	0109      	lsls	r1, r1, #4
 8000ff2:	b2c9      	uxtb	r1, r1
 8000ff4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000ff8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000ffc:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001000:	bc30      	pop	{r4, r5}
 8001002:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001004:	f000 000f 	and.w	r0, r0, #15
 8001008:	0109      	lsls	r1, r1, #4
 800100a:	b2c9      	uxtb	r1, r1
 800100c:	f64e 43fc 	movw	r3, #60668	; 0xecfc
 8001010:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001014:	4403      	add	r3, r0
 8001016:	7619      	strb	r1, [r3, #24]
 8001018:	e7f2      	b.n	8001000 <HAL_NVIC_SetPriority+0x50>

0800101a <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800101a:	2800      	cmp	r0, #0
 800101c:	db0b      	blt.n	8001036 <HAL_NVIC_EnableIRQ+0x1c>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800101e:	0942      	lsrs	r2, r0, #5
 8001020:	f000 001f 	and.w	r0, r0, #31
 8001024:	2301      	movs	r3, #1
 8001026:	fa03 f000 	lsl.w	r0, r3, r0
 800102a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800102e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001032:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001036:	4770      	bx	lr

08001038 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001038:	3801      	subs	r0, #1
 800103a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800103e:	d210      	bcs.n	8001062 <HAL_SYSTICK_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001040:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001044:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001048:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 800104e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001052:	21f0      	movs	r1, #240	; 0xf0
 8001054:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001058:	2000      	movs	r0, #0
 800105a:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800105c:	2207      	movs	r2, #7
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001062:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001064:	4770      	bx	lr

08001066 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001066:	6802      	ldr	r2, [r0, #0]
 8001068:	b2d3      	uxtb	r3, r2
 800106a:	3b10      	subs	r3, #16
 800106c:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8001070:	f6ca 21aa 	movt	r1, #43690	; 0xaaaa
 8001074:	fba1 1303 	umull	r1, r3, r1, r3
 8001078:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800107a:	f242 4130 	movw	r1, #9264	; 0x2430
 800107e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001082:	5cc9      	ldrb	r1, [r1, r3]
 8001084:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001086:	2b03      	cmp	r3, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001088:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 800108c:	f022 0203 	bic.w	r2, r2, #3
 8001090:	bf88      	it	hi
 8001092:	3204      	addhi	r2, #4
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001094:	6582      	str	r2, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 8001096:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001098:	4770      	bx	lr

0800109a <HAL_DMA_Init>:
{
 800109a:	b538      	push	{r3, r4, r5, lr}
 800109c:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800109e:	f7ff ff5a 	bl	8000f56 <HAL_GetTick>
  if(hdma == NULL)
 80010a2:	2c00      	cmp	r4, #0
 80010a4:	f000 808b 	beq.w	80011be <HAL_DMA_Init+0x124>
 80010a8:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 80010aa:	2300      	movs	r3, #0
 80010ac:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 80010b0:	2302      	movs	r3, #2
 80010b2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80010b6:	6822      	ldr	r2, [r4, #0]
 80010b8:	6813      	ldr	r3, [r2, #0]
 80010ba:	f023 0301 	bic.w	r3, r3, #1
 80010be:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010c0:	6823      	ldr	r3, [r4, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	f012 0f01 	tst.w	r2, #1
 80010c8:	d00a      	beq.n	80010e0 <HAL_DMA_Init+0x46>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010ca:	f7ff ff44 	bl	8000f56 <HAL_GetTick>
 80010ce:	1b40      	subs	r0, r0, r5
 80010d0:	2805      	cmp	r0, #5
 80010d2:	d9f5      	bls.n	80010c0 <HAL_DMA_Init+0x26>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010d4:	2320      	movs	r3, #32
 80010d6:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010d8:	2003      	movs	r0, #3
 80010da:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80010de:	bd38      	pop	{r3, r4, r5, pc}
  tmp = hdma->Instance->CR;
 80010e0:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80010e2:	f248 003f 	movw	r0, #32831	; 0x803f
 80010e6:	f2cf 0010 	movt	r0, #61456	; 0xf010
 80010ea:	4010      	ands	r0, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010ec:	6861      	ldr	r1, [r4, #4]
 80010ee:	68a2      	ldr	r2, [r4, #8]
 80010f0:	430a      	orrs	r2, r1
 80010f2:	68e1      	ldr	r1, [r4, #12]
 80010f4:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010f6:	6921      	ldr	r1, [r4, #16]
 80010f8:	430a      	orrs	r2, r1
 80010fa:	6961      	ldr	r1, [r4, #20]
 80010fc:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010fe:	69a1      	ldr	r1, [r4, #24]
 8001100:	430a      	orrs	r2, r1
 8001102:	69e1      	ldr	r1, [r4, #28]
 8001104:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8001106:	6a21      	ldr	r1, [r4, #32]
 8001108:	430a      	orrs	r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800110a:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800110c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800110e:	2904      	cmp	r1, #4
 8001110:	d015      	beq.n	800113e <HAL_DMA_Init+0xa4>
  hdma->Instance->CR = tmp;  
 8001112:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001114:	6821      	ldr	r1, [r4, #0]
 8001116:	694b      	ldr	r3, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001118:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 800111c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800111e:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001120:	2a04      	cmp	r2, #4
 8001122:	d115      	bne.n	8001150 <HAL_DMA_Init+0xb6>
    tmp |= hdma->Init.FIFOThreshold;
 8001124:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001126:	4303      	orrs	r3, r0
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001128:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800112a:	b18a      	cbz	r2, 8001150 <HAL_DMA_Init+0xb6>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800112c:	69a5      	ldr	r5, [r4, #24]
 800112e:	bb1d      	cbnz	r5, 8001178 <HAL_DMA_Init+0xde>
  {
    switch (tmp)
 8001130:	2801      	cmp	r0, #1
 8001132:	d01b      	beq.n	800116c <HAL_DMA_Init+0xd2>
 8001134:	b140      	cbz	r0, 8001148 <HAL_DMA_Init+0xae>
 8001136:	2802      	cmp	r0, #2
 8001138:	d006      	beq.n	8001148 <HAL_DMA_Init+0xae>
  HAL_StatusTypeDef status = HAL_OK;
 800113a:	2200      	movs	r2, #0
 800113c:	e006      	b.n	800114c <HAL_DMA_Init+0xb2>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800113e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001140:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001142:	4301      	orrs	r1, r0
 8001144:	430a      	orrs	r2, r1
 8001146:	e7e4      	b.n	8001112 <HAL_DMA_Init+0x78>
  HAL_StatusTypeDef status = HAL_OK;
 8001148:	f3c2 6200 	ubfx	r2, r2, #24, #1
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800114c:	2a00      	cmp	r2, #0
 800114e:	d130      	bne.n	80011b2 <HAL_DMA_Init+0x118>
  hdma->Instance->FCR = tmp;
 8001150:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001152:	4620      	mov	r0, r4
 8001154:	f7ff ff87 	bl	8001066 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001158:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800115a:	233f      	movs	r3, #63	; 0x3f
 800115c:	4093      	lsls	r3, r2
 800115e:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001160:	2000      	movs	r0, #0
 8001162:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001164:	2301      	movs	r3, #1
 8001166:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 800116a:	e7b8      	b.n	80010de <HAL_DMA_Init+0x44>
  HAL_StatusTypeDef status = HAL_OK;
 800116c:	f1b2 7fc0 	cmp.w	r2, #25165824	; 0x1800000
 8001170:	bf14      	ite	ne
 8001172:	2200      	movne	r2, #0
 8001174:	2201      	moveq	r2, #1
 8001176:	e7e9      	b.n	800114c <HAL_DMA_Init+0xb2>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001178:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
 800117c:	d006      	beq.n	800118c <HAL_DMA_Init+0xf2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800117e:	2802      	cmp	r0, #2
 8001180:	d917      	bls.n	80011b2 <HAL_DMA_Init+0x118>
 8001182:	2803      	cmp	r0, #3
 8001184:	d113      	bne.n	80011ae <HAL_DMA_Init+0x114>
  HAL_StatusTypeDef status = HAL_OK;
 8001186:	f3c2 6200 	ubfx	r2, r2, #24, #1
 800118a:	e7df      	b.n	800114c <HAL_DMA_Init+0xb2>
    switch (tmp)
 800118c:	2803      	cmp	r0, #3
 800118e:	d80c      	bhi.n	80011aa <HAL_DMA_Init+0x110>
 8001190:	e8df f000 	tbb	[pc, r0]
 8001194:	050f020f 	.word	0x050f020f
  HAL_StatusTypeDef status = HAL_OK;
 8001198:	f3c2 6200 	ubfx	r2, r2, #24, #1
 800119c:	e7d6      	b.n	800114c <HAL_DMA_Init+0xb2>
 800119e:	f1b2 7fc0 	cmp.w	r2, #25165824	; 0x1800000
 80011a2:	bf14      	ite	ne
 80011a4:	2200      	movne	r2, #0
 80011a6:	2201      	moveq	r2, #1
 80011a8:	e7d0      	b.n	800114c <HAL_DMA_Init+0xb2>
 80011aa:	2200      	movs	r2, #0
 80011ac:	e7ce      	b.n	800114c <HAL_DMA_Init+0xb2>
 80011ae:	2200      	movs	r2, #0
 80011b0:	e7cc      	b.n	800114c <HAL_DMA_Init+0xb2>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80011b2:	2340      	movs	r3, #64	; 0x40
 80011b4:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80011b6:	2001      	movs	r0, #1
 80011b8:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 80011bc:	e78f      	b.n	80010de <HAL_DMA_Init+0x44>
    return HAL_ERROR;
 80011be:	2001      	movs	r0, #1
 80011c0:	e78d      	b.n	80010de <HAL_DMA_Init+0x44>

080011c2 <HAL_DMA_Start_IT>:
{
 80011c2:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 80011c4:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80011c8:	2c01      	cmp	r4, #1
 80011ca:	d03d      	beq.n	8001248 <HAL_DMA_Start_IT+0x86>
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80011cc:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 80011ce:	2401      	movs	r4, #1
 80011d0:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80011d4:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80011d8:	b2e4      	uxtb	r4, r4
 80011da:	2c01      	cmp	r4, #1
 80011dc:	d005      	beq.n	80011ea <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 80011de:	2300      	movs	r3, #0
 80011e0:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 80011e4:	2002      	movs	r0, #2
}
 80011e6:	bc70      	pop	{r4, r5, r6}
 80011e8:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 80011ea:	2402      	movs	r4, #2
 80011ec:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011f0:	2400      	movs	r4, #0
 80011f2:	6544      	str	r4, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80011f4:	6806      	ldr	r6, [r0, #0]
 80011f6:	6834      	ldr	r4, [r6, #0]
 80011f8:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 80011fc:	6034      	str	r4, [r6, #0]
  hdma->Instance->NDTR = DataLength;
 80011fe:	6804      	ldr	r4, [r0, #0]
 8001200:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001202:	6883      	ldr	r3, [r0, #8]
 8001204:	2b40      	cmp	r3, #64	; 0x40
 8001206:	d01a      	beq.n	800123e <HAL_DMA_Start_IT+0x7c>
    hdma->Instance->PAR = SrcAddress;
 8001208:	6803      	ldr	r3, [r0, #0]
 800120a:	6099      	str	r1, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800120c:	6803      	ldr	r3, [r0, #0]
 800120e:	60da      	str	r2, [r3, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001210:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001212:	233f      	movs	r3, #63	; 0x3f
 8001214:	4093      	lsls	r3, r2
 8001216:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001218:	6802      	ldr	r2, [r0, #0]
 800121a:	6813      	ldr	r3, [r2, #0]
 800121c:	f043 0316 	orr.w	r3, r3, #22
 8001220:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8001222:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001224:	b123      	cbz	r3, 8001230 <HAL_DMA_Start_IT+0x6e>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001226:	6802      	ldr	r2, [r0, #0]
 8001228:	6813      	ldr	r3, [r2, #0]
 800122a:	f043 0308 	orr.w	r3, r3, #8
 800122e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001230:	6802      	ldr	r2, [r0, #0]
 8001232:	6813      	ldr	r3, [r2, #0]
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800123a:	2000      	movs	r0, #0
 800123c:	e7d3      	b.n	80011e6 <HAL_DMA_Start_IT+0x24>
    hdma->Instance->PAR = DstAddress;
 800123e:	6803      	ldr	r3, [r0, #0]
 8001240:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8001242:	6803      	ldr	r3, [r0, #0]
 8001244:	60d9      	str	r1, [r3, #12]
 8001246:	e7e3      	b.n	8001210 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8001248:	2002      	movs	r0, #2
 800124a:	e7cc      	b.n	80011e6 <HAL_DMA_Start_IT+0x24>

0800124c <HAL_DMA_IRQHandler>:
{
 800124c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124e:	b083      	sub	sp, #12
 8001250:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8001252:	2300      	movs	r3, #0
 8001254:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001256:	f245 4398 	movw	r3, #21656	; 0x5498
 800125a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800125e:	681e      	ldr	r6, [r3, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001260:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8001262:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001264:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001266:	2308      	movs	r3, #8
 8001268:	4093      	lsls	r3, r2
 800126a:	422b      	tst	r3, r5
 800126c:	d010      	beq.n	8001290 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800126e:	6803      	ldr	r3, [r0, #0]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	f012 0f04 	tst.w	r2, #4
 8001276:	d00b      	beq.n	8001290 <HAL_DMA_IRQHandler+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	f022 0204 	bic.w	r2, r2, #4
 800127e:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001280:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001282:	2308      	movs	r3, #8
 8001284:	4093      	lsls	r3, r2
 8001286:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001288:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001290:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001292:	2301      	movs	r3, #1
 8001294:	4093      	lsls	r3, r2
 8001296:	422b      	tst	r3, r5
 8001298:	d009      	beq.n	80012ae <HAL_DMA_IRQHandler+0x62>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800129a:	6822      	ldr	r2, [r4, #0]
 800129c:	6952      	ldr	r2, [r2, #20]
 800129e:	f012 0f80 	tst.w	r2, #128	; 0x80
 80012a2:	d004      	beq.n	80012ae <HAL_DMA_IRQHandler+0x62>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80012a4:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80012a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012a8:	f043 0302 	orr.w	r3, r3, #2
 80012ac:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80012ae:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80012b0:	2304      	movs	r3, #4
 80012b2:	4093      	lsls	r3, r2
 80012b4:	422b      	tst	r3, r5
 80012b6:	d009      	beq.n	80012cc <HAL_DMA_IRQHandler+0x80>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80012b8:	6822      	ldr	r2, [r4, #0]
 80012ba:	6812      	ldr	r2, [r2, #0]
 80012bc:	f012 0f02 	tst.w	r2, #2
 80012c0:	d004      	beq.n	80012cc <HAL_DMA_IRQHandler+0x80>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80012c2:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80012c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012c6:	f043 0304 	orr.w	r3, r3, #4
 80012ca:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80012cc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80012ce:	2310      	movs	r3, #16
 80012d0:	4093      	lsls	r3, r2
 80012d2:	422b      	tst	r3, r5
 80012d4:	d024      	beq.n	8001320 <HAL_DMA_IRQHandler+0xd4>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80012d6:	6822      	ldr	r2, [r4, #0]
 80012d8:	6812      	ldr	r2, [r2, #0]
 80012da:	f012 0f08 	tst.w	r2, #8
 80012de:	d01f      	beq.n	8001320 <HAL_DMA_IRQHandler+0xd4>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80012e0:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80012e2:	6823      	ldr	r3, [r4, #0]
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80012ea:	d00d      	beq.n	8001308 <HAL_DMA_IRQHandler+0xbc>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80012f2:	d104      	bne.n	80012fe <HAL_DMA_IRQHandler+0xb2>
          if(hdma->XferHalfCpltCallback != NULL)
 80012f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012f6:	b19b      	cbz	r3, 8001320 <HAL_DMA_IRQHandler+0xd4>
            hdma->XferHalfCpltCallback(hdma);
 80012f8:	4620      	mov	r0, r4
 80012fa:	4798      	blx	r3
 80012fc:	e010      	b.n	8001320 <HAL_DMA_IRQHandler+0xd4>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80012fe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001300:	b173      	cbz	r3, 8001320 <HAL_DMA_IRQHandler+0xd4>
            hdma->XferM1HalfCpltCallback(hdma);
 8001302:	4620      	mov	r0, r4
 8001304:	4798      	blx	r3
 8001306:	e00b      	b.n	8001320 <HAL_DMA_IRQHandler+0xd4>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	f412 7f80 	tst.w	r2, #256	; 0x100
 800130e:	d103      	bne.n	8001318 <HAL_DMA_IRQHandler+0xcc>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	f022 0208 	bic.w	r2, r2, #8
 8001316:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001318:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800131a:	b10b      	cbz	r3, 8001320 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferHalfCpltCallback(hdma);
 800131c:	4620      	mov	r0, r4
 800131e:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001320:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001322:	2320      	movs	r3, #32
 8001324:	4093      	lsls	r3, r2
 8001326:	422b      	tst	r3, r5
 8001328:	d055      	beq.n	80013d6 <HAL_DMA_IRQHandler+0x18a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800132a:	6822      	ldr	r2, [r4, #0]
 800132c:	6812      	ldr	r2, [r2, #0]
 800132e:	f012 0f10 	tst.w	r2, #16
 8001332:	d050      	beq.n	80013d6 <HAL_DMA_IRQHandler+0x18a>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001334:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001336:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800133a:	b2db      	uxtb	r3, r3
 800133c:	2b05      	cmp	r3, #5
 800133e:	d00e      	beq.n	800135e <HAL_DMA_IRQHandler+0x112>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001340:	6823      	ldr	r3, [r4, #0]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8001348:	d033      	beq.n	80013b2 <HAL_DMA_IRQHandler+0x166>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001350:	d12a      	bne.n	80013a8 <HAL_DMA_IRQHandler+0x15c>
          if(hdma->XferM1CpltCallback != NULL)
 8001352:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001354:	2b00      	cmp	r3, #0
 8001356:	d03e      	beq.n	80013d6 <HAL_DMA_IRQHandler+0x18a>
            hdma->XferM1CpltCallback(hdma);
 8001358:	4620      	mov	r0, r4
 800135a:	4798      	blx	r3
 800135c:	e03b      	b.n	80013d6 <HAL_DMA_IRQHandler+0x18a>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800135e:	6822      	ldr	r2, [r4, #0]
 8001360:	6813      	ldr	r3, [r2, #0]
 8001362:	f023 0316 	bic.w	r3, r3, #22
 8001366:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001368:	6822      	ldr	r2, [r4, #0]
 800136a:	6953      	ldr	r3, [r2, #20]
 800136c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001370:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001372:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001374:	b1a3      	cbz	r3, 80013a0 <HAL_DMA_IRQHandler+0x154>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001376:	6822      	ldr	r2, [r4, #0]
 8001378:	6813      	ldr	r3, [r2, #0]
 800137a:	f023 0308 	bic.w	r3, r3, #8
 800137e:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001380:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001382:	233f      	movs	r3, #63	; 0x3f
 8001384:	4093      	lsls	r3, r2
 8001386:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8001388:	2300      	movs	r3, #0
 800138a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800138e:	2301      	movs	r3, #1
 8001390:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001394:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001396:	2b00      	cmp	r3, #0
 8001398:	d046      	beq.n	8001428 <HAL_DMA_IRQHandler+0x1dc>
          hdma->XferAbortCallback(hdma);
 800139a:	4620      	mov	r0, r4
 800139c:	4798      	blx	r3
 800139e:	e043      	b.n	8001428 <HAL_DMA_IRQHandler+0x1dc>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80013a0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1e7      	bne.n	8001376 <HAL_DMA_IRQHandler+0x12a>
 80013a6:	e7eb      	b.n	8001380 <HAL_DMA_IRQHandler+0x134>
          if(hdma->XferCpltCallback != NULL)
 80013a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013aa:	b1a3      	cbz	r3, 80013d6 <HAL_DMA_IRQHandler+0x18a>
            hdma->XferCpltCallback(hdma);
 80013ac:	4620      	mov	r0, r4
 80013ae:	4798      	blx	r3
 80013b0:	e011      	b.n	80013d6 <HAL_DMA_IRQHandler+0x18a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	f412 7f80 	tst.w	r2, #256	; 0x100
 80013b8:	d109      	bne.n	80013ce <HAL_DMA_IRQHandler+0x182>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	f022 0210 	bic.w	r2, r2, #16
 80013c0:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(hdma);
 80013c2:	2300      	movs	r3, #0
 80013c4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80013c8:	2301      	movs	r3, #1
 80013ca:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80013ce:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013d0:	b10b      	cbz	r3, 80013d6 <HAL_DMA_IRQHandler+0x18a>
          hdma->XferCpltCallback(hdma);
 80013d2:	4620      	mov	r0, r4
 80013d4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80013d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013d8:	b333      	cbz	r3, 8001428 <HAL_DMA_IRQHandler+0x1dc>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80013da:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013dc:	f013 0f01 	tst.w	r3, #1
 80013e0:	d01e      	beq.n	8001420 <HAL_DMA_IRQHandler+0x1d4>
      hdma->State = HAL_DMA_STATE_ABORT;
 80013e2:	2305      	movs	r3, #5
 80013e4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80013e8:	6822      	ldr	r2, [r4, #0]
 80013ea:	6813      	ldr	r3, [r2, #0]
 80013ec:	f023 0301 	bic.w	r3, r3, #1
 80013f0:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80013f2:	f248 13b5 	movw	r3, #33205	; 0x81b5
 80013f6:	f6c1 334e 	movt	r3, #6990	; 0x1b4e
 80013fa:	fba3 3606 	umull	r3, r6, r3, r6
 80013fe:	0ab6      	lsrs	r6, r6, #10
        if (++count > timeout)
 8001400:	9b01      	ldr	r3, [sp, #4]
 8001402:	3301      	adds	r3, #1
 8001404:	9301      	str	r3, [sp, #4]
 8001406:	42b3      	cmp	r3, r6
 8001408:	d804      	bhi.n	8001414 <HAL_DMA_IRQHandler+0x1c8>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800140a:	6823      	ldr	r3, [r4, #0]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f013 0f01 	tst.w	r3, #1
 8001412:	d1f5      	bne.n	8001400 <HAL_DMA_IRQHandler+0x1b4>
      __HAL_UNLOCK(hdma);
 8001414:	2300      	movs	r3, #0
 8001416:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800141a:	2301      	movs	r3, #1
 800141c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001420:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001422:	b10b      	cbz	r3, 8001428 <HAL_DMA_IRQHandler+0x1dc>
      hdma->XferErrorCallback(hdma);
 8001424:	4620      	mov	r0, r4
 8001426:	4798      	blx	r3
}
 8001428:	b003      	add	sp, #12
 800142a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800142c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800142c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001430:	b089      	sub	sp, #36	; 0x24
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001432:	2400      	movs	r4, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001434:	f44f 5760 	mov.w	r7, #14336	; 0x3800
 8001438:	f2c4 0702 	movt	r7, #16386	; 0x4002

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800143c:	46a4      	mov	ip, r4
 800143e:	f2c4 0c02 	movt	ip, #16386	; 0x4002
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001442:	f44f 5670 	mov.w	r6, #15360	; 0x3c00
 8001446:	f2c4 0601 	movt	r6, #16385	; 0x4001
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800144a:	f44f 6e80 	mov.w	lr, #1024	; 0x400
 800144e:	f2c4 0e02 	movt	lr, #16386	; 0x4002
 8001452:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001456:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800145a:	9301      	str	r3, [sp, #4]
 800145c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001460:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001464:	9302      	str	r3, [sp, #8]
 8001466:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800146a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800146e:	9303      	str	r3, [sp, #12]
 8001470:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001474:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001478:	9304      	str	r3, [sp, #16]
 800147a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800147e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001482:	9305      	str	r3, [sp, #20]
 8001484:	e045      	b.n	8001512 <HAL_GPIO_Init+0xe6>
        temp = GPIOx->AFR[position >> 3U];
 8001486:	ea4f 0ad4 	mov.w	sl, r4, lsr #3
 800148a:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800148e:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001492:	f004 0b07 	and.w	fp, r4, #7
 8001496:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800149a:	220f      	movs	r2, #15
 800149c:	fa02 f20b 	lsl.w	r2, r2, fp
 80014a0:	ea25 0202 	bic.w	r2, r5, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014a4:	690d      	ldr	r5, [r1, #16]
 80014a6:	fa05 f50b 	lsl.w	r5, r5, fp
 80014aa:	432a      	orrs	r2, r5
        GPIOx->AFR[position >> 3U] = temp;
 80014ac:	f8ca 2020 	str.w	r2, [sl, #32]
 80014b0:	e06a      	b.n	8001588 <HAL_GPIO_Init+0x15c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014b2:	2500      	movs	r5, #0
 80014b4:	fa05 f50a 	lsl.w	r5, r5, sl
 80014b8:	ea45 0509 	orr.w	r5, r5, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014bc:	6095      	str	r5, [r2, #8]
        temp = EXTI->IMR;
 80014be:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
 80014c0:	ea6f 0803 	mvn.w	r8, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014c4:	684d      	ldr	r5, [r1, #4]
 80014c6:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80014ca:	bf0c      	ite	eq
 80014cc:	ea02 0208 	andeq.w	r2, r2, r8
        {
          temp |= iocurrent;
 80014d0:	431a      	orrne	r2, r3
        }
        EXTI->IMR = temp;
 80014d2:	6032      	str	r2, [r6, #0]

        temp = EXTI->EMR;
 80014d4:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014d6:	684d      	ldr	r5, [r1, #4]
 80014d8:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80014dc:	bf0c      	ite	eq
 80014de:	ea02 0208 	andeq.w	r2, r2, r8
        {
          temp |= iocurrent;
 80014e2:	431a      	orrne	r2, r3
        }
        EXTI->EMR = temp;
 80014e4:	6072      	str	r2, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014e6:	68b2      	ldr	r2, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014e8:	684d      	ldr	r5, [r1, #4]
 80014ea:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80014ee:	bf0c      	ite	eq
 80014f0:	ea02 0208 	andeq.w	r2, r2, r8
        {
          temp |= iocurrent;
 80014f4:	431a      	orrne	r2, r3
        }
        EXTI->RTSR = temp;
 80014f6:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 80014f8:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014fa:	684d      	ldr	r5, [r1, #4]
 80014fc:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 8001500:	bf0c      	ite	eq
 8001502:	ea08 0302 	andeq.w	r3, r8, r2
        {
          temp |= iocurrent;
 8001506:	4313      	orrne	r3, r2
        }
        EXTI->FTSR = temp;
 8001508:	60f3      	str	r3, [r6, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800150a:	3401      	adds	r4, #1
 800150c:	2c10      	cmp	r4, #16
 800150e:	f000 808f 	beq.w	8001630 <HAL_GPIO_Init+0x204>
    ioposition = 0x01U << position;
 8001512:	2501      	movs	r5, #1
 8001514:	40a5      	lsls	r5, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001516:	680b      	ldr	r3, [r1, #0]
 8001518:	402b      	ands	r3, r5
    if(iocurrent == ioposition)
 800151a:	429d      	cmp	r5, r3
 800151c:	d1f5      	bne.n	800150a <HAL_GPIO_Init+0xde>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800151e:	684a      	ldr	r2, [r1, #4]
 8001520:	f022 0210 	bic.w	r2, r2, #16
 8001524:	3a01      	subs	r2, #1
 8001526:	2a01      	cmp	r2, #1
 8001528:	d818      	bhi.n	800155c <HAL_GPIO_Init+0x130>
        temp = GPIOx->OSPEEDR; 
 800152a:	6882      	ldr	r2, [r0, #8]
 800152c:	ea4f 0944 	mov.w	r9, r4, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001530:	f04f 0803 	mov.w	r8, #3
 8001534:	fa08 f809 	lsl.w	r8, r8, r9
 8001538:	ea22 0808 	bic.w	r8, r2, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 800153c:	68ca      	ldr	r2, [r1, #12]
 800153e:	fa02 f209 	lsl.w	r2, r2, r9
 8001542:	ea42 0208 	orr.w	r2, r2, r8
        GPIOx->OSPEEDR = temp;
 8001546:	6082      	str	r2, [r0, #8]
        temp = GPIOx->OTYPER;
 8001548:	6842      	ldr	r2, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800154a:	ea22 0805 	bic.w	r8, r2, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800154e:	684a      	ldr	r2, [r1, #4]
 8001550:	f3c2 1500 	ubfx	r5, r2, #4, #1
 8001554:	40a5      	lsls	r5, r4
 8001556:	ea45 0508 	orr.w	r5, r5, r8
        GPIOx->OTYPER = temp;
 800155a:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 800155c:	68c2      	ldr	r2, [r0, #12]
 800155e:	ea4f 0944 	mov.w	r9, r4, lsl #1
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001562:	f04f 0803 	mov.w	r8, #3
 8001566:	fa08 f809 	lsl.w	r8, r8, r9
 800156a:	ea6f 0808 	mvn.w	r8, r8
 800156e:	ea08 0202 	and.w	r2, r8, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001572:	688d      	ldr	r5, [r1, #8]
 8001574:	fa05 f509 	lsl.w	r5, r5, r9
 8001578:	4315      	orrs	r5, r2
      GPIOx->PUPDR = temp;
 800157a:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800157c:	684d      	ldr	r5, [r1, #4]
 800157e:	f025 0510 	bic.w	r5, r5, #16
 8001582:	2d02      	cmp	r5, #2
 8001584:	f43f af7f 	beq.w	8001486 <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8001588:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800158a:	ea08 0802 	and.w	r8, r8, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800158e:	684a      	ldr	r2, [r1, #4]
 8001590:	f002 0203 	and.w	r2, r2, #3
 8001594:	fa02 f909 	lsl.w	r9, r2, r9
 8001598:	ea49 0208 	orr.w	r2, r9, r8
      GPIOx->MODER = temp;
 800159c:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800159e:	684a      	ldr	r2, [r1, #4]
 80015a0:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80015a4:	d0b1      	beq.n	800150a <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a6:	2200      	movs	r2, #0
 80015a8:	9207      	str	r2, [sp, #28]
 80015aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80015ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80015b0:	647a      	str	r2, [r7, #68]	; 0x44
 80015b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80015b4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80015b8:	9207      	str	r2, [sp, #28]
 80015ba:	9a07      	ldr	r2, [sp, #28]
 80015bc:	f024 0203 	bic.w	r2, r4, #3
 80015c0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80015c4:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
        temp = SYSCFG->EXTICR[position >> 2U];
 80015c8:	f8d2 9008 	ldr.w	r9, [r2, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015cc:	f004 0503 	and.w	r5, r4, #3
 80015d0:	ea4f 0a85 	mov.w	sl, r5, lsl #2
 80015d4:	250f      	movs	r5, #15
 80015d6:	fa05 f50a 	lsl.w	r5, r5, sl
 80015da:	ea29 0905 	bic.w	r9, r9, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015de:	4560      	cmp	r0, ip
 80015e0:	f43f af67 	beq.w	80014b2 <HAL_GPIO_Init+0x86>
 80015e4:	4570      	cmp	r0, lr
 80015e6:	d017      	beq.n	8001618 <HAL_GPIO_Init+0x1ec>
 80015e8:	9d01      	ldr	r5, [sp, #4]
 80015ea:	42a8      	cmp	r0, r5
 80015ec:	d016      	beq.n	800161c <HAL_GPIO_Init+0x1f0>
 80015ee:	9d02      	ldr	r5, [sp, #8]
 80015f0:	42a8      	cmp	r0, r5
 80015f2:	d015      	beq.n	8001620 <HAL_GPIO_Init+0x1f4>
 80015f4:	9d03      	ldr	r5, [sp, #12]
 80015f6:	42a8      	cmp	r0, r5
 80015f8:	d014      	beq.n	8001624 <HAL_GPIO_Init+0x1f8>
 80015fa:	9d04      	ldr	r5, [sp, #16]
 80015fc:	42a8      	cmp	r0, r5
 80015fe:	d013      	beq.n	8001628 <HAL_GPIO_Init+0x1fc>
 8001600:	9d05      	ldr	r5, [sp, #20]
 8001602:	42a8      	cmp	r0, r5
 8001604:	d012      	beq.n	800162c <HAL_GPIO_Init+0x200>
 8001606:	f44f 58e0 	mov.w	r8, #7168	; 0x1c00
 800160a:	f2c4 0802 	movt	r8, #16386	; 0x4002
 800160e:	4540      	cmp	r0, r8
 8001610:	bf0c      	ite	eq
 8001612:	2507      	moveq	r5, #7
 8001614:	2508      	movne	r5, #8
 8001616:	e74d      	b.n	80014b4 <HAL_GPIO_Init+0x88>
 8001618:	2501      	movs	r5, #1
 800161a:	e74b      	b.n	80014b4 <HAL_GPIO_Init+0x88>
 800161c:	2502      	movs	r5, #2
 800161e:	e749      	b.n	80014b4 <HAL_GPIO_Init+0x88>
 8001620:	2503      	movs	r5, #3
 8001622:	e747      	b.n	80014b4 <HAL_GPIO_Init+0x88>
 8001624:	2504      	movs	r5, #4
 8001626:	e745      	b.n	80014b4 <HAL_GPIO_Init+0x88>
 8001628:	2505      	movs	r5, #5
 800162a:	e743      	b.n	80014b4 <HAL_GPIO_Init+0x88>
 800162c:	2506      	movs	r5, #6
 800162e:	e741      	b.n	80014b4 <HAL_GPIO_Init+0x88>
      }
    }
  }
}
 8001630:	b009      	add	sp, #36	; 0x24
 8001632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001636 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001636:	6903      	ldr	r3, [r0, #16]
 8001638:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800163a:	bf14      	ite	ne
 800163c:	2001      	movne	r0, #1
 800163e:	2000      	moveq	r0, #0
 8001640:	4770      	bx	lr

08001642 <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001642:	b308      	cbz	r0, 8001688 <HAL_IWDG_Init+0x46>
{
 8001644:	b538      	push	{r3, r4, r5, lr}
 8001646:	4604      	mov	r4, r0
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001648:	6803      	ldr	r3, [r0, #0]
 800164a:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800164e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001650:	6803      	ldr	r3, [r0, #0]
 8001652:	f245 5255 	movw	r2, #21845	; 0x5555
 8001656:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001658:	6803      	ldr	r3, [r0, #0]
 800165a:	6842      	ldr	r2, [r0, #4]
 800165c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800165e:	6803      	ldr	r3, [r0, #0]
 8001660:	6882      	ldr	r2, [r0, #8]
 8001662:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001664:	f7ff fc77 	bl	8000f56 <HAL_GetTick>
 8001668:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 800166a:	6823      	ldr	r3, [r4, #0]
 800166c:	68da      	ldr	r2, [r3, #12]
 800166e:	b132      	cbz	r2, 800167e <HAL_IWDG_Init+0x3c>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001670:	f7ff fc71 	bl	8000f56 <HAL_GetTick>
 8001674:	1b40      	subs	r0, r0, r5
 8001676:	2830      	cmp	r0, #48	; 0x30
 8001678:	d9f7      	bls.n	800166a <HAL_IWDG_Init+0x28>
    {
      return HAL_TIMEOUT;
 800167a:	2003      	movs	r0, #3
 800167c:	e003      	b.n	8001686 <HAL_IWDG_Init+0x44>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800167e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001682:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001684:	2000      	movs	r0, #0
}
 8001686:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001688:	2001      	movs	r0, #1
}
 800168a:	4770      	bx	lr

0800168c <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800168c:	6803      	ldr	r3, [r0, #0]
 800168e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001692:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8001694:	2000      	movs	r0, #0
 8001696:	4770      	bx	lr

08001698 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001698:	2800      	cmp	r0, #0
 800169a:	f000 825d 	beq.w	8001b58 <HAL_RCC_OscConfig+0x4c0>
{
 800169e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016a6:	6803      	ldr	r3, [r0, #0]
 80016a8:	f013 0f01 	tst.w	r3, #1
 80016ac:	d04d      	beq.n	800174a <HAL_RCC_OscConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016ae:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80016b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f003 030c 	and.w	r3, r3, #12
 80016bc:	2b04      	cmp	r3, #4
 80016be:	d038      	beq.n	8001732 <HAL_RCC_OscConfig+0x9a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016c0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80016c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016ce:	2b08      	cmp	r3, #8
 80016d0:	d027      	beq.n	8001722 <HAL_RCC_OscConfig+0x8a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016d2:	6863      	ldr	r3, [r4, #4]
 80016d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016d8:	d067      	beq.n	80017aa <HAL_RCC_OscConfig+0x112>
 80016da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016de:	d06d      	beq.n	80017bc <HAL_RCC_OscConfig+0x124>
 80016e0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80016e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80016f6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016f8:	6863      	ldr	r3, [r4, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d06b      	beq.n	80017d6 <HAL_RCC_OscConfig+0x13e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016fe:	f7ff fc2a 	bl	8000f56 <HAL_GetTick>
 8001702:	4606      	mov	r6, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001704:	f44f 5560 	mov.w	r5, #14336	; 0x3800
 8001708:	f2c4 0502 	movt	r5, #16386	; 0x4002
 800170c:	682b      	ldr	r3, [r5, #0]
 800170e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001712:	d11a      	bne.n	800174a <HAL_RCC_OscConfig+0xb2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001714:	f7ff fc1f 	bl	8000f56 <HAL_GetTick>
 8001718:	1b80      	subs	r0, r0, r6
 800171a:	2864      	cmp	r0, #100	; 0x64
 800171c:	d9f6      	bls.n	800170c <HAL_RCC_OscConfig+0x74>
          {
            return HAL_TIMEOUT;
 800171e:	2003      	movs	r0, #3
 8001720:	e21f      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001722:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001726:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001730:	d0cf      	beq.n	80016d2 <HAL_RCC_OscConfig+0x3a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001732:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001736:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001740:	d003      	beq.n	800174a <HAL_RCC_OscConfig+0xb2>
 8001742:	6863      	ldr	r3, [r4, #4]
 8001744:	2b00      	cmp	r3, #0
 8001746:	f000 8209 	beq.w	8001b5c <HAL_RCC_OscConfig+0x4c4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800174a:	6823      	ldr	r3, [r4, #0]
 800174c:	f013 0f02 	tst.w	r3, #2
 8001750:	d073      	beq.n	800183a <HAL_RCC_OscConfig+0x1a2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001752:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001756:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	f013 0f0c 	tst.w	r3, #12
 8001760:	d053      	beq.n	800180a <HAL_RCC_OscConfig+0x172>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001762:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001766:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001770:	2b08      	cmp	r3, #8
 8001772:	d042      	beq.n	80017fa <HAL_RCC_OscConfig+0x162>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001774:	68e3      	ldr	r3, [r4, #12]
 8001776:	2b00      	cmp	r3, #0
 8001778:	f000 808a 	beq.w	8001890 <HAL_RCC_OscConfig+0x1f8>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800177c:	2300      	movs	r3, #0
 800177e:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001782:	2201      	movs	r2, #1
 8001784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001786:	f7ff fbe6 	bl	8000f56 <HAL_GetTick>
 800178a:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800178c:	f44f 5560 	mov.w	r5, #14336	; 0x3800
 8001790:	f2c4 0502 	movt	r5, #16386	; 0x4002
 8001794:	682b      	ldr	r3, [r5, #0]
 8001796:	f013 0f02 	tst.w	r3, #2
 800179a:	d16d      	bne.n	8001878 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800179c:	f7ff fbdb 	bl	8000f56 <HAL_GetTick>
 80017a0:	1b80      	subs	r0, r0, r6
 80017a2:	2802      	cmp	r0, #2
 80017a4:	d9f6      	bls.n	8001794 <HAL_RCC_OscConfig+0xfc>
          {
            return HAL_TIMEOUT;
 80017a6:	2003      	movs	r0, #3
 80017a8:	e1db      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017aa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80017ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	e79d      	b.n	80016f8 <HAL_RCC_OscConfig+0x60>
 80017bc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80017c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	e790      	b.n	80016f8 <HAL_RCC_OscConfig+0x60>
        tickstart = HAL_GetTick();
 80017d6:	f7ff fbbe 	bl	8000f56 <HAL_GetTick>
 80017da:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017dc:	f44f 5560 	mov.w	r5, #14336	; 0x3800
 80017e0:	f2c4 0502 	movt	r5, #16386	; 0x4002
 80017e4:	682b      	ldr	r3, [r5, #0]
 80017e6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80017ea:	d0ae      	beq.n	800174a <HAL_RCC_OscConfig+0xb2>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017ec:	f7ff fbb3 	bl	8000f56 <HAL_GetTick>
 80017f0:	1b80      	subs	r0, r0, r6
 80017f2:	2864      	cmp	r0, #100	; 0x64
 80017f4:	d9f6      	bls.n	80017e4 <HAL_RCC_OscConfig+0x14c>
            return HAL_TIMEOUT;
 80017f6:	2003      	movs	r0, #3
 80017f8:	e1b3      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017fa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80017fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001808:	d1b4      	bne.n	8001774 <HAL_RCC_OscConfig+0xdc>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800180a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800180e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f013 0f02 	tst.w	r3, #2
 8001818:	d004      	beq.n	8001824 <HAL_RCC_OscConfig+0x18c>
 800181a:	68e3      	ldr	r3, [r4, #12]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d001      	beq.n	8001824 <HAL_RCC_OscConfig+0x18c>
        return HAL_ERROR;
 8001820:	2001      	movs	r0, #1
 8001822:	e19e      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001824:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001828:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800182c:	6813      	ldr	r3, [r2, #0]
 800182e:	6921      	ldr	r1, [r4, #16]
 8001830:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001834:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001838:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800183a:	6823      	ldr	r3, [r4, #0]
 800183c:	f013 0f08 	tst.w	r3, #8
 8001840:	d055      	beq.n	80018ee <HAL_RCC_OscConfig+0x256>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001842:	6963      	ldr	r3, [r4, #20]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d03a      	beq.n	80018be <HAL_RCC_OscConfig+0x226>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001848:	f44f 6368 	mov.w	r3, #3712	; 0xe80
 800184c:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001850:	2201      	movs	r2, #1
 8001852:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001854:	f7ff fb7f 	bl	8000f56 <HAL_GetTick>
 8001858:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800185a:	f44f 5560 	mov.w	r5, #14336	; 0x3800
 800185e:	f2c4 0502 	movt	r5, #16386	; 0x4002
 8001862:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001864:	f013 0f02 	tst.w	r3, #2
 8001868:	d141      	bne.n	80018ee <HAL_RCC_OscConfig+0x256>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800186a:	f7ff fb74 	bl	8000f56 <HAL_GetTick>
 800186e:	1b80      	subs	r0, r0, r6
 8001870:	2802      	cmp	r0, #2
 8001872:	d9f6      	bls.n	8001862 <HAL_RCC_OscConfig+0x1ca>
        {
          return HAL_TIMEOUT;
 8001874:	2003      	movs	r0, #3
 8001876:	e174      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001878:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800187c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001880:	6813      	ldr	r3, [r2, #0]
 8001882:	6921      	ldr	r1, [r4, #16]
 8001884:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001888:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	e7d4      	b.n	800183a <HAL_RCC_OscConfig+0x1a2>
        __HAL_RCC_HSI_DISABLE();
 8001890:	2300      	movs	r3, #0
 8001892:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800189a:	f7ff fb5c 	bl	8000f56 <HAL_GetTick>
 800189e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018a0:	f44f 5560 	mov.w	r5, #14336	; 0x3800
 80018a4:	f2c4 0502 	movt	r5, #16386	; 0x4002
 80018a8:	682b      	ldr	r3, [r5, #0]
 80018aa:	f013 0f02 	tst.w	r3, #2
 80018ae:	d0c4      	beq.n	800183a <HAL_RCC_OscConfig+0x1a2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018b0:	f7ff fb51 	bl	8000f56 <HAL_GetTick>
 80018b4:	1b80      	subs	r0, r0, r6
 80018b6:	2802      	cmp	r0, #2
 80018b8:	d9f6      	bls.n	80018a8 <HAL_RCC_OscConfig+0x210>
            return HAL_TIMEOUT;
 80018ba:	2003      	movs	r0, #3
 80018bc:	e151      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018be:	f44f 6368 	mov.w	r3, #3712	; 0xe80
 80018c2:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ca:	f7ff fb44 	bl	8000f56 <HAL_GetTick>
 80018ce:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d0:	f44f 5560 	mov.w	r5, #14336	; 0x3800
 80018d4:	f2c4 0502 	movt	r5, #16386	; 0x4002
 80018d8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80018da:	f013 0f02 	tst.w	r3, #2
 80018de:	d006      	beq.n	80018ee <HAL_RCC_OscConfig+0x256>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018e0:	f7ff fb39 	bl	8000f56 <HAL_GetTick>
 80018e4:	1b80      	subs	r0, r0, r6
 80018e6:	2802      	cmp	r0, #2
 80018e8:	d9f6      	bls.n	80018d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80018ea:	2003      	movs	r0, #3
 80018ec:	e139      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ee:	6823      	ldr	r3, [r4, #0]
 80018f0:	f013 0f04 	tst.w	r3, #4
 80018f4:	f000 8091 	beq.w	8001a1a <HAL_RCC_OscConfig+0x382>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018f8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80018fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001906:	d140      	bne.n	800198a <HAL_RCC_OscConfig+0x2f2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001908:	2300      	movs	r3, #0
 800190a:	9301      	str	r3, [sp, #4]
 800190c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001910:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001914:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001916:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800191a:	641a      	str	r2, [r3, #64]	; 0x40
 800191c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001926:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001928:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800192c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001936:	d02a      	beq.n	800198e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001938:	68a3      	ldr	r3, [r4, #8]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d041      	beq.n	80019c2 <HAL_RCC_OscConfig+0x32a>
 800193e:	2b05      	cmp	r3, #5
 8001940:	d048      	beq.n	80019d4 <HAL_RCC_OscConfig+0x33c>
 8001942:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001946:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800194a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800194c:	f022 0201 	bic.w	r2, r2, #1
 8001950:	671a      	str	r2, [r3, #112]	; 0x70
 8001952:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001954:	f022 0204 	bic.w	r2, r2, #4
 8001958:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800195a:	68a3      	ldr	r3, [r4, #8]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d046      	beq.n	80019ee <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001960:	f7ff faf9 	bl	8000f56 <HAL_GetTick>
 8001964:	4680      	mov	r8, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001966:	f44f 5660 	mov.w	r6, #14336	; 0x3800
 800196a:	f2c4 0602 	movt	r6, #16386	; 0x4002
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800196e:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001972:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001974:	f013 0f02 	tst.w	r3, #2
 8001978:	d14e      	bne.n	8001a18 <HAL_RCC_OscConfig+0x380>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800197a:	f7ff faec 	bl	8000f56 <HAL_GetTick>
 800197e:	eba0 0008 	sub.w	r0, r0, r8
 8001982:	42b8      	cmp	r0, r7
 8001984:	d9f5      	bls.n	8001972 <HAL_RCC_OscConfig+0x2da>
        {
          return HAL_TIMEOUT;
 8001986:	2003      	movs	r0, #3
 8001988:	e0eb      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
    FlagStatus       pwrclkchanged = RESET;
 800198a:	2500      	movs	r5, #0
 800198c:	e7cc      	b.n	8001928 <HAL_RCC_OscConfig+0x290>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800198e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001992:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800199c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800199e:	f7ff fada 	bl	8000f56 <HAL_GetTick>
 80019a2:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a4:	f44f 46e0 	mov.w	r6, #28672	; 0x7000
 80019a8:	f2c4 0600 	movt	r6, #16384	; 0x4000
 80019ac:	6833      	ldr	r3, [r6, #0]
 80019ae:	f413 7f80 	tst.w	r3, #256	; 0x100
 80019b2:	d1c1      	bne.n	8001938 <HAL_RCC_OscConfig+0x2a0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019b4:	f7ff facf 	bl	8000f56 <HAL_GetTick>
 80019b8:	1bc0      	subs	r0, r0, r7
 80019ba:	2802      	cmp	r0, #2
 80019bc:	d9f6      	bls.n	80019ac <HAL_RCC_OscConfig+0x314>
          return HAL_TIMEOUT;
 80019be:	2003      	movs	r0, #3
 80019c0:	e0cf      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019c2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019ca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80019cc:	f042 0201 	orr.w	r2, r2, #1
 80019d0:	671a      	str	r2, [r3, #112]	; 0x70
 80019d2:	e7c2      	b.n	800195a <HAL_RCC_OscConfig+0x2c2>
 80019d4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80019de:	f042 0204 	orr.w	r2, r2, #4
 80019e2:	671a      	str	r2, [r3, #112]	; 0x70
 80019e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80019e6:	f042 0201 	orr.w	r2, r2, #1
 80019ea:	671a      	str	r2, [r3, #112]	; 0x70
 80019ec:	e7b5      	b.n	800195a <HAL_RCC_OscConfig+0x2c2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ee:	f7ff fab2 	bl	8000f56 <HAL_GetTick>
 80019f2:	4680      	mov	r8, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019f4:	f44f 5660 	mov.w	r6, #14336	; 0x3800
 80019f8:	f2c4 0602 	movt	r6, #16386	; 0x4002
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019fc:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a00:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001a02:	f013 0f02 	tst.w	r3, #2
 8001a06:	d007      	beq.n	8001a18 <HAL_RCC_OscConfig+0x380>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a08:	f7ff faa5 	bl	8000f56 <HAL_GetTick>
 8001a0c:	eba0 0008 	sub.w	r0, r0, r8
 8001a10:	42b8      	cmp	r0, r7
 8001a12:	d9f5      	bls.n	8001a00 <HAL_RCC_OscConfig+0x368>
        {
          return HAL_TIMEOUT;
 8001a14:	2003      	movs	r0, #3
 8001a16:	e0a4      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a18:	bb2d      	cbnz	r5, 8001a66 <HAL_RCC_OscConfig+0x3ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a1a:	69a3      	ldr	r3, [r4, #24]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f000 809f 	beq.w	8001b60 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a22:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a26:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a2a:	6892      	ldr	r2, [r2, #8]
 8001a2c:	f002 020c 	and.w	r2, r2, #12
 8001a30:	2a08      	cmp	r2, #8
 8001a32:	d066      	beq.n	8001b02 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d01f      	beq.n	8001a78 <HAL_RCC_OscConfig+0x3e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a38:	2360      	movs	r3, #96	; 0x60
 8001a3a:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a42:	f7ff fa88 	bl	8000f56 <HAL_GetTick>
 8001a46:	4605      	mov	r5, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a48:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 8001a4c:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8001a50:	6823      	ldr	r3, [r4, #0]
 8001a52:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001a56:	d052      	beq.n	8001afe <HAL_RCC_OscConfig+0x466>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a58:	f7ff fa7d 	bl	8000f56 <HAL_GetTick>
 8001a5c:	1b40      	subs	r0, r0, r5
 8001a5e:	2802      	cmp	r0, #2
 8001a60:	d9f6      	bls.n	8001a50 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8001a62:	2003      	movs	r0, #3
 8001a64:	e07d      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a66:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a6a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a70:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001a74:	641a      	str	r2, [r3, #64]	; 0x40
 8001a76:	e7d0      	b.n	8001a1a <HAL_RCC_OscConfig+0x382>
        __HAL_RCC_PLL_DISABLE();
 8001a78:	2360      	movs	r3, #96	; 0x60
 8001a7a:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a82:	f7ff fa68 	bl	8000f56 <HAL_GetTick>
 8001a86:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a88:	f44f 5560 	mov.w	r5, #14336	; 0x3800
 8001a8c:	f2c4 0502 	movt	r5, #16386	; 0x4002
 8001a90:	682b      	ldr	r3, [r5, #0]
 8001a92:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001a96:	d006      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x40e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a98:	f7ff fa5d 	bl	8000f56 <HAL_GetTick>
 8001a9c:	1b80      	subs	r0, r0, r6
 8001a9e:	2802      	cmp	r0, #2
 8001aa0:	d9f6      	bls.n	8001a90 <HAL_RCC_OscConfig+0x3f8>
            return HAL_TIMEOUT;
 8001aa2:	2003      	movs	r0, #3
 8001aa4:	e05d      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001aa6:	69e3      	ldr	r3, [r4, #28]
 8001aa8:	6a22      	ldr	r2, [r4, #32]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001aae:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001ab2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001ab4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001ab8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001aba:	0852      	lsrs	r2, r2, #1
 8001abc:	3a01      	subs	r2, #1
 8001abe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001ac2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001ac6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001aca:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001acc:	2360      	movs	r3, #96	; 0x60
 8001ace:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ad6:	f7ff fa3e 	bl	8000f56 <HAL_GetTick>
 8001ada:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001adc:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 8001ae0:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8001ae4:	6823      	ldr	r3, [r4, #0]
 8001ae6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001aea:	d106      	bne.n	8001afa <HAL_RCC_OscConfig+0x462>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aec:	f7ff fa33 	bl	8000f56 <HAL_GetTick>
 8001af0:	1b40      	subs	r0, r0, r5
 8001af2:	2802      	cmp	r0, #2
 8001af4:	d9f6      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x44c>
            return HAL_TIMEOUT;
 8001af6:	2003      	movs	r0, #3
 8001af8:	e033      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001afa:	2000      	movs	r0, #0
 8001afc:	e031      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
 8001afe:	2000      	movs	r0, #0
 8001b00:	e02f      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d030      	beq.n	8001b68 <HAL_RCC_OscConfig+0x4d0>
        pll_config = RCC->PLLCFGR;
 8001b06:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b0a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b0e:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b10:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 8001b14:	69e2      	ldr	r2, [r4, #28]
 8001b16:	4291      	cmp	r1, r2
 8001b18:	d001      	beq.n	8001b1e <HAL_RCC_OscConfig+0x486>
          return HAL_ERROR;
 8001b1a:	2001      	movs	r0, #1
 8001b1c:	e021      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b22:	6a21      	ldr	r1, [r4, #32]
 8001b24:	428a      	cmp	r2, r1
 8001b26:	d001      	beq.n	8001b2c <HAL_RCC_OscConfig+0x494>
          return HAL_ERROR;
 8001b28:	2001      	movs	r0, #1
 8001b2a:	e01a      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b2c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001b2e:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8001b32:	401a      	ands	r2, r3
 8001b34:	428a      	cmp	r2, r1
 8001b36:	d001      	beq.n	8001b3c <HAL_RCC_OscConfig+0x4a4>
          return HAL_ERROR;
 8001b38:	2001      	movs	r0, #1
 8001b3a:	e012      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b3c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001b40:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001b42:	428a      	cmp	r2, r1
 8001b44:	d001      	beq.n	8001b4a <HAL_RCC_OscConfig+0x4b2>
          return HAL_ERROR;
 8001b46:	2001      	movs	r0, #1
 8001b48:	e00b      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001b4a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b4e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8001b50:	1a18      	subs	r0, r3, r0
 8001b52:	bf18      	it	ne
 8001b54:	2001      	movne	r0, #1
 8001b56:	e004      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
 8001b58:	2001      	movs	r0, #1
}
 8001b5a:	4770      	bx	lr
        return HAL_ERROR;
 8001b5c:	2001      	movs	r0, #1
 8001b5e:	e000      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>
  return HAL_OK;
 8001b60:	2000      	movs	r0, #0
}
 8001b62:	b002      	add	sp, #8
 8001b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 8001b68:	2001      	movs	r0, #1
 8001b6a:	e7fa      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ca>

08001b6c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b6c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b70:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f003 030c 	and.w	r3, r3, #12
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d006      	beq.n	8001b8c <HAL_RCC_GetSysClockFreq+0x20>
 8001b7e:	2b08      	cmp	r3, #8
 8001b80:	d009      	beq.n	8001b96 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b82:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 8001b86:	f2c0 00f4 	movt	r0, #244	; 0xf4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001b8a:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8001b8c:	f44f 5090 	mov.w	r0, #4608	; 0x1200
 8001b90:	f2c0 007a 	movt	r0, #122	; 0x7a
 8001b94:	4770      	bx	lr
{
 8001b96:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b9a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ba2:	685a      	ldr	r2, [r3, #4]
 8001ba4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001bae:	d031      	beq.n	8001c14 <HAL_RCC_GetSysClockFreq+0xa8>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bb0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001bb4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001bbe:	461e      	mov	r6, r3
 8001bc0:	2700      	movs	r7, #0
 8001bc2:	015c      	lsls	r4, r3, #5
 8001bc4:	2500      	movs	r5, #0
 8001bc6:	1ae4      	subs	r4, r4, r3
 8001bc8:	eb65 0507 	sbc.w	r5, r5, r7
 8001bcc:	01a9      	lsls	r1, r5, #6
 8001bce:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8001bd2:	01a0      	lsls	r0, r4, #6
 8001bd4:	1b00      	subs	r0, r0, r4
 8001bd6:	eb61 0105 	sbc.w	r1, r1, r5
 8001bda:	00cb      	lsls	r3, r1, #3
 8001bdc:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001be0:	00c4      	lsls	r4, r0, #3
 8001be2:	19a0      	adds	r0, r4, r6
 8001be4:	eb43 0107 	adc.w	r1, r3, r7
 8001be8:	024b      	lsls	r3, r1, #9
 8001bea:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8001bee:	0244      	lsls	r4, r0, #9
 8001bf0:	4620      	mov	r0, r4
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	f7fe fae7 	bl	80001c8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001bfa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001bfe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001c08:	3301      	adds	r3, #1
 8001c0a:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001c0c:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001c10:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c14:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c18:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001c22:	461e      	mov	r6, r3
 8001c24:	2700      	movs	r7, #0
 8001c26:	015c      	lsls	r4, r3, #5
 8001c28:	2500      	movs	r5, #0
 8001c2a:	1ae4      	subs	r4, r4, r3
 8001c2c:	eb65 0507 	sbc.w	r5, r5, r7
 8001c30:	01a9      	lsls	r1, r5, #6
 8001c32:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8001c36:	01a0      	lsls	r0, r4, #6
 8001c38:	1b00      	subs	r0, r0, r4
 8001c3a:	eb61 0105 	sbc.w	r1, r1, r5
 8001c3e:	00cb      	lsls	r3, r1, #3
 8001c40:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001c44:	00c4      	lsls	r4, r0, #3
 8001c46:	19a0      	adds	r0, r4, r6
 8001c48:	eb43 0107 	adc.w	r1, r3, r7
 8001c4c:	028b      	lsls	r3, r1, #10
 8001c4e:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8001c52:	0284      	lsls	r4, r0, #10
 8001c54:	4620      	mov	r0, r4
 8001c56:	4619      	mov	r1, r3
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f7fe fab5 	bl	80001c8 <__aeabi_uldivmod>
 8001c5e:	e7cc      	b.n	8001bfa <HAL_RCC_GetSysClockFreq+0x8e>

08001c60 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001c60:	2800      	cmp	r0, #0
 8001c62:	f000 80d8 	beq.w	8001e16 <HAL_RCC_ClockConfig+0x1b6>
{
 8001c66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c6a:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c6c:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001c70:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 030f 	and.w	r3, r3, #15
 8001c7a:	428b      	cmp	r3, r1
 8001c7c:	d20d      	bcs.n	8001c9a <HAL_RCC_ClockConfig+0x3a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c7e:	b2ca      	uxtb	r2, r1
 8001c80:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001c84:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c88:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 030f 	and.w	r3, r3, #15
 8001c90:	428b      	cmp	r3, r1
 8001c92:	d002      	beq.n	8001c9a <HAL_RCC_ClockConfig+0x3a>
      return HAL_ERROR;
 8001c94:	2001      	movs	r0, #1
}
 8001c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c9a:	6823      	ldr	r3, [r4, #0]
 8001c9c:	f013 0f02 	tst.w	r3, #2
 8001ca0:	d020      	beq.n	8001ce4 <HAL_RCC_ClockConfig+0x84>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ca2:	f013 0f04 	tst.w	r3, #4
 8001ca6:	d007      	beq.n	8001cb8 <HAL_RCC_ClockConfig+0x58>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ca8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001cac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8001cb6:	609a      	str	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb8:	6823      	ldr	r3, [r4, #0]
 8001cba:	f013 0f08 	tst.w	r3, #8
 8001cbe:	d007      	beq.n	8001cd0 <HAL_RCC_ClockConfig+0x70>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cc0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001cc4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cc8:	689a      	ldr	r2, [r3, #8]
 8001cca:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8001cce:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cd0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001cd4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cd8:	6893      	ldr	r3, [r2, #8]
 8001cda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001cde:	68a0      	ldr	r0, [r4, #8]
 8001ce0:	4303      	orrs	r3, r0
 8001ce2:	6093      	str	r3, [r2, #8]
 8001ce4:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ce6:	6823      	ldr	r3, [r4, #0]
 8001ce8:	f013 0f01 	tst.w	r3, #1
 8001cec:	d043      	beq.n	8001d76 <HAL_RCC_ClockConfig+0x116>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cee:	6862      	ldr	r2, [r4, #4]
 8001cf0:	2a01      	cmp	r2, #1
 8001cf2:	d02c      	beq.n	8001d4e <HAL_RCC_ClockConfig+0xee>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cf4:	1e93      	subs	r3, r2, #2
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d933      	bls.n	8001d62 <HAL_RCC_ClockConfig+0x102>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001cfe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f013 0f02 	tst.w	r3, #2
 8001d08:	f000 8087 	beq.w	8001e1a <HAL_RCC_ClockConfig+0x1ba>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d0c:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8001d10:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001d14:	688b      	ldr	r3, [r1, #8]
 8001d16:	f023 0303 	bic.w	r3, r3, #3
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001d1e:	f7ff f91a 	bl	8000f56 <HAL_GetTick>
 8001d22:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d24:	f44f 5660 	mov.w	r6, #14336	; 0x3800
 8001d28:	f2c4 0602 	movt	r6, #16386	; 0x4002
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d2c:	f241 3788 	movw	r7, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d30:	68b3      	ldr	r3, [r6, #8]
 8001d32:	f003 030c 	and.w	r3, r3, #12
 8001d36:	6862      	ldr	r2, [r4, #4]
 8001d38:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001d3c:	d01b      	beq.n	8001d76 <HAL_RCC_ClockConfig+0x116>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d3e:	f7ff f90a 	bl	8000f56 <HAL_GetTick>
 8001d42:	eba0 0008 	sub.w	r0, r0, r8
 8001d46:	42b8      	cmp	r0, r7
 8001d48:	d9f2      	bls.n	8001d30 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8001d4a:	2003      	movs	r0, #3
 8001d4c:	e7a3      	b.n	8001c96 <HAL_RCC_ClockConfig+0x36>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d4e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d52:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001d5c:	d1d6      	bne.n	8001d0c <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 8001d5e:	2001      	movs	r0, #1
 8001d60:	e799      	b.n	8001c96 <HAL_RCC_ClockConfig+0x36>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d62:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d66:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001d70:	d1cc      	bne.n	8001d0c <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 8001d72:	2001      	movs	r0, #1
 8001d74:	e78f      	b.n	8001c96 <HAL_RCC_ClockConfig+0x36>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d76:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001d7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 030f 	and.w	r3, r3, #15
 8001d84:	42ab      	cmp	r3, r5
 8001d86:	d90c      	bls.n	8001da2 <HAL_RCC_ClockConfig+0x142>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d88:	b2ea      	uxtb	r2, r5
 8001d8a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001d8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d92:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	42ab      	cmp	r3, r5
 8001d9c:	d001      	beq.n	8001da2 <HAL_RCC_ClockConfig+0x142>
      return HAL_ERROR;
 8001d9e:	2001      	movs	r0, #1
 8001da0:	e779      	b.n	8001c96 <HAL_RCC_ClockConfig+0x36>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001da2:	6823      	ldr	r3, [r4, #0]
 8001da4:	f013 0f04 	tst.w	r3, #4
 8001da8:	d009      	beq.n	8001dbe <HAL_RCC_ClockConfig+0x15e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001daa:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001dae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001db2:	6893      	ldr	r3, [r2, #8]
 8001db4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001db8:	68e1      	ldr	r1, [r4, #12]
 8001dba:	430b      	orrs	r3, r1
 8001dbc:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dbe:	6823      	ldr	r3, [r4, #0]
 8001dc0:	f013 0f08 	tst.w	r3, #8
 8001dc4:	d00a      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x17c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dc6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001dca:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001dce:	6893      	ldr	r3, [r2, #8]
 8001dd0:	6921      	ldr	r1, [r4, #16]
 8001dd2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001dd6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001dda:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ddc:	f7ff fec6 	bl	8001b6c <HAL_RCC_GetSysClockFreq>
 8001de0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001de4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	f245 4398 	movw	r3, #21656	; 0x5498
 8001dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001df2:	f242 4120 	movw	r1, #9248	; 0x2420
 8001df6:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001dfa:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001dfe:	5c8a      	ldrb	r2, [r1, r2]
 8001e00:	40d0      	lsrs	r0, r2
 8001e02:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001e04:	f245 43a0 	movw	r3, #21664	; 0x54a0
 8001e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e0c:	6818      	ldr	r0, [r3, #0]
 8001e0e:	f7ff f852 	bl	8000eb6 <HAL_InitTick>
  return HAL_OK;
 8001e12:	2000      	movs	r0, #0
 8001e14:	e73f      	b.n	8001c96 <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8001e16:	2001      	movs	r0, #1
}
 8001e18:	4770      	bx	lr
        return HAL_ERROR;
 8001e1a:	2001      	movs	r0, #1
 8001e1c:	e73b      	b.n	8001c96 <HAL_RCC_ClockConfig+0x36>

08001e1e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001e1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e20:	4607      	mov	r7, r0
 8001e22:	460e      	mov	r6, r1
 8001e24:	4615      	mov	r5, r2
 8001e26:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001e28:	683a      	ldr	r2, [r7, #0]
 8001e2a:	6893      	ldr	r3, [r2, #8]
 8001e2c:	ea36 0303 	bics.w	r3, r6, r3
 8001e30:	bf0c      	ite	eq
 8001e32:	2301      	moveq	r3, #1
 8001e34:	2300      	movne	r3, #0
 8001e36:	42ab      	cmp	r3, r5
 8001e38:	d037      	beq.n	8001eaa <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001e3a:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8001e3e:	d0f4      	beq.n	8001e2a <SPI_WaitFlagStateUntilTimeout+0xc>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001e40:	f7ff f889 	bl	8000f56 <HAL_GetTick>
 8001e44:	9b06      	ldr	r3, [sp, #24]
 8001e46:	1ac0      	subs	r0, r0, r3
 8001e48:	42a0      	cmp	r0, r4
 8001e4a:	d201      	bcs.n	8001e50 <SPI_WaitFlagStateUntilTimeout+0x32>
 8001e4c:	2c00      	cmp	r4, #0
 8001e4e:	d1eb      	bne.n	8001e28 <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	6853      	ldr	r3, [r2, #4]
 8001e54:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8001e58:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e60:	d00b      	beq.n	8001e7a <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e68:	d014      	beq.n	8001e94 <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001e70:	2300      	movs	r3, #0
 8001e72:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

        return HAL_TIMEOUT;
 8001e76:	2003      	movs	r0, #3
 8001e78:	e018      	b.n	8001eac <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e80:	d002      	beq.n	8001e88 <SPI_WaitFlagStateUntilTimeout+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001e82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e86:	d1ec      	bne.n	8001e62 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	6813      	ldr	r3, [r2, #0]
 8001e8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e90:	6013      	str	r3, [r2, #0]
 8001e92:	e7e6      	b.n	8001e62 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	6813      	ldr	r3, [r2, #0]
 8001e98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	683a      	ldr	r2, [r7, #0]
 8001ea0:	6813      	ldr	r3, [r2, #0]
 8001ea2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ea6:	6013      	str	r3, [r2, #0]
 8001ea8:	e7df      	b.n	8001e6a <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 8001eaa:	2000      	movs	r0, #0
}
 8001eac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001eae <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001eae:	b530      	push	{r4, r5, lr}
 8001eb0:	b085      	sub	sp, #20
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001eb2:	f245 4498 	movw	r4, #21656	; 0x5498
 8001eb6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8001eba:	6824      	ldr	r4, [r4, #0]
 8001ebc:	f649 7581 	movw	r5, #40833	; 0x9f81
 8001ec0:	f2c1 655e 	movt	r5, #5726	; 0x165e
 8001ec4:	fba5 3404 	umull	r3, r4, r5, r4
 8001ec8:	0d64      	lsrs	r4, r4, #21
 8001eca:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8001ece:	fb05 f404 	mul.w	r4, r5, r4
 8001ed2:	9403      	str	r4, [sp, #12]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001ed4:	6844      	ldr	r4, [r0, #4]
 8001ed6:	f5b4 7f82 	cmp.w	r4, #260	; 0x104
 8001eda:	d00b      	beq.n	8001ef4 <SPI_EndRxTxTransaction+0x46>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8001edc:	9b03      	ldr	r3, [sp, #12]
 8001ede:	b1c3      	cbz	r3, 8001f12 <SPI_EndRxTxTransaction+0x64>
      {
        break;
      }
      count--;
 8001ee0:	9b03      	ldr	r3, [sp, #12]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001ee6:	6803      	ldr	r3, [r0, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001eee:	d1f5      	bne.n	8001edc <SPI_EndRxTxTransaction+0x2e>
  }

  return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	e00f      	b.n	8001f14 <SPI_EndRxTxTransaction+0x66>
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4604      	mov	r4, r0
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001ef8:	9200      	str	r2, [sp, #0]
 8001efa:	2200      	movs	r2, #0
 8001efc:	2180      	movs	r1, #128	; 0x80
 8001efe:	f7ff ff8e 	bl	8001e1e <SPI_WaitFlagStateUntilTimeout>
 8001f02:	4603      	mov	r3, r0
 8001f04:	b130      	cbz	r0, 8001f14 <SPI_EndRxTxTransaction+0x66>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001f06:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f08:	f043 0320 	orr.w	r3, r3, #32
 8001f0c:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e000      	b.n	8001f14 <SPI_EndRxTxTransaction+0x66>
  return HAL_OK;
 8001f12:	2300      	movs	r3, #0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	b005      	add	sp, #20
 8001f18:	bd30      	pop	{r4, r5, pc}

08001f1a <SPI_EndRxTransaction>:
{
 8001f1a:	b510      	push	{r4, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f20:	6840      	ldr	r0, [r0, #4]
 8001f22:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
 8001f26:	d00c      	beq.n	8001f42 <SPI_EndRxTransaction+0x28>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001f28:	9200      	str	r2, [sp, #0]
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	2101      	movs	r1, #1
 8001f30:	4620      	mov	r0, r4
 8001f32:	f7ff ff74 	bl	8001e1e <SPI_WaitFlagStateUntilTimeout>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2800      	cmp	r0, #0
 8001f3a:	d136      	bne.n	8001faa <SPI_EndRxTransaction+0x90>
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	b002      	add	sp, #8
 8001f40:	bd10      	pop	{r4, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f42:	68a3      	ldr	r3, [r4, #8]
 8001f44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f48:	d002      	beq.n	8001f50 <SPI_EndRxTransaction+0x36>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f4e:	d10c      	bne.n	8001f6a <SPI_EndRxTransaction+0x50>
    __HAL_SPI_DISABLE(hspi);
 8001f50:	6820      	ldr	r0, [r4, #0]
 8001f52:	6803      	ldr	r3, [r0, #0]
 8001f54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f58:	6003      	str	r3, [r0, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001f5a:	6863      	ldr	r3, [r4, #4]
 8001f5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f60:	d1e2      	bne.n	8001f28 <SPI_EndRxTransaction+0xe>
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8001f62:	68a3      	ldr	r3, [r4, #8]
 8001f64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f68:	d00f      	beq.n	8001f8a <SPI_EndRxTransaction+0x70>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001f6a:	9200      	str	r2, [sp, #0]
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	2200      	movs	r2, #0
 8001f70:	2180      	movs	r1, #128	; 0x80
 8001f72:	4620      	mov	r0, r4
 8001f74:	f7ff ff53 	bl	8001e1e <SPI_WaitFlagStateUntilTimeout>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2800      	cmp	r0, #0
 8001f7c:	d0de      	beq.n	8001f3c <SPI_EndRxTransaction+0x22>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001f7e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f80:	f043 0320 	orr.w	r3, r3, #32
 8001f84:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e7d8      	b.n	8001f3c <SPI_EndRxTransaction+0x22>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001f8a:	9200      	str	r2, [sp, #0]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	2200      	movs	r2, #0
 8001f90:	2101      	movs	r1, #1
 8001f92:	4620      	mov	r0, r4
 8001f94:	f7ff ff43 	bl	8001e1e <SPI_WaitFlagStateUntilTimeout>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2800      	cmp	r0, #0
 8001f9c:	d0ce      	beq.n	8001f3c <SPI_EndRxTransaction+0x22>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001f9e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001fa0:	f043 0320 	orr.w	r3, r3, #32
 8001fa4:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e7c8      	b.n	8001f3c <SPI_EndRxTransaction+0x22>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001faa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001fac:	f043 0320 	orr.w	r3, r3, #32
 8001fb0:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e7c2      	b.n	8001f3c <SPI_EndRxTransaction+0x22>

08001fb6 <HAL_SPI_Init>:
  if (hspi == NULL)
 8001fb6:	2800      	cmp	r0, #0
 8001fb8:	d03b      	beq.n	8002032 <HAL_SPI_Init+0x7c>
{
 8001fba:	b510      	push	{r4, lr}
 8001fbc:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001fc2:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d02e      	beq.n	8002028 <HAL_SPI_Init+0x72>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001fd0:	6822      	ldr	r2, [r4, #0]
 8001fd2:	6813      	ldr	r3, [r2, #0]
 8001fd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001fd8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001fda:	6822      	ldr	r2, [r4, #0]
 8001fdc:	6863      	ldr	r3, [r4, #4]
 8001fde:	68a1      	ldr	r1, [r4, #8]
 8001fe0:	430b      	orrs	r3, r1
 8001fe2:	68e1      	ldr	r1, [r4, #12]
 8001fe4:	430b      	orrs	r3, r1
 8001fe6:	6921      	ldr	r1, [r4, #16]
 8001fe8:	430b      	orrs	r3, r1
 8001fea:	6961      	ldr	r1, [r4, #20]
 8001fec:	430b      	orrs	r3, r1
 8001fee:	69e1      	ldr	r1, [r4, #28]
 8001ff0:	430b      	orrs	r3, r1
 8001ff2:	6a21      	ldr	r1, [r4, #32]
 8001ff4:	430b      	orrs	r3, r1
 8001ff6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001ff8:	430b      	orrs	r3, r1
 8001ffa:	69a1      	ldr	r1, [r4, #24]
 8001ffc:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8002000:	430b      	orrs	r3, r1
 8002002:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002004:	6822      	ldr	r2, [r4, #0]
 8002006:	8b63      	ldrh	r3, [r4, #26]
 8002008:	f003 0304 	and.w	r3, r3, #4
 800200c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800200e:	430b      	orrs	r3, r1
 8002010:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002012:	6822      	ldr	r2, [r4, #0]
 8002014:	69d3      	ldr	r3, [r2, #28]
 8002016:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800201a:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800201c:	2000      	movs	r0, #0
 800201e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002020:	2301      	movs	r3, #1
 8002022:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8002026:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002028:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800202c:	f7fe fe47 	bl	8000cbe <HAL_SPI_MspInit>
 8002030:	e7cb      	b.n	8001fca <HAL_SPI_Init+0x14>
    return HAL_ERROR;
 8002032:	2001      	movs	r0, #1
}
 8002034:	4770      	bx	lr

08002036 <HAL_SPI_TransmitReceive_DMA>:
{
 8002036:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hspi);
 8002038:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 800203c:	2c01      	cmp	r4, #1
 800203e:	f000 80a8 	beq.w	8002192 <HAL_SPI_TransmitReceive_DMA+0x15c>
 8002042:	4604      	mov	r4, r0
 8002044:	2001      	movs	r0, #1
 8002046:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  tmp_state           = hspi->State;
 800204a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800204e:	b2c0      	uxtb	r0, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8002050:	2801      	cmp	r0, #1
 8002052:	d011      	beq.n	8002078 <HAL_SPI_TransmitReceive_DMA+0x42>
 8002054:	6865      	ldr	r5, [r4, #4]
 8002056:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 800205a:	d005      	beq.n	8002068 <HAL_SPI_TransmitReceive_DMA+0x32>
    errorcode = HAL_BUSY;
 800205c:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 800205e:	2200      	movs	r2, #0
 8002060:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 8002064:	4618      	mov	r0, r3
 8002066:	bd38      	pop	{r3, r4, r5, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002068:	68a5      	ldr	r5, [r4, #8]
 800206a:	2d00      	cmp	r5, #0
 800206c:	f040 8089 	bne.w	8002182 <HAL_SPI_TransmitReceive_DMA+0x14c>
 8002070:	2804      	cmp	r0, #4
 8002072:	d001      	beq.n	8002078 <HAL_SPI_TransmitReceive_DMA+0x42>
    errorcode = HAL_BUSY;
 8002074:	2302      	movs	r3, #2
 8002076:	e7f2      	b.n	800205e <HAL_SPI_TransmitReceive_DMA+0x28>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002078:	2900      	cmp	r1, #0
 800207a:	f000 8084 	beq.w	8002186 <HAL_SPI_TransmitReceive_DMA+0x150>
 800207e:	2a00      	cmp	r2, #0
 8002080:	f000 8083 	beq.w	800218a <HAL_SPI_TransmitReceive_DMA+0x154>
 8002084:	2b00      	cmp	r3, #0
 8002086:	f000 8082 	beq.w	800218e <HAL_SPI_TransmitReceive_DMA+0x158>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800208a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800208e:	b2c0      	uxtb	r0, r0
 8002090:	2804      	cmp	r0, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002092:	bf1c      	itt	ne
 8002094:	2005      	movne	r0, #5
 8002096:	f884 0051 	strbne.w	r0, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800209a:	2000      	movs	r0, #0
 800209c:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800209e:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80020a0:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 80020a2:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80020a4:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80020a6:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80020a8:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80020aa:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80020ac:	6460      	str	r0, [r4, #68]	; 0x44
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80020ae:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b04      	cmp	r3, #4
 80020b6:	d024      	beq.n	8002102 <HAL_SPI_TransmitReceive_DMA+0xcc>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80020b8:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80020ba:	f242 239f 	movw	r3, #8863	; 0x229f
 80020be:	f6c0 0300 	movt	r3, #2048	; 0x800
 80020c2:	6413      	str	r3, [r2, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80020c4:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80020c6:	f242 333b 	movw	r3, #9019	; 0x233b
 80020ca:	f6c0 0300 	movt	r3, #2048	; 0x800
 80020ce:	63d3      	str	r3, [r2, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80020d0:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80020d2:	f242 23ab 	movw	r3, #8875	; 0x22ab
 80020d6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80020da:	64d3      	str	r3, [r2, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 80020dc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80020de:	2200      	movs	r2, #0
 80020e0:	651a      	str	r2, [r3, #80]	; 0x50
                                 hspi->RxXferCount))
 80020e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80020e4:	6821      	ldr	r1, [r4, #0]
 80020e6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80020e8:	310c      	adds	r1, #12
 80020ea:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80020ec:	f7ff f869 	bl	80011c2 <HAL_DMA_Start_IT>
 80020f0:	b1a0      	cbz	r0, 800211c <HAL_SPI_TransmitReceive_DMA+0xe6>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80020f2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80020f4:	f043 0310 	orr.w	r3, r3, #16
 80020f8:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80020fa:	2301      	movs	r3, #1
 80020fc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 8002100:	e7ad      	b.n	800205e <HAL_SPI_TransmitReceive_DMA+0x28>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002102:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8002104:	f242 2393 	movw	r3, #8851	; 0x2293
 8002108:	f6c0 0300 	movt	r3, #2048	; 0x800
 800210c:	6413      	str	r3, [r2, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800210e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8002110:	f242 23cd 	movw	r3, #8909	; 0x22cd
 8002114:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002118:	63d3      	str	r3, [r2, #60]	; 0x3c
 800211a:	e7d9      	b.n	80020d0 <HAL_SPI_TransmitReceive_DMA+0x9a>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800211c:	6822      	ldr	r2, [r4, #0]
 800211e:	6853      	ldr	r3, [r2, #4]
 8002120:	f043 0301 	orr.w	r3, r3, #1
 8002124:	6053      	str	r3, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8002126:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002128:	2300      	movs	r3, #0
 800212a:	6413      	str	r3, [r2, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800212c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800212e:	63d3      	str	r3, [r2, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8002130:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002132:	64d3      	str	r3, [r2, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002134:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002136:	6513      	str	r3, [r2, #80]	; 0x50
                                 hspi->TxXferCount))
 8002138:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800213a:	6822      	ldr	r2, [r4, #0]
 800213c:	320c      	adds	r2, #12
 800213e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002140:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002142:	f7ff f83e 	bl	80011c2 <HAL_DMA_Start_IT>
 8002146:	4603      	mov	r3, r0
 8002148:	b138      	cbz	r0, 800215a <HAL_SPI_TransmitReceive_DMA+0x124>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800214a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800214c:	f043 0310 	orr.w	r3, r3, #16
 8002150:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8002152:	2301      	movs	r3, #1
 8002154:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 8002158:	e781      	b.n	800205e <HAL_SPI_TransmitReceive_DMA+0x28>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800215a:	6822      	ldr	r2, [r4, #0]
 800215c:	6811      	ldr	r1, [r2, #0]
 800215e:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002162:	d103      	bne.n	800216c <HAL_SPI_TransmitReceive_DMA+0x136>
    __HAL_SPI_ENABLE(hspi);
 8002164:	6811      	ldr	r1, [r2, #0]
 8002166:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800216a:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800216c:	6821      	ldr	r1, [r4, #0]
 800216e:	684a      	ldr	r2, [r1, #4]
 8002170:	f042 0220 	orr.w	r2, r2, #32
 8002174:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002176:	6821      	ldr	r1, [r4, #0]
 8002178:	684a      	ldr	r2, [r1, #4]
 800217a:	f042 0202 	orr.w	r2, r2, #2
 800217e:	604a      	str	r2, [r1, #4]
 8002180:	e76d      	b.n	800205e <HAL_SPI_TransmitReceive_DMA+0x28>
    errorcode = HAL_BUSY;
 8002182:	2302      	movs	r3, #2
 8002184:	e76b      	b.n	800205e <HAL_SPI_TransmitReceive_DMA+0x28>
    errorcode = HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e769      	b.n	800205e <HAL_SPI_TransmitReceive_DMA+0x28>
 800218a:	2301      	movs	r3, #1
 800218c:	e767      	b.n	800205e <HAL_SPI_TransmitReceive_DMA+0x28>
 800218e:	2301      	movs	r3, #1
 8002190:	e765      	b.n	800205e <HAL_SPI_TransmitReceive_DMA+0x28>
  __HAL_LOCK(hspi);
 8002192:	2302      	movs	r3, #2
 8002194:	e766      	b.n	8002064 <HAL_SPI_TransmitReceive_DMA+0x2e>

08002196 <HAL_SPI_Receive_DMA>:
{
 8002196:	b538      	push	{r3, r4, r5, lr}
 8002198:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800219a:	6885      	ldr	r5, [r0, #8]
 800219c:	b91d      	cbnz	r5, 80021a6 <HAL_SPI_Receive_DMA+0x10>
 800219e:	6843      	ldr	r3, [r0, #4]
 80021a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80021a4:	d011      	beq.n	80021ca <HAL_SPI_Receive_DMA+0x34>
  __HAL_LOCK(hspi);
 80021a6:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 80021aa:	2801      	cmp	r0, #1
 80021ac:	d06d      	beq.n	800228a <HAL_SPI_Receive_DMA+0xf4>
 80021ae:	2001      	movs	r0, #1
 80021b0:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 80021b4:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80021b8:	b2c0      	uxtb	r0, r0
 80021ba:	2801      	cmp	r0, #1
 80021bc:	d00e      	beq.n	80021dc <HAL_SPI_Receive_DMA+0x46>
    errorcode = HAL_BUSY;
 80021be:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 80021c0:	2200      	movs	r2, #0
 80021c2:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	bd38      	pop	{r3, r4, r5, pc}
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80021ca:	2304      	movs	r3, #4
 80021cc:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80021d0:	4613      	mov	r3, r2
 80021d2:	460a      	mov	r2, r1
 80021d4:	f7ff ff2f 	bl	8002036 <HAL_SPI_TransmitReceive_DMA>
 80021d8:	4603      	mov	r3, r0
 80021da:	e7f4      	b.n	80021c6 <HAL_SPI_Receive_DMA+0x30>
  if ((pData == NULL) || (Size == 0U))
 80021dc:	2900      	cmp	r1, #0
 80021de:	d050      	beq.n	8002282 <HAL_SPI_Receive_DMA+0xec>
 80021e0:	2a00      	cmp	r2, #0
 80021e2:	d050      	beq.n	8002286 <HAL_SPI_Receive_DMA+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80021e4:	2304      	movs	r3, #4
 80021e6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80021ea:	2300      	movs	r3, #0
 80021ec:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80021ee:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80021f0:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80021f2:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80021f4:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80021f6:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 80021f8:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80021fa:	86e3      	strh	r3, [r4, #54]	; 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021fc:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 8002200:	d025      	beq.n	800224e <HAL_SPI_Receive_DMA+0xb8>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002202:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8002204:	f242 2393 	movw	r3, #8851	; 0x2293
 8002208:	f6c0 0300 	movt	r3, #2048	; 0x800
 800220c:	6413      	str	r3, [r2, #64]	; 0x40
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800220e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8002210:	f242 23cd 	movw	r3, #8909	; 0x22cd
 8002214:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002218:	63d3      	str	r3, [r2, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800221a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800221c:	f242 23ab 	movw	r3, #8875	; 0x22ab
 8002220:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002224:	64d3      	str	r3, [r2, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 8002226:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002228:	2200      	movs	r2, #0
 800222a:	651a      	str	r2, [r3, #80]	; 0x50
                                 hspi->RxXferCount))
 800222c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800222e:	6821      	ldr	r1, [r4, #0]
 8002230:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002232:	310c      	adds	r1, #12
 8002234:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002236:	f7fe ffc4 	bl	80011c2 <HAL_DMA_Start_IT>
 800223a:	4603      	mov	r3, r0
 800223c:	b168      	cbz	r0, 800225a <HAL_SPI_Receive_DMA+0xc4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800223e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002240:	f043 0310 	orr.w	r3, r3, #16
 8002244:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8002246:	2301      	movs	r3, #1
 8002248:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 800224c:	e7b8      	b.n	80021c0 <HAL_SPI_Receive_DMA+0x2a>
    SPI_1LINE_RX(hspi);
 800224e:	6822      	ldr	r2, [r4, #0]
 8002250:	6813      	ldr	r3, [r2, #0]
 8002252:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002256:	6013      	str	r3, [r2, #0]
 8002258:	e7d3      	b.n	8002202 <HAL_SPI_Receive_DMA+0x6c>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800225a:	6822      	ldr	r2, [r4, #0]
 800225c:	6811      	ldr	r1, [r2, #0]
 800225e:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002262:	d103      	bne.n	800226c <HAL_SPI_Receive_DMA+0xd6>
    __HAL_SPI_ENABLE(hspi);
 8002264:	6811      	ldr	r1, [r2, #0]
 8002266:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800226a:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800226c:	6821      	ldr	r1, [r4, #0]
 800226e:	684a      	ldr	r2, [r1, #4]
 8002270:	f042 0220 	orr.w	r2, r2, #32
 8002274:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002276:	6821      	ldr	r1, [r4, #0]
 8002278:	684a      	ldr	r2, [r1, #4]
 800227a:	f042 0201 	orr.w	r2, r2, #1
 800227e:	604a      	str	r2, [r1, #4]
 8002280:	e79e      	b.n	80021c0 <HAL_SPI_Receive_DMA+0x2a>
    errorcode = HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e79c      	b.n	80021c0 <HAL_SPI_Receive_DMA+0x2a>
 8002286:	2301      	movs	r3, #1
 8002288:	e79a      	b.n	80021c0 <HAL_SPI_Receive_DMA+0x2a>
  __HAL_LOCK(hspi);
 800228a:	2302      	movs	r3, #2
 800228c:	e79b      	b.n	80021c6 <HAL_SPI_Receive_DMA+0x30>

0800228e <HAL_SPI_TxRxCpltCallback>:
}
 800228e:	4770      	bx	lr

08002290 <HAL_SPI_RxHalfCpltCallback>:
}
 8002290:	4770      	bx	lr

08002292 <SPI_DMAHalfReceiveCplt>:
{
 8002292:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8002294:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002296:	f7ff fffb 	bl	8002290 <HAL_SPI_RxHalfCpltCallback>
}
 800229a:	bd08      	pop	{r3, pc}

0800229c <HAL_SPI_TxRxHalfCpltCallback>:
}
 800229c:	4770      	bx	lr

0800229e <SPI_DMAHalfTransmitReceiveCplt>:
{
 800229e:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80022a0:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80022a2:	f7ff fffb 	bl	800229c <HAL_SPI_TxRxHalfCpltCallback>
}
 80022a6:	bd08      	pop	{r3, pc}

080022a8 <HAL_SPI_ErrorCallback>:
}
 80022a8:	4770      	bx	lr

080022aa <SPI_DMAError>:
{
 80022aa:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80022ac:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80022ae:	6802      	ldr	r2, [r0, #0]
 80022b0:	6853      	ldr	r3, [r2, #4]
 80022b2:	f023 0303 	bic.w	r3, r3, #3
 80022b6:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80022b8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80022ba:	f043 0310 	orr.w	r3, r3, #16
 80022be:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80022c0:	2301      	movs	r3, #1
 80022c2:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 80022c6:	f7ff ffef 	bl	80022a8 <HAL_SPI_ErrorCallback>
}
 80022ca:	bd08      	pop	{r3, pc}

080022cc <SPI_DMAReceiveCplt>:
{
 80022cc:	b538      	push	{r3, r4, r5, lr}
 80022ce:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80022d0:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 80022d2:	f7fe fe40 	bl	8000f56 <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80022d6:	682b      	ldr	r3, [r5, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f413 7f80 	tst.w	r3, #256	; 0x100
 80022de:	d11e      	bne.n	800231e <SPI_DMAReceiveCplt+0x52>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80022e0:	6821      	ldr	r1, [r4, #0]
 80022e2:	684b      	ldr	r3, [r1, #4]
 80022e4:	f023 0320 	bic.w	r3, r3, #32
 80022e8:	604b      	str	r3, [r1, #4]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80022ea:	68a3      	ldr	r3, [r4, #8]
 80022ec:	b91b      	cbnz	r3, 80022f6 <SPI_DMAReceiveCplt+0x2a>
 80022ee:	6863      	ldr	r3, [r4, #4]
 80022f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80022f4:	d017      	beq.n	8002326 <SPI_DMAReceiveCplt+0x5a>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80022f6:	6822      	ldr	r2, [r4, #0]
 80022f8:	6853      	ldr	r3, [r2, #4]
 80022fa:	f023 0301 	bic.w	r3, r3, #1
 80022fe:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002300:	4602      	mov	r2, r0
 8002302:	2164      	movs	r1, #100	; 0x64
 8002304:	4620      	mov	r0, r4
 8002306:	f7ff fe08 	bl	8001f1a <SPI_EndRxTransaction>
 800230a:	b108      	cbz	r0, 8002310 <SPI_DMAReceiveCplt+0x44>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800230c:	2320      	movs	r3, #32
 800230e:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->RxXferCount = 0U;
 8002310:	2300      	movs	r3, #0
 8002312:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002314:	2301      	movs	r3, #1
 8002316:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800231a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800231c:	b94b      	cbnz	r3, 8002332 <SPI_DMAReceiveCplt+0x66>
  HAL_SPI_RxCpltCallback(hspi);
 800231e:	4620      	mov	r0, r4
 8002320:	f7fe face 	bl	80008c0 <HAL_SPI_RxCpltCallback>
}
 8002324:	bd38      	pop	{r3, r4, r5, pc}
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002326:	6822      	ldr	r2, [r4, #0]
 8002328:	6853      	ldr	r3, [r2, #4]
 800232a:	f023 0303 	bic.w	r3, r3, #3
 800232e:	6053      	str	r3, [r2, #4]
 8002330:	e7e6      	b.n	8002300 <SPI_DMAReceiveCplt+0x34>
      HAL_SPI_ErrorCallback(hspi);
 8002332:	4620      	mov	r0, r4
 8002334:	f7ff ffb8 	bl	80022a8 <HAL_SPI_ErrorCallback>
      return;
 8002338:	e7f4      	b.n	8002324 <SPI_DMAReceiveCplt+0x58>

0800233a <SPI_DMATransmitReceiveCplt>:
{
 800233a:	b538      	push	{r3, r4, r5, lr}
 800233c:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800233e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 8002340:	f7fe fe09 	bl	8000f56 <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8002344:	682b      	ldr	r3, [r5, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f413 7f80 	tst.w	r3, #256	; 0x100
 800234c:	d11b      	bne.n	8002386 <SPI_DMATransmitReceiveCplt+0x4c>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800234e:	6822      	ldr	r2, [r4, #0]
 8002350:	6853      	ldr	r3, [r2, #4]
 8002352:	f023 0320 	bic.w	r3, r3, #32
 8002356:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002358:	4602      	mov	r2, r0
 800235a:	2164      	movs	r1, #100	; 0x64
 800235c:	4620      	mov	r0, r4
 800235e:	f7ff fda6 	bl	8001eae <SPI_EndRxTxTransaction>
 8002362:	b118      	cbz	r0, 800236c <SPI_DMATransmitReceiveCplt+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002364:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002366:	f043 0320 	orr.w	r3, r3, #32
 800236a:	6563      	str	r3, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800236c:	6822      	ldr	r2, [r4, #0]
 800236e:	6853      	ldr	r3, [r2, #4]
 8002370:	f023 0303 	bic.w	r3, r3, #3
 8002374:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 8002376:	2300      	movs	r3, #0
 8002378:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800237a:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800237c:	2301      	movs	r3, #1
 800237e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002382:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002384:	b91b      	cbnz	r3, 800238e <SPI_DMATransmitReceiveCplt+0x54>
  HAL_SPI_TxRxCpltCallback(hspi);
 8002386:	4620      	mov	r0, r4
 8002388:	f7ff ff81 	bl	800228e <HAL_SPI_TxRxCpltCallback>
}
 800238c:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 800238e:	4620      	mov	r0, r4
 8002390:	f7ff ff8a 	bl	80022a8 <HAL_SPI_ErrorCallback>
      return;
 8002394:	e7fa      	b.n	800238c <SPI_DMATransmitReceiveCplt+0x52>
	...

08002398 <__libc_init_array>:
 8002398:	b570      	push	{r4, r5, r6, lr}
 800239a:	4e0d      	ldr	r6, [pc, #52]	; (80023d0 <__libc_init_array+0x38>)
 800239c:	4c0d      	ldr	r4, [pc, #52]	; (80023d4 <__libc_init_array+0x3c>)
 800239e:	1ba4      	subs	r4, r4, r6
 80023a0:	10a4      	asrs	r4, r4, #2
 80023a2:	2500      	movs	r5, #0
 80023a4:	42a5      	cmp	r5, r4
 80023a6:	d109      	bne.n	80023bc <__libc_init_array+0x24>
 80023a8:	4e0b      	ldr	r6, [pc, #44]	; (80023d8 <__libc_init_array+0x40>)
 80023aa:	4c0c      	ldr	r4, [pc, #48]	; (80023dc <__libc_init_array+0x44>)
 80023ac:	f000 f82c 	bl	8002408 <_init>
 80023b0:	1ba4      	subs	r4, r4, r6
 80023b2:	10a4      	asrs	r4, r4, #2
 80023b4:	2500      	movs	r5, #0
 80023b6:	42a5      	cmp	r5, r4
 80023b8:	d105      	bne.n	80023c6 <__libc_init_array+0x2e>
 80023ba:	bd70      	pop	{r4, r5, r6, pc}
 80023bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80023c0:	4798      	blx	r3
 80023c2:	3501      	adds	r5, #1
 80023c4:	e7ee      	b.n	80023a4 <__libc_init_array+0xc>
 80023c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80023ca:	4798      	blx	r3
 80023cc:	3501      	adds	r5, #1
 80023ce:	e7f2      	b.n	80023b6 <__libc_init_array+0x1e>
 80023d0:	08002440 	.word	0x08002440
 80023d4:	08002440 	.word	0x08002440
 80023d8:	08002440 	.word	0x08002440
 80023dc:	08002444 	.word	0x08002444

080023e0 <memcpy>:
 80023e0:	b510      	push	{r4, lr}
 80023e2:	1e43      	subs	r3, r0, #1
 80023e4:	440a      	add	r2, r1
 80023e6:	4291      	cmp	r1, r2
 80023e8:	d100      	bne.n	80023ec <memcpy+0xc>
 80023ea:	bd10      	pop	{r4, pc}
 80023ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80023f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80023f4:	e7f7      	b.n	80023e6 <memcpy+0x6>

080023f6 <memset>:
 80023f6:	4402      	add	r2, r0
 80023f8:	4603      	mov	r3, r0
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d100      	bne.n	8002400 <memset+0xa>
 80023fe:	4770      	bx	lr
 8002400:	f803 1b01 	strb.w	r1, [r3], #1
 8002404:	e7f9      	b.n	80023fa <memset+0x4>
	...

08002408 <_init>:
 8002408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800240a:	bf00      	nop
 800240c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800240e:	bc08      	pop	{r3}
 8002410:	469e      	mov	lr, r3
 8002412:	4770      	bx	lr

08002414 <_fini>:
 8002414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002416:	bf00      	nop
 8002418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800241a:	bc08      	pop	{r3}
 800241c:	469e      	mov	lr, r3
 800241e:	4770      	bx	lr
