\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb Entity Reference}
\label{classddr2__phy__alt__mem__phy__dgwb}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=244pt]{d9/da1/classddr2__phy__alt__mem__phy__dgwb__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf rtl} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf work} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rst\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf parameterisation\+\_\+rec}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+algm\+\_\+paramaterisation}} \textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+dgwb}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+iram}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+push}} \textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+push\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+ac\+\_\+access\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+ac\+\_\+access\+\_\+gnt}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+dqs\+\_\+burst}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+wdata\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+wdata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+dm}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+dqs}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+wdp\+\_\+ovride}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+ac}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf bypassed\+\_\+rdata}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf odt\+\_\+settings}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+odt\+\_\+array}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 10907} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}}
\index{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_a3897150e7063e741d73357e26161c904}


Definition at line {\bf 10919} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!bypassed\+\_\+rdata@{bypassed\+\_\+rdata}}
\index{bypassed\+\_\+rdata@{bypassed\+\_\+rdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{bypassed\+\_\+rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bypassed\+\_\+rdata} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a3bb2d878ce1099c7058c4361a25cfe5a}


Definition at line {\bf 10956} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 10928} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!ctrl\+\_\+dgwb@{ctrl\+\_\+dgwb}}
\index{ctrl\+\_\+dgwb@{ctrl\+\_\+dgwb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{ctrl\+\_\+dgwb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+dgwb} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_aa6005824441b49beac43bff0c9b90d0f}


Definition at line {\bf 10935} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__dgwb_a93282343527308e0dcae9b35be6496bc}


Definition at line {\bf 10904} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__dgwb_a42d4f6d3b4e947a273d7b976b40149bc}


Definition at line {\bf 10899} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+ac@{dgwb\+\_\+ac}}
\index{dgwb\+\_\+ac@{dgwb\+\_\+ac}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+ac}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+ac} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a66b1a24501e44aab51db9348a92758f3}


Definition at line {\bf 10954} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+ac\+\_\+access\+\_\+gnt@{dgwb\+\_\+ac\+\_\+access\+\_\+gnt}}
\index{dgwb\+\_\+ac\+\_\+access\+\_\+gnt@{dgwb\+\_\+ac\+\_\+access\+\_\+gnt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+ac\+\_\+access\+\_\+gnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+ac\+\_\+access\+\_\+gnt} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a20cbe2525cda21a2edb157b479d6a455}


Definition at line {\bf 10943} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+ac\+\_\+access\+\_\+req@{dgwb\+\_\+ac\+\_\+access\+\_\+req}}
\index{dgwb\+\_\+ac\+\_\+access\+\_\+req@{dgwb\+\_\+ac\+\_\+access\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+ac\+\_\+access\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+ac\+\_\+access\+\_\+req} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a38182fde95267d74871084466cfb0d4d}


Definition at line {\bf 10942} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+ctrl@{dgwb\+\_\+ctrl}}
\index{dgwb\+\_\+ctrl@{dgwb\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a38e62ef28ad4ec6c5fa0e0673c524848}


Definition at line {\bf 10934} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+dm@{dgwb\+\_\+dm}}
\index{dgwb\+\_\+dm@{dgwb\+\_\+dm}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+dm} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a12f8b6543b03e0dd1241ae758207aa73}


Definition at line {\bf 10949} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+dqs@{dgwb\+\_\+dqs}}
\index{dgwb\+\_\+dqs@{dgwb\+\_\+dqs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+dqs} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_aef09edf50d59dacb4e145d4b39c3996f}


Definition at line {\bf 10950} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+dqs\+\_\+burst@{dgwb\+\_\+dqs\+\_\+burst}}
\index{dgwb\+\_\+dqs\+\_\+burst@{dgwb\+\_\+dqs\+\_\+burst}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+dqs\+\_\+burst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+dqs\+\_\+burst} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a4c1343f3b3f2cf201bc3a584815411d2}


Definition at line {\bf 10946} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+iram@{dgwb\+\_\+iram}}
\index{dgwb\+\_\+iram@{dgwb\+\_\+iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+iram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+iram} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+push}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a9b7685754067dd9975863e9b753fb63d}


Definition at line {\bf 10938} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+wdata@{dgwb\+\_\+wdata}}
\index{dgwb\+\_\+wdata@{dgwb\+\_\+wdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+wdata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a2966cb0a10e4dc04cffb7bbc9a55935e}


Definition at line {\bf 10948} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+wdata\+\_\+valid@{dgwb\+\_\+wdata\+\_\+valid}}
\index{dgwb\+\_\+wdata\+\_\+valid@{dgwb\+\_\+wdata\+\_\+valid}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+wdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+wdata\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_aa883b55d53c82725f0029aeb40d8fa5d}


Definition at line {\bf 10947} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!dgwb\+\_\+wdp\+\_\+ovride@{dgwb\+\_\+wdp\+\_\+ovride}}
\index{dgwb\+\_\+wdp\+\_\+ovride@{dgwb\+\_\+wdp\+\_\+ovride}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{dgwb\+\_\+wdp\+\_\+ovride}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+wdp\+\_\+ovride} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a43b98e9fb8ae432c2978fc1d0596ea93}


Definition at line {\bf 10951} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}}
\index{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_af28fead9270d0cdddf2692beba1d213f}


Definition at line {\bf 10914} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__dgwb_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 10888} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!iram\+\_\+push\+\_\+done@{iram\+\_\+push\+\_\+done}}
\index{iram\+\_\+push\+\_\+done@{iram\+\_\+push\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{iram\+\_\+push\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+push\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a384f8c64866c4da7092b98137537c1b9}


Definition at line {\bf 10939} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_acb05213a69b042f4f1f4ce0e6f5340ce}


Definition at line {\bf 10915} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_af20355f02b63b685cb44d03ca3748a52}


Definition at line {\bf 10916} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_a2c74ca0a7481cf4ba2699089b9109af5}


Definition at line {\bf 10920} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_a8ea141db90351e75149ad59d8c3fb1aa}


Definition at line {\bf 10925} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_ae8def594e6250a784ccf21aad8da3e3a}


Definition at line {\bf 10913} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_aea321fa7c8e91e74338977a680defa1d}


Definition at line {\bf 10911} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_ac5c424672492832ebd7933194d99e34c}


Definition at line {\bf 10910} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_a6c6bb0d2bb0d2f1f90959a23e8b17c6d}


Definition at line {\bf 10912} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_a663670cfe1faa7c639d74f0d337db4ad}


Definition at line {\bf 10918} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgwb_a7526f8238db78e16f5c4a1a9feebc3e0}


Definition at line {\bf 10917} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__dgwb_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10890} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!odt\+\_\+settings@{odt\+\_\+settings}}
\index{odt\+\_\+settings@{odt\+\_\+settings}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{odt\+\_\+settings}]{\setlength{\rightskip}{0pt plus 5cm}{\bf odt\+\_\+settings} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+odt\+\_\+array}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a87ac8179653043580e92f88ca240139f}


Definition at line {\bf 10961} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!parameterisation\+\_\+rec@{parameterisation\+\_\+rec}}
\index{parameterisation\+\_\+rec@{parameterisation\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{parameterisation\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf parameterisation\+\_\+rec} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+algm\+\_\+paramaterisation}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a5888713d07529c332dbc1f3aeaf6b49b}


Definition at line {\bf 10931} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!rst\+\_\+n@{rst\+\_\+n}}
\index{rst\+\_\+n@{rst\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgwb_a19aeb1466190c38420a42b7e951ab563}


Definition at line {\bf 10929} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__dgwb_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10889} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!work@{work}}
\index{work@{work}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\paragraph[{work}]{\setlength{\rightskip}{0pt plus 5cm}{\bf work}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__dgwb_a9f49de6f5eed5b4488cba6c9cdd1c215}


Definition at line {\bf 10893} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
