
*** Running vivado
    with args -log MotorFatigue_PYNQZ2_complex_mag_stream_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MotorFatigue_PYNQZ2_complex_mag_stream_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb 18 04:14:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MotorFatigue_PYNQZ2_complex_mag_stream_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/admin/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MotorFatigue_PYNQZ2_complex_mag_stream_0_0
Command: synth_design -top MotorFatigue_PYNQZ2_complex_mag_stream_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57613
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1882.016 ; gain = 418.828 ; free physical = 2050 ; free virtual = 5476
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MotorFatigue_PYNQZ2_complex_mag_stream_0_0' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_complex_mag_stream_0_0/synth/MotorFatigue_PYNQZ2_complex_mag_stream_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_complex_mag_stream_Pipeline_VITIS_LOOP_120_2' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_complex_mag_stream_Pipeline_VITIS_LOOP_120_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_pown_generic_float_s' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat' is read successfully [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.v:7]
INFO: [Synth 8-3876] $readmem data file './complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.dat' is read successfully [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.v:28]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.v:7]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v:7]
INFO: [Synth 8-3876] $readmem data file './complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.dat' is read successfully [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v:28]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v:7]
INFO: [Synth 8-3876] $readmem data file './complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.dat' is read successfully [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:7]
INFO: [Synth 8-3876] $readmem data file './complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat' is read successfully [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:7]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arg8j' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arg8j.v:7]
INFO: [Synth 8-3876] $readmem data file './complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arg8j.dat' is read successfully [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arg8j.v:28]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arg8j' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arg8j.v:7]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrahbi' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrahbi.v:7]
INFO: [Synth 8-3876] $readmem data file './complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrahbi.dat' is read successfully [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrahbi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrahbi' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrahbi.v:7]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mul_9s_45ns_52_5_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_9s_45ns_52_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mul_9s_45ns_52_5_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_9s_45ns_52_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mul_10s_36s_36_2_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_10s_36s_36_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mul_10s_36s_36_2_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_10s_36s_36_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mul_23ns_23ns_45_1_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_23ns_23ns_45_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mul_23ns_23ns_45_1_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_23ns_23ns_45_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mul_41ns_6ns_47_2_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_41ns_6ns_47_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mul_41ns_6ns_47_2_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_41ns_6ns_47_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mul_44ns_6ns_50_5_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_44ns_6ns_50_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mul_44ns_6ns_50_5_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_44ns_6ns_50_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mul_25ns_6ns_31_1_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_25ns_6ns_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mul_25ns_6ns_31_1_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_25ns_6ns_31_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mul_39ns_4ns_43_2_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_39ns_4ns_43_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mul_39ns_4ns_43_2_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_39ns_4ns_43_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mul_18ns_18ns_36_1_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_18ns_18ns_36_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mul_18ns_18ns_36_1_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_18ns_18ns_36_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_sparsemux_11_4_32_1_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_sparsemux_11_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_sparsemux_11_4_32_1_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_sparsemux_11_4_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_pown_generic_float_s' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/ip/complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/admin/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/home/admin/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/ip/complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/ip/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/ip/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_sparsemux_7_2_32_1_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_sparsemux_7_2_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_sparsemux_7_2_32_1_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_sparsemux_7_2_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_flow_control_loop_pipe_sequential_init' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_flow_control_loop_pipe_sequential_init' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_complex_mag_stream_Pipeline_VITIS_LOOP_120_2' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_complex_mag_stream_Pipeline_VITIS_LOOP_120_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_complex_mag_stream_Pipeline_VITIS_LOOP_133_3' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_complex_mag_stream_Pipeline_VITIS_LOOP_133_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_complex_mag_stream_Pipeline_VITIS_LOOP_133_3' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_complex_mag_stream_Pipeline_VITIS_LOOP_133_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_CTRL_s_axi' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_CTRL_s_axi.v:204]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_CTRL_s_axi' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_mul_32s_34ns_65_2_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_32s_34ns_65_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_mul_32s_34ns_65_2_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_32s_34ns_65_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_srem_32ns_3ns_3_36_seq_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_srem_32ns_3ns_3_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_srem_32ns_3ns_3_36_seq_1_divseq' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_srem_32ns_3ns_3_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_srem_32ns_3ns_3_36_seq_1_divseq' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_srem_32ns_3ns_3_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_srem_32ns_3ns_3_36_seq_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_srem_32ns_3ns_3_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'complex_mag_stream_regslice_both' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream_regslice_both' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'complex_mag_stream' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MotorFatigue_PYNQZ2_complex_mag_stream_0_0' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_complex_mag_stream_0_0/synth/MotorFatigue_PYNQZ2_complex_mag_stream_0_0.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'base_r_int_reg_reg' and it is trimmed from '32' to '31' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:653]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_CTRL_s_axi.v:265]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_srem_32ns_3ns_3_36_seq_1.v:162]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module complex_mag_stream_mul_32s_34ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module complex_mag_stream_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module complex_mag_stream_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized174 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized174 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized174 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized174 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized174 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized154 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized154 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized154 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized154 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized154 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized92 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized92 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized92 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized92 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized92 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized168 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized168 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized168 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized166 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized166 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized166 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized164 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized164 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2055.953 ; gain = 592.766 ; free physical = 311 ; free virtual = 3765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2061.891 ; gain = 598.703 ; free physical = 244 ; free virtual = 3701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2061.891 ; gain = 598.703 ; free physical = 244 ; free virtual = 3701
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2061.891 ; gain = 0.000 ; free physical = 139 ; free virtual = 3586
INFO: [Netlist 29-17] Analyzing 956 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_complex_mag_stream_0_0/constraints/complex_mag_stream_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_complex_mag_stream_0_0/constraints/complex_mag_stream_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_complex_mag_stream_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_complex_mag_stream_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.555 ; gain = 0.000 ; free physical = 170 ; free virtual = 3302
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2133.555 ; gain = 0.000 ; free physical = 153 ; free virtual = 3285
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2133.555 ; gain = 670.367 ; free physical = 154 ; free virtual = 3112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2141.559 ; gain = 678.371 ; free physical = 154 ; free virtual = 3112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_complex_mag_stream_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2141.559 ; gain = 678.371 ; free physical = 154 ; free virtual = 3111
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'complex_mag_stream_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'complex_mag_stream_CTRL_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_srem_32ns_3ns_3_36_seq_1.v:44]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'complex_mag_stream_regslice_both'
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln107_reg_577_reg' and it is trimmed from '65' to '64' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream.v:561]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'complex_mag_stream_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'complex_mag_stream_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'complex_mag_stream_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2141.559 ; gain = 678.371 ; free physical = 194 ; free virtual = 2865
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fadd_32ns_32ns_32_5_full_dsp_1_U29/complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fadd_32ns_32ns_32_5_full_dsp_1_U29/complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fadd_32ns_32ns_32_5_full_dsp_1_U29/complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fadd_32ns_32ns_32_5_full_dsp_1_U29/complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fadd_32ns_32ns_32_5_full_dsp_1_U29/complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fadd_32ns_32ns_32_5_full_dsp_1_U29/complex_mag_stream_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/fsqrt_32ns_32ns_32_16_no_dsp_1_U30/complex_mag_stream_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_13s_12ns_16s_25_4_1_U10/complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_13s_12ns_16s_25_4_1_U10/complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1.v:36]
WARNING: [Synth 8-6014] Unused sequential element mul_44ns_6ns_50_5_1_U5/buff0_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_44ns_6ns_50_5_1.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_9s_45ns_52_5_1_U1/buff0_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_9s_45ns_52_5_1.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_44ns_6ns_50_5_1_U5/buff0_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_44ns_6ns_50_5_1.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_44ns_6ns_50_5_1_U5/buff1_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_44ns_6ns_50_5_1.v:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_Z1P_m_1_reg_1708_reg' and it is trimmed from '18' to '1' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:690]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_10s_36s_36_2_1_U2/buff0_reg' and it is trimmed from '48' to '19' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_10s_36s_36_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_10s_36s_36_2_1_U2/buff0_reg' and it is trimmed from '48' to '17' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_10s_36s_36_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'Elog2_reg_1621_reg' and it is trimmed from '48' to '18' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:658]
WARNING: [Synth 8-3936] Found unconnected internal register 'Elog2_reg_1621_reg' and it is trimmed from '48' to '17' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:658]
WARNING: [Synth 8-3936] Found unconnected internal register 'Elog2_reg_1621_reg' and it is trimmed from '48' to '17' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:658]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_9s_45ns_52_5_1_U1/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_9s_45ns_52_5_1.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_frac_tilde_inverse_reg_1445_reg' and it is trimmed from '6' to '1' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:677]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_reg_1492_reg' and it is trimmed from '48' to '26' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:730]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_reg_1492_reg' and it is trimmed from '48' to '17' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:730]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_2_reg_1601_reg' and it is trimmed from '48' to '16' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:729]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_2_reg_1601_reg' and it is trimmed from '48' to '17' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:729]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_2_reg_1601_reg' and it is trimmed from '48' to '17' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:729]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_44ns_6ns_50_5_1_U5/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_44ns_6ns_50_5_1.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_1_reg_1524_reg' and it is trimmed from '48' to '30' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:728]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_1_reg_1524_reg' and it is trimmed from '48' to '17' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:728]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_Z1_hi_reg_1713_reg' and it is trimmed from '18' to '1' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_pown_generic_float_s.v:691]
WARNING: [Synth 8-3936] Found unconnected internal register 'complex_mag_stream_srem_32ns_3ns_3_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_srem_32ns_3ns_3_36_seq_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_34ns_65_2_1_U54/buff0_reg' and it is trimmed from '65' to '64' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/1b7c/hdl/verilog/complex_mag_stream_mul_32s_34ns_65_2_1.v:60]
WARNING: [Synth 8-3332] Sequential element (mul_10s_36s_36_2_1_U2/buff0_reg[8]) is unused and will be removed from module complex_mag_stream_pown_generic_float_s.
WARNING: [Synth 8-3332] Sequential element (mul_10s_36s_36_2_1_U2/buff0_reg[7]) is unused and will be removed from module complex_mag_stream_pown_generic_float_s.
WARNING: [Synth 8-3332] Sequential element (mul_10s_36s_36_2_1_U2/buff0_reg[6]) is unused and will be removed from module complex_mag_stream_pown_generic_float_s.
WARNING: [Synth 8-3332] Sequential element (mul_10s_36s_36_2_1_U2/buff0_reg[5]) is unused and will be removed from module complex_mag_stream_pown_generic_float_s.
WARNING: [Synth 8-3332] Sequential element (mul_10s_36s_36_2_1_U2/buff0_reg[4]) is unused and will be removed from module complex_mag_stream_pown_generic_float_s.
WARNING: [Synth 8-3332] Sequential element (mul_10s_36s_36_2_1_U2/buff0_reg[3]) is unused and will be removed from module complex_mag_stream_pown_generic_float_s.
WARNING: [Synth 8-3332] Sequential element (mul_10s_36s_36_2_1_U2/buff0_reg[2]) is unused and will be removed from module complex_mag_stream_pown_generic_float_s.
WARNING: [Synth 8-3332] Sequential element (mul_10s_36s_36_2_1_U2/buff0_reg[1]) is unused and will be removed from module complex_mag_stream_pown_generic_float_s.
WARNING: [Synth 8-3332] Sequential element (mul_10s_36s_36_2_1_U2/buff0_reg[0]) is unused and will be removed from module complex_mag_stream_pown_generic_float_s.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[47]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[46]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[45]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[44]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[43]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[42]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[41]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[40]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[39]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[38]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[37]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[36]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[35]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[34]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[33]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[32]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[31]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[30]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[29]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[28]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[27]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[26]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[25]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[24]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[23]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[22]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[21]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[20]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[19]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[18]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[17]) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[47]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[46]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[45]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[44]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[43]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[42]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[41]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[40]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[39]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[38]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[37]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[36]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[35]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[34]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[33]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[32]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[31]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[30]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[29]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[28]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[27]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[26]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[25]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[24]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[23]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[22]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[21]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[20]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[19]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[18]__0) is unused and will be removed from module complex_mag_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U54/buff0_reg[17]__0) is unused and will be removed from module complex_mag_stream.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2165.574 ; gain = 702.387 ; free physical = 843 ; free virtual = 3529
---------------------------------------------------------------------------------
 Sort Area is  mul_9s_45ns_52_5_1_U1/buff1_reg_2 : 0 0 : 1755 5120 : Used 1 time 100
 Sort Area is  mul_9s_45ns_52_5_1_U1/buff1_reg_2 : 0 1 : 1792 5120 : Used 1 time 100
 Sort Area is  mul_9s_45ns_52_5_1_U1/buff1_reg_2 : 0 2 : 1573 5120 : Used 1 time 100
 Sort Area is  mul_9s_45ns_52_5_1_U1/buff1_reg_21 : 0 0 : 1755 4414 : Used 1 time 100
 Sort Area is  mul_9s_45ns_52_5_1_U1/buff1_reg_21 : 0 1 : 1792 4414 : Used 1 time 100
 Sort Area is  mul_9s_45ns_52_5_1_U1/buff1_reg_21 : 0 2 : 867 4414 : Used 1 time 100
 Sort Area is  mul_44ns_6ns_50_5_1_U5/buff1_reg_c : 0 0 : 1329 3850 : Used 1 time 100
 Sort Area is  mul_44ns_6ns_50_5_1_U5/buff1_reg_c : 0 1 : 1348 3850 : Used 1 time 100
 Sort Area is  mul_44ns_6ns_50_5_1_U5/buff1_reg_c : 0 2 : 1173 3850 : Used 1 time 100
 Sort Area is  mul_44ns_6ns_50_5_1_U5/buff1_reg_1f : 0 0 : 1329 3253 : Used 1 time 100
 Sort Area is  mul_44ns_6ns_50_5_1_U5/buff1_reg_1f : 0 1 : 1348 3253 : Used 1 time 100
 Sort Area is  mul_44ns_6ns_50_5_1_U5/buff1_reg_1f : 0 2 : 576 3253 : Used 1 time 100
 Sort Area is  p_1_out_18 : 0 0 : 2809 2809 : Used 1 time 100
 Sort Area is  p_1_out_27 : 0 0 : 2809 2809 : Used 1 time 100
 Sort Area is  mul_41ns_6ns_47_2_1_U4/buff0_reg_9 : 0 0 : 1256 2747 : Used 1 time 100
 Sort Area is  mul_41ns_6ns_47_2_1_U4/buff0_reg_9 : 0 1 : 1491 2747 : Used 1 time 100
 Sort Area is  mul_41ns_6ns_47_2_1_U4/buff0_reg_1d : 0 0 : 1256 2442 : Used 1 time 100
 Sort Area is  mul_41ns_6ns_47_2_1_U4/buff0_reg_1d : 0 1 : 1186 2442 : Used 1 time 100
 Sort Area is  mul_39ns_4ns_43_2_1_U7/buff0_reg_6 : 0 0 : 920 2022 : Used 1 time 100
 Sort Area is  mul_39ns_4ns_43_2_1_U7/buff0_reg_6 : 0 1 : 1102 2022 : Used 1 time 100
 Sort Area is  mul_39ns_4ns_43_2_1_U7/buff0_reg_1b : 0 0 : 920 1760 : Used 1 time 100
 Sort Area is  mul_39ns_4ns_43_2_1_U7/buff0_reg_1b : 0 1 : 840 1760 : Used 1 time 100
 Sort Area is  p_1_out_0 : 0 0 : 1144 1144 : Used 1 time 100
 Sort Area is  p_1_out_1a : 0 0 : 1144 1144 : Used 1 time 100
 Sort Area is  mul_23ns_23ns_45_1_1_U3/tmp_product_10 : 0 0 : 3382 4436 : Used 1 time 0
 Sort Area is  mul_23ns_23ns_45_1_1_U3/tmp_product_10 : 0 1 : 1054 4436 : Used 1 time 0
 Sort Area is  mul_23ns_23ns_45_1_1_U3/tmp_product_23 : 0 0 : 3382 4436 : Used 1 time 0
 Sort Area is  mul_23ns_23ns_45_1_1_U3/tmp_product_23 : 0 1 : 1054 4436 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U54/tmp_product_28 : 0 0 : 1614 4236 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U54/tmp_product_28 : 0 1 : 2622 4236 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U54/tmp_product_2b : 0 0 : 1460 3561 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U54/tmp_product_2b : 0 1 : 2101 3561 : Used 1 time 0
 Sort Area is  mac_muladd_13s_12ns_16s_25_4_1_U10/complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 3400 3400 : Used 1 time 0
 Sort Area is  mac_muladd_13s_12ns_16s_25_4_1_U10/complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0_U/p_reg_reg_24 : 0 0 : 3400 3400 : Used 1 time 0
 Sort Area is  mul_10s_36s_36_2_1_U2/tmp_product_15 : 0 0 : 1138 2979 : Used 1 time 0
 Sort Area is  mul_10s_36s_36_2_1_U2/tmp_product_15 : 0 1 : 1841 2979 : Used 1 time 0
 Sort Area is  mul_10s_36s_36_2_1_U2/tmp_product_25 : 0 0 : 1138 1868 : Used 1 time 0
 Sort Area is  mul_10s_36s_36_2_1_U2/tmp_product_25 : 0 1 : 730 1868 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2298.574 ; gain = 835.387 ; free physical = 2797 ; free virtual = 5677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 2343.621 ; gain = 880.434 ; free physical = 4017 ; free virtual = 6928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_155/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_155/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_174/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_174/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 2351.629 ; gain = 888.441 ; free physical = 3681 ; free virtual = 6540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 2506.441 ; gain = 1043.254 ; free physical = 3373 ; free virtual = 6306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 2506.441 ; gain = 1043.254 ; free physical = 3373 ; free virtual = 6306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2506.441 ; gain = 1043.254 ; free physical = 3352 ; free virtual = 6273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2506.441 ; gain = 1043.254 ; free physical = 3352 ; free virtual = 6270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2513.379 ; gain = 1050.191 ; free physical = 3340 ; free virtual = 6259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2513.379 ; gain = 1050.191 ; free physical = 3343 ; free virtual = 6262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                                           | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                           | C+A'*B'                | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|complex_mag_stream_pown_generic_float_s                   | Dynamic                | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 0    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A'*B')')'   | 22     | 4      | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A'*B')')'   | 24     | 6      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A''*B'')')' | 10     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A''*B')')'  | 10     | 0      | -      | -      | 18     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | Dynamic                | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0 | (C+(A'*B')')'          | 30     | 12     | 48     | -      | 25     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | A*B'                   | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+A*B')'       | 30     | 18     | -      | -      | 19     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | A'*B'                  | 23     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+A'*B')'      | 23     | 6      | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (A'*B')'               | 17     | 4      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (A'*B')'               | 17     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | ((A''*B'')')'          | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | ((A'*B'')')'           | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | Dynamic                | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 0    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A'*B')')'   | 22     | 4      | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A'*B')')'   | 24     | 6      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A''*B'')')' | 10     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A''*B')')'  | 10     | 0      | -      | -      | 18     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | Dynamic                | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0 | (C+(A'*B')')'          | 30     | 12     | 48     | -      | 25     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | A*B'                   | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+A*B')'       | 30     | 18     | -      | -      | 19     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | A'*B'                  | 23     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+A'*B')'      | 23     | 6      | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (A'*B')'               | 17     | 4      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (A'*B')'               | 17     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | ((A''*B'')')'          | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | ((A'*B'')')'           | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream_pown_generic_float_s                   | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|complex_mag_stream                                        | A*B'                   | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|complex_mag_stream                                        | (PCIN>>17+A*B')'       | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|complex_mag_stream                                        | A'*B                   | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mag_stream                                        | (PCIN>>17+A*B)'        | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   337|
|2     |DSP48E1  |    40|
|20    |LUT1     |   316|
|21    |LUT2     |   609|
|22    |LUT3     |  1191|
|23    |LUT4     |   928|
|24    |LUT5     |   311|
|25    |LUT6     |   486|
|26    |MUXCY    |   481|
|27    |RAMB18E1 |     2|
|28    |SRL16E   |   524|
|29    |SRLC32E  |    13|
|30    |XORCY    |   425|
|31    |FDE      |     3|
|32    |FDRE     |  4792|
|33    |FDSE     |    53|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 2513.379 ; gain = 1050.191 ; free physical = 3341 ; free virtual = 6260
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 247 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 2513.379 ; gain = 978.527 ; free physical = 3341 ; free virtual = 6260
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 2513.387 ; gain = 1050.191 ; free physical = 3341 ; free virtual = 6261
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2513.387 ; gain = 0.000 ; free physical = 3474 ; free virtual = 6398
INFO: [Netlist 29-17] Analyzing 1288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2569.406 ; gain = 0.000 ; free physical = 4841 ; free virtual = 7769
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 141 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 138 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: a278d636
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 2569.406 ; gain = 1137.973 ; free physical = 4843 ; free virtual = 7771
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1725.047; main = 1554.423; forked = 195.481
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3423.055; main = 2569.410; forked = 909.672
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2593.418 ; gain = 0.000 ; free physical = 4841 ; free virtual = 7772
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_complex_mag_stream_0_0_synth_1/MotorFatigue_PYNQZ2_complex_mag_stream_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MotorFatigue_PYNQZ2_complex_mag_stream_0_0, cache-ID = 0ca6b1e8a81aac4e
INFO: [Coretcl 2-1174] Renamed 242 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2593.418 ; gain = 0.000 ; free physical = 4983 ; free virtual = 7926
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_complex_mag_stream_0_0_synth_1/MotorFatigue_PYNQZ2_complex_mag_stream_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MotorFatigue_PYNQZ2_complex_mag_stream_0_0_utilization_synth.rpt -pb MotorFatigue_PYNQZ2_complex_mag_stream_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 04:15:38 2025...
