Release 11.5 - xst L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.4/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/11.4/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "xps_tft_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/pcores/" "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/xps_tft_0_wrapper.ngc"

---- Source Options
Top Module Name                    : xps_tft_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/xps_tft_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" Line 223. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <plb_mstr_addr_gen> compiled.
Entity <plb_mstr_addr_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <rd_wr_calc_burst> compiled.
Entity <rd_wr_calc_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <cc_brst_exp_adptr> compiled.
Entity <cc_brst_exp_adptr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <data_width_adapter> compiled.
Entity <data_width_adapter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <rd_wr_controller> compiled.
Entity <rd_wr_controller> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <llink_rd_backend_no_fifo> compiled.
Entity <llink_rd_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <llink_wr_backend_no_fifo> compiled.
Entity <llink_wr_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <plbv46_master_burst> compiled.
Entity <plbv46_master_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" in Library xps_tft_v2_01_a.
Entity <xps_tft> compiled.
Entity <xps_tft> (Architecture <imp>) compiled.
Compiling vhdl file "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/xps_tft_0_wrapper.vhd" in Library work.
Entity <xps_tft_0_wrapper> compiled.
Entity <xps_tft_0_wrapper> (Architecture <STRUCTURE>) compiled.
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/iic_init.v" in library xps_tft_v2_01_a
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/slave_register.v" in library xps_tft_v2_01_a
Module <iic_init> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/line_buffer.v" in library xps_tft_v2_01_a
Module <slave_register> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" in library xps_tft_v2_01_a
Module <line_buffer> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v" in library xps_tft_v2_01_a
Module <h_sync> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_interface.v" in library xps_tft_v2_01_a
Module <v_sync> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_controller.v" in library xps_tft_v2_01_a
Module <tft_interface> compiled
Module <tft_controller> compiled
No errors in compilation
Analysis of file <"xps_tft_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <xps_tft_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <xps_tft> in library <xps_tft_v2_01_a> (architecture <imp>) with generics.
	C_DCR_BASEADDR = "1111111111"
	C_DCR_HIGHADDR = "0000000000"
	C_DCR_SPLB_SLAVE_IF = 1
	C_DEFAULT_TFT_BASE_ADDR = "00000000000000000000000000000000"
	C_FAMILY = "virtex5"
	C_I2C_SLAVE_ADDR = "1110110"
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 64
	C_MPLB_SMALLEST_SLAVE = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_BASEADDR = "10000110111000000000000000000000"
	C_SPLB_DWIDTH = 128
	C_SPLB_HIGHADDR = "10000110111000001111111111111111"
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_TFT_INTERFACE = 1

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000110111000000000000000000000",
	                          "0000000000000000000000000000000010000110111000000000000000001111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <plbv46_master_burst> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_INHIBIT_CC_BLE_INCLUSION = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 64
	C_MPLB_SMALLEST_SLAVE = 32

Analyzing hierarchy for module <tft_controller> in library <xps_tft_v2_01_a> with parameters.
	C_DCR_BASEADDR = "00000000000000000000001111111111"
	C_DCR_HIGHADDR = "00000000000000000000000000000000"
	C_DCR_SPLB_SLAVE_IF = 1
	C_DEFAULT_TFT_BASE_ADDR = "00000000000000000000000000000000"
	C_FAMILY = "virtex5"
	C_I2C_SLAVE_ADDR = "00000000000000000000000001110110"
	C_IOREG_STYLE = 0
	C_LINE_INIT = 479
	C_MST_AWIDTH = 32
	C_MST_DWIDTH = 64
	C_NUM_REG = 4
	C_SLV_DWIDTH = 32
	C_TFT_INTERFACE = 1
	C_TRANS_INIT = 19

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000110111000000000000000000000",
	                          "0000000000000000000000000000000010000110111000000000000000001111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <cc_brst_exp_adptr> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_NATIVE_DWIDTH = 64
	C_STEER_ADDR_WIDTH = 4
	C_SUPPORT_BURSTS = 1

Analyzing hierarchy for entity <data_width_adapter> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 64
	C_MPLB_DWIDTH = 128

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 64
	C_MPLB_DWIDTH = 128

Analyzing hierarchy for entity <rd_wr_controller> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_LENGTH_WIDTH = 12
	C_LLINK_DWIDTH = 64
	C_LLINK_REM_WIDTH = 8
	C_NATIVE_DWIDTH = 64

Analyzing hierarchy for entity <llink_rd_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_DISREGARD_VACANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 64
	C_RDFIFO_VACANCY_WIDTH = 1
	C_RD_FTR_SIZE_BYTES = 0
	C_RD_HDR_SIZE_BYTES = 0
	C_REM_POLARITY = 0
	C_REM_WIDTH = 8
	C_SG_IS_PRESENT = 0

Analyzing hierarchy for entity <llink_wr_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_DISREGARD_OCCUPANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 64
	C_REM_POLARITY = 0
	C_REM_WIDTH = 8
	C_SG_IS_PRESENT = 0
	C_WRFIFO_OCCUPANCY_WIDTH = 1
	C_WR_FTR_SIZE_BYTES = 0
	C_WR_HDR_SIZE_BYTES = 0

Analyzing hierarchy for module <slave_register> in library <xps_tft_v2_01_a> with parameters.
	C_DCR_BASEADDR = "00000000000000000000001111111111"
	C_DCR_SPLB_SLAVE_IF = 1
	C_DEFAULT_TFT_BASE_ADDR = "00000000000000000000000000000000"
	C_NUM_REG = 4
	C_SLV_DWIDTH = 32

Analyzing hierarchy for module <line_buffer> in library <xps_tft_v2_01_a>.

Analyzing hierarchy for module <h_sync> in library <xps_tft_v2_01_a> with parameters.
	BACK_PORCH = "00100"
	FRONT_PORCH = "10000"
	PIXEL = "01000"
	PULSE = "00010"
	SET_COUNTERS = "00001"

Analyzing hierarchy for module <v_sync> in library <xps_tft_v2_01_a> with parameters.
	BACK_PORCH = "00100"
	FRONT_PORCH = "10000"
	LINE = "01000"
	PULSE = "00010"
	SET_COUNTERS = "00001"

Analyzing hierarchy for module <tft_interface> in library <xps_tft_v2_01_a> with parameters.
	C_FAMILY = "virtex5"
	C_I2C_SLAVE_ADDR = "00000000000000000000000001110110"
	C_IOREG_STYLE = 0
	C_TFT_INTERFACE = 1

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000110111000000000000000000000",
	                          "0000000000000000000000000000000010000110111000000000000000001111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8

Analyzing hierarchy for entity <rd_wr_calc_burst> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_LENGTH_WIDTH = 12
	C_MAX_FBURST_DBCNT = 16
	C_NATIVE_DWIDTH = 64
	C_PLB_AWIDTH = 32

Analyzing hierarchy for module <iic_init> in library <xps_tft_v2_01_a> with parameters.
	ACK = "1"
	CLK_FALL = "011"
	CLK_RATE_MHZ = "00000000000000000000000000110010"
	CLK_RISE = "101"
	C_I2C_SLAVE_ADDR = "00000000000000000000000001110110"
	DATA0 = "11000000"
	DATA1 = "00001001"
	DATA2a = "00000110"
	DATA2b = "00001000"
	DATA3a = "00100110"
	DATA3b = "00010110"
	DATA4a = "10100000"
	DATA4b = "01100000"
	IDLE = "000"
	INIT = "001"
	REG_ADDR0 = "01001001"
	REG_ADDR1 = "00100001"
	REG_ADDR2 = "00110011"
	REG_ADDR3 = "00110100"
	REG_ADDR4 = "00110110"
	SCK_PERIOD_US = "00000000000000000000000000011110"
	SDA_BUFFER_MSB = "00000000000000000000000000011011"
	SETUP = "100"
	START = "010"
	START_BIT = "1"
	STOP_BIT = "0"
	TRANSITION_CYCLE = "00000000000000000000001011101110"
	TRANSITION_CYCLE_MSB = "00000000000000000000000000001011"
	WAIT_IIC = "110"
	WRITE = "0"
	XFER_DONE = "111"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 28
	C_AW = 32
	C_BAR = "10000110111000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <plb_mstr_addr_gen> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_BUS_DWIDTH = 64
	C_INCR_WIDTH = 12
	C_REM_ADDR_LSB_WIDTH = 3

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <xps_tft_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <SPLB_Clk> in unit <xps_tft>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <SPLB_Rst> in unit <xps_tft>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <MPLB_Clk> in unit <xps_tft>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <MPLB_Rst> in unit <xps_tft>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <xps_tft_0_wrapper> analyzed. Unit <xps_tft_0_wrapper> generated.

Analyzing generic Entity <xps_tft> in library <xps_tft_v2_01_a> (Architecture <imp>).
	C_DCR_BASEADDR = "1111111111"
	C_DCR_HIGHADDR = "0000000000"
	C_DCR_SPLB_SLAVE_IF = 1
	C_DEFAULT_TFT_BASE_ADDR = "00000000000000000000000000000000"
	C_FAMILY = "virtex5"
	C_I2C_SLAVE_ADDR = "1110110"
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 64
	C_MPLB_SMALLEST_SLAVE = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_BASEADDR = "10000110111000000000000000000000"
	C_SPLB_DWIDTH = 128
	C_SPLB_HIGHADDR = "10000110111000001111111111111111"
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_TFT_INTERFACE = 1
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 757: Unconnected output port 'Bus2IP_Addr' of component 'plbv46_slave_single'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 757: Unconnected output port 'Bus2IP_RNW' of component 'plbv46_slave_single'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 757: Unconnected output port 'Bus2IP_CS' of component 'plbv46_slave_single'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Unconnected output port 'Bus2IP_Mst_Error' of component 'plbv46_master_burst'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Unconnected output port 'Bus2IP_Mst_Rearbitrate' of component 'plbv46_master_burst'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Unconnected output port 'Bus2IP_Mst_Cmd_Timeout' of component 'plbv46_master_burst'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Unconnected output port 'Bus2IP_MstRd_rem' of component 'plbv46_master_burst'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Unconnected output port 'Bus2IP_MstRd_sof_n' of component 'plbv46_master_burst'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Unconnected output port 'Bus2IP_MstRd_src_dsc_n' of component 'plbv46_master_burst'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Unconnected output port 'Bus2IP_MstWr_dst_rdy_n' of component 'plbv46_master_burst'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Unconnected output port 'Bus2IP_MstWr_dst_dsc_n' of component 'plbv46_master_burst'.
Entity <xps_tft> analyzed. Unit <xps_tft> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000110111000000000000000000000",
	                          "0000000000000000000000000000000010000110111000000000000000001111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
INFO:Xst:1561 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" line 535: Mux is complete : default of case is discarded
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000110111000000000000000000000",
	                          "0000000000000000000000000000000010000110111000000000000000001111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Unconnected output port 'Count_Out' of component 'counter_f'.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000110111000000000000000000000",
	                          "0000000000000000000000000000000010000110111000000000000000001111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 28
	C_AW = 32
	C_BAR = "10000110111000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 1
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8
Entity <counter_f> analyzed. Unit <counter_f> generated.

Analyzing generic Entity <plbv46_master_burst> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_INHIBIT_CC_BLE_INCLUSION = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 64
	C_MPLB_SMALLEST_SLAVE = 32
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'LL2PLB_FIFO_Wr_Vacancy' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'Bus2IP_MstRd_eop_n' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'Bus2IP_MstRd_sop_n' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_FIFO_Almost_Empty' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_FIFO_Empty' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_WRFIFO_Occupancy' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_SOF_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_EOF_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_SOP_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_EOP_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_MSWS' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_MEWS' of component 'llink_wr_backend_no_fifo'.
Entity <plbv46_master_burst> analyzed. Unit <plbv46_master_burst> generated.

Analyzing generic Entity <cc_brst_exp_adptr> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_NATIVE_DWIDTH = 64
	C_STEER_ADDR_WIDTH = 4
	C_SUPPORT_BURSTS = 1
Entity <cc_brst_exp_adptr> analyzed. Unit <cc_brst_exp_adptr> generated.

Analyzing generic Entity <data_width_adapter> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 64
	C_MPLB_DWIDTH = 128
Entity <data_width_adapter> analyzed. Unit <data_width_adapter> generated.

Analyzing generic Entity <data_mirror_128> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 64
	C_MPLB_DWIDTH = 128
Entity <data_mirror_128> analyzed. Unit <data_mirror_128> generated.

Analyzing generic Entity <rd_wr_controller> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_LENGTH_WIDTH = 12
	C_LLINK_DWIDTH = 64
	C_LLINK_REM_WIDTH = 8
	C_NATIVE_DWIDTH = 64
    Set user-defined property "INIT =  0" for instance <I_FIFO_REN_WRACK_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_REQUEST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDBURST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_WRBURST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_BUSLOCK_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDERR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_WRERR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_CMD_REPLY_INHIB_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_CMD_TIMEOUT_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_MD_ERROR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDSOP_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDEOP_REG> in unit <rd_wr_controller>.
INFO:Xst:2679 - Register <sm_rd_llink_init> in unit <rd_wr_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sm_wr_llink_init> in unit <rd_wr_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_wr_controller> analyzed. Unit <rd_wr_controller> generated.

Analyzing generic Entity <rd_wr_calc_burst> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_LENGTH_WIDTH = 12
	C_MAX_FBURST_DBCNT = 16
	C_NATIVE_DWIDTH = 64
	C_PLB_AWIDTH = 32
WARNING:Xst:753 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" line 736: Unconnected output port 'BE_Out' of component 'plb_mstr_addr_gen'.
INFO:Xst:2679 - Register <sig_cmd_is_valid_s0> in unit <rd_wr_calc_burst> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_cmd_is_valid_s1> in unit <rd_wr_calc_burst> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_wr_calc_burst> analyzed. Unit <rd_wr_calc_burst> generated.

Analyzing generic Entity <plb_mstr_addr_gen> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_BUS_DWIDTH = 64
	C_INCR_WIDTH = 12
	C_REM_ADDR_LSB_WIDTH = 3
Entity <plb_mstr_addr_gen> analyzed. Unit <plb_mstr_addr_gen> generated.

Analyzing generic Entity <llink_rd_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_DISREGARD_VACANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 64
	C_RDFIFO_VACANCY_WIDTH = 1
	C_RD_FTR_SIZE_BYTES = 0
	C_RD_HDR_SIZE_BYTES = 0
	C_REM_POLARITY = 0
	C_REM_WIDTH = 8
	C_SG_IS_PRESENT = 0
Entity <llink_rd_backend_no_fifo> analyzed. Unit <llink_rd_backend_no_fifo> generated.

Analyzing generic Entity <llink_wr_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_DISREGARD_OCCUPANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 64
	C_REM_POLARITY = 0
	C_REM_WIDTH = 8
	C_SG_IS_PRESENT = 0
	C_WRFIFO_OCCUPANCY_WIDTH = 1
	C_WR_FTR_SIZE_BYTES = 0
	C_WR_HDR_SIZE_BYTES = 0
Entity <llink_wr_backend_no_fifo> analyzed. Unit <llink_wr_backend_no_fifo> generated.

Analyzing module <tft_controller> in library <xps_tft_v2_01_a>.
	C_DCR_BASEADDR = 32'sb00000000000000000000001111111111
	C_DCR_HIGHADDR = 32'sb00000000000000000000000000000000
	C_DCR_SPLB_SLAVE_IF = 1
	C_DEFAULT_TFT_BASE_ADDR = 32'sb00000000000000000000000000000000
	C_FAMILY = "virtex5"
	C_I2C_SLAVE_ADDR = 32'sb00000000000000000000000001110110
	C_IOREG_STYLE = 0
	C_LINE_INIT = 479
	C_MST_AWIDTH = 32
	C_MST_DWIDTH = 64
	C_NUM_REG = 4
	C_SLV_DWIDTH = 32
	C_TFT_INTERFACE = 1
	C_TRANS_INIT = 19
Module <tft_controller> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <FDR_IP2INTC_Irpt> in unit <tft_controller>.
    Set user-defined property "INIT =  1" for instance <FD_PLB_RST1> in unit <tft_controller>.
    Set user-defined property "INIT =  1" for instance <FD_PLB_RST2> in unit <tft_controller>.
    Set user-defined property "INIT =  1" for instance <FD_PLB_RST3> in unit <tft_controller>.
    Set user-defined property "INIT =  1" for instance <FD_PLB_RST4> in unit <tft_controller>.
    Set user-defined property "INIT =  1" for instance <FD_PLB_RST5> in unit <tft_controller>.
    Set user-defined property "INIT =  1" for instance <FD_PLB_RST6> in unit <tft_controller>.
Analyzing module <slave_register> in library <xps_tft_v2_01_a>.
	C_DCR_BASEADDR = 32'sb00000000000000000000001111111111
	C_DCR_SPLB_SLAVE_IF = 1
	C_DEFAULT_TFT_BASE_ADDR = 32'sb00000000000000000000000000000000
	C_NUM_REG = 4
	C_SLV_DWIDTH = 32
Module <slave_register> is correct for synthesis.
 
Analyzing module <line_buffer> in library <xps_tft_v2_01_a>.
Module <line_buffer> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for unit <line_buffer>.
    Set user-defined property "INIT_A =  000000000" for unit <line_buffer>.
    Set user-defined property "INIT_B =  000000000" for unit <line_buffer>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for unit <line_buffer>.
    Set user-defined property "SRVAL_A =  000000000" for unit <line_buffer>.
    Set user-defined property "SRVAL_B =  000000000" for unit <line_buffer>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for unit <line_buffer>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for unit <line_buffer>.
Analyzing module <h_sync> in library <xps_tft_v2_01_a>.
	BACK_PORCH = 5'b00100
	FRONT_PORCH = 5'b10000
	PIXEL = 5'b01000
	PULSE = 5'b00010
	SET_COUNTERS = 5'b00001
Module <h_sync> is correct for synthesis.
 
Analyzing module <v_sync> in library <xps_tft_v2_01_a>.
	BACK_PORCH = 5'b00100
	FRONT_PORCH = 5'b10000
	LINE = 5'b01000
	PULSE = 5'b00010
	SET_COUNTERS = 5'b00001
Module <v_sync> is correct for synthesis.
 
Analyzing module <tft_interface> in library <xps_tft_v2_01_a>.
	C_FAMILY = "virtex5"
	C_I2C_SLAVE_ADDR = 32'sb00000000000000000000000001110110
	C_IOREG_STYLE = 0
	C_TFT_INTERFACE = 1
Module <tft_interface> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <FDS_HSYNC> in unit <tft_interface>.
    Set user-defined property "INIT =  1" for instance <FDS_VSYNC> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <FDR_DE> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKP_ODDR> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKP_ODDR> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKP_ODDR> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[0].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[0].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[0].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[1].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[1].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[1].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[2].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[2].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[2].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[3].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[3].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[3].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[6].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[6].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[6].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[7].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[7].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[7].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[11].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[11].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[11].ODDR_TFT_DATA> in unit <tft_interface>.
Analyzing module <iic_init> in library <xps_tft_v2_01_a>.
	ACK = 1'b1
	CLK_FALL = 3'b011
	CLK_RATE_MHZ = 32'sb00000000000000000000000000110010
	CLK_RISE = 3'b101
	C_I2C_SLAVE_ADDR = 32'sb00000000000000000000000001110110
	DATA0 = 8'b11000000
	DATA1 = 8'b00001001
	DATA2a = 8'b00000110
	DATA2b = 8'b00001000
	DATA3a = 8'b00100110
	DATA3b = 8'b00010110
	DATA4a = 8'b10100000
	DATA4b = 8'b01100000
	IDLE = 3'b000
	INIT = 3'b001
	REG_ADDR0 = 8'b01001001
	REG_ADDR1 = 8'b00100001
	REG_ADDR2 = 8'b00110011
	REG_ADDR3 = 8'b00110100
	REG_ADDR4 = 8'b00110110
	SCK_PERIOD_US = 32'sb00000000000000000000000000011110
	SDA_BUFFER_MSB = 32'sb00000000000000000000000000011011
	SETUP = 3'b100
	START = 3'b010
	START_BIT = 1'b1
	STOP_BIT = 1'b0
	TRANSITION_CYCLE = 32'sb00000000000000000000001011101110
	TRANSITION_CYCLE_MSB = 32'sb00000000000000000000000000001011
	WAIT_IIC = 3'b110
	WRITE = 1'b0
	XFER_DONE = 3'b111
Module <iic_init> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter_f>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
    Found 9-bit register for signal <icount_out>.
    Found 9-bit subtractor for signal <icount_out$sub0000> created at line 297.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f> synthesized.


Synthesizing Unit <pselect_f_1>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<28:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <cc_brst_exp_adptr>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd".
WARNING:Xst:647 - Input <Mst_Type_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_m_size_reg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cc_xfer_cmplt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_byte_addr_3bit<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_byte_addr<0:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_address_reg<29:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <sig_parent_addrack_cmplt> equivalent to <sig_addrack_cmplt> has been removed
    Found 64-bit register for signal <rd_data_reg>.
    Found 1-bit register for signal <sig_addrack_cmplt>.
    Found 32-bit register for signal <sig_address_reg>.
    Found 8-bit register for signal <sig_be_reg>.
    Found 1-bit register for signal <sig_ble_rddack_to_mstr>.
    Found 5-bit register for signal <sig_byte_addr_incr_reg>.
    Found 8-bit register for signal <sig_byte_addr_int>.
    Found 8-bit adder for signal <sig_byte_addr_int$addsub0000> created at line 1270.
    Found 1-bit register for signal <sig_cc_mbusy_reg>.
    Found 1-bit register for signal <sig_cc_rddack_to_mstr>.
    Found 1-bit register for signal <sig_first_wrdack_cmplt>.
    Found 1-bit register for signal <sig_m_req_reg>.
    Found 4-bit register for signal <sig_m_size_reg>.
    Found 2-bit register for signal <sig_msize_reg>.
    Found 1-bit register for signal <sig_need_conv_cycle_reg>.
    Found 3-bit register for signal <sig_next_addr_ls_reg>.
    Found 1-bit register for signal <sig_rd_error_reg>.
    Found 1-bit register for signal <sig_rd_mbusy_reg>.
    Found 1-bit register for signal <sig_rdbterm>.
    Found 1-bit register for signal <sig_rdburst_reg>.
    Found 1-bit register for signal <sig_req_is_burst>.
    Found 1-bit register for signal <sig_rnw_reg>.
    Found 2-bit register for signal <sig_ssize_reg>.
    Found 1-bit register for signal <sig_wr_error_reg>.
    Found 1-bit register for signal <sig_wrburst_reg>.
    Summary:
	inferred 143 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cc_brst_exp_adptr> synthesized.


Synthesizing Unit <data_width_adapter>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd".
WARNING:Xst:647 - Input <Bus2Adptr_RdDBus<64:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <data_width_adapter> synthesized.


Synthesizing Unit <data_mirror_128>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_A28_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_mirror_128> synthesized.


Synthesizing Unit <llink_rd_backend_no_fifo>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd".
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRd_Vacancy<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_sg2ll_sof> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_mstrd_rem_invert> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_eof_has_been_written> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | llsm_cntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sig_llsm_2plb_dest_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_force_eof>.
    Found 1-bit register for signal <sig_llsm_force_sof>.
    Found 1-bit register for signal <sig_llsm_force_src_dsc>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
Unit <llink_rd_backend_no_fifo> synthesized.


Synthesizing Unit <llink_wr_backend_no_fifo>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd".
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_Occupancy<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Clr_Data_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Rdy_For_Ftr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_sop_rcvd_pulse> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_sop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_rem> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_eop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <payload_start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <payload_end> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State ll_dst_discontinue is never reached in FSM <llsm_cntl_state>.
    Found finite state machine <FSM_1> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | llsm_cntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sig_ll2plb_s_h_done>.
    Found 1-bit register for signal <sig_ll2plb_s_h_src_dsc>.
    Found 1-bit register for signal <sig_llsm_2plb_src_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_dst_dsc>.
    Found 1-bit register for signal <sig_llsm_force_dst_rdy>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
Unit <llink_wr_backend_no_fifo> synthesized.


Synthesizing Unit <plb_mstr_addr_gen>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd".
    Found 4-bit adder for signal <addr_plus_incr_lsb_unsigned>.
    Found 32-bit register for signal <current_address_unsigned>.
    Found 32-bit adder for signal <current_address_unsigned$addsub0000> created at line 298.
    Found 3-bit comparator lessequal for signal <current_be_i_0$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_0$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_1$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_1$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_2$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_2$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_3$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_3$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_4$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_4$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_5$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_5$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_6$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_6$cmp_lt0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_7$cmp_lt0000> created at line 333.
    Found 12-bit register for signal <increment_reg_unsigned>.
    Found 8-bit register for signal <strt_be_reg>.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  15 Comparator(s).
Unit <plb_mstr_addr_gen> synthesized.


Synthesizing Unit <slave_register>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/slave_register.v".
WARNING:Xst:647 - Input <DCR_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Data<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCR_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCR_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCR_Sl_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCR_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCR_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Sl_DCRAck> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <gen_plb_if.Sl_DCRAck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dcr_read_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dcr_read_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dcr_base_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dcr_addr_hit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <TFT_dps_reg>.
    Found 1-bit register for signal <TFT_iic_xfer>.
    Found 8-bit register for signal <TFT_iic_reg_data>.
    Found 8-bit register for signal <TFT_iic_reg_addr>.
    Found 11-bit register for signal <IP2Bus_Data<0:10>>.
    Found 16-bit register for signal <IP2Bus_Data<16:31>>.
    Found 1-bit register for signal <TFT_on_reg>.
    Found 1-bit register for signal <TFT_intr_en>.
    Found 11-bit register for signal <TFT_base_addr>.
    Found 1-bit register for signal <gen_plb_if.bus2ip_rdce_d1>.
    Found 1-bit register for signal <gen_plb_if.bus2ip_rdce_d2>.
    Found 1-bit register for signal <gen_plb_if.bus2ip_wrce_d1>.
    Found 1-bit register for signal <gen_plb_if.bus2ip_wrce_d2>.
    Found 1-bit register for signal <iic_xfer_done_d1>.
    Found 1-bit register for signal <iic_xfer_done_d2>.
    Found 1-bit register for signal <tft_status_d1>.
    Found 1-bit register for signal <tft_status_d2>.
    Found 1-bit register for signal <TFT_status_reg>.
    Summary:
	inferred  67 D-type flip-flop(s).
Unit <slave_register> synthesized.


Synthesizing Unit <h_sync>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v".
    Found finite state machine <FSM_2> for signal <HSYNC_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <H_pix_cnt_tc>.
    Found 1-bit register for signal <H_bp_cnt_tc>.
    Found 1-bit register for signal <H_pix_cnt_tc2>.
    Found 1-bit register for signal <VSYNC_Rst>.
    Found 1-bit register for signal <H_bp_cnt_tc2>.
    Found 6-bit up counter for signal <h_bp_cnt>.
    Found 4-bit up counter for signal <h_fp_cnt>.
    Found 1-bit register for signal <h_fp_cnt_tc>.
    Found 7-bit up counter for signal <h_p_cnt>.
    Found 1-bit register for signal <h_p_cnt_tc>.
    Found 11-bit up counter for signal <h_pix_cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <h_sync> synthesized.


Synthesizing Unit <v_sync>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v".
    Found finite state machine <FSM_3> for signal <VSYNC_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Clock enable       | clk_ce_pos                (positive)           |
    | Reset              | Rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <V_p_cnt_tc>.
    Found 1-bit register for signal <V_bp_cnt_tc>.
    Found 1-bit register for signal <V_l_cnt_tc>.
    Found 1-bit register for signal <clk_ce_neg>.
    Found 1-bit register for signal <clk_ce_pos>.
    Found 1-bit register for signal <clk_stb_d1>.
    Found 5-bit up counter for signal <v_bp_cnt>.
    Found 4-bit up counter for signal <v_fp_cnt>.
    Found 1-bit register for signal <v_fp_cnt_tc>.
    Found 9-bit up counter for signal <v_l_cnt>.
    Found 2-bit up counter for signal <v_p_cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <v_sync> synthesized.


Synthesizing Unit <iic_init>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/iic_init.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <c_state> of Case statement line 310 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <c_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_4> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 18                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset_n                   (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Done>.
    Found 32-bit up counter for signal <bit_count>.
    Found 3-bit comparator lessequal for signal <c_state$cmp_le0000> created at line 379.
    Found 12-bit up counter for signal <cycle_count>.
    Found 1-bit register for signal <SCL_out>.
    Found 28-bit register for signal <SDA_BUFFER>.
    Found 1-bit register for signal <SDA_out>.
    Found 3-bit up counter for signal <write_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <iic_init> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <rd_wr_calc_burst>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd".
WARNING:Xst:647 - Input <IP2Mst_Length<9:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_ip2bus_wr_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_is_valid_s1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_is_valid_s0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parent_dbeats_remaining_slv<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <sig_calc_op>.
    Found 16x4-bit ROM for signal <sig_flburst_cnt>.
    Found 1-bit register for signal <dbeat_cnt_almost_done_reg>.
    Found 5-bit comparator lessequal for signal <dbeat_cnt_done$cmp_le0000> created at line 820.
    Found 1-bit register for signal <dbeat_cnt_done_reg>.
    Found 5-bit down counter for signal <dbeat_count>.
    Found 5-bit comparator greater for signal <dbeat_count$cmp_gt0000> created at line 793.
    Found 1-bit register for signal <doing_a_fl_burst_reg>.
    Found 1-bit register for signal <doing_a_single_reg>.
    Found 1-bit register for signal <parent_cmd_done>.
    Found 12-bit down counter for signal <parent_dbeats_remaining>.
    Found 12-bit comparator less for signal <parent_dbeats_remaining_lt_MFBDBs_0$cmp_lt0000> created at line 445.
    Found 1-bit register for signal <parent_xfer_flburst_reg>.
    Found 1-bit register for signal <parent_xfer_single_reg>.
    Found 8-bit register for signal <sig_be_reg>.
    Found 1-bit register for signal <sig_cmd_has_been_queued>.
    Found 1-bit register for signal <sig_cmd_init>.
    Found 1-bit register for signal <sig_cmd_is_valid>.
    Found 1-bit register for signal <sig_combined_ack_reg>.
    Found 1-bit register for signal <sig_ip2bus_rd_reg>.
    Found 1-bit register for signal <sig_rdack_reg>.
    Found 1-bit register for signal <sig_wrack_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <rd_wr_calc_burst> synthesized.


Synthesizing Unit <line_buffer>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/line_buffer.v".
WARNING:Xst:647 - Input <PLB_BRAM_data<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<14:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<22:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<30:39>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<46:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<54:55>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<62:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <BLUE>.
    Found 6-bit register for signal <GREEN>.
    Found 6-bit register for signal <RED>.
    Found 9-bit up counter for signal <BRAM_PLB_addr>.
    Found 10-bit up counter for signal <BRAM_TFT_addr>.
    Found 1-bit register for signal <tc>.
    Summary:
	inferred   2 Counter(s).
	inferred  19 D-type flip-flop(s).
Unit <line_buffer> synthesized.


Synthesizing Unit <tft_interface>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_interface.v".
WARNING:Xst:647 - Input <TFT_IIC_SDA_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFT_IIC_SCL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <tft_interface> synthesized.


Synthesizing Unit <tft_controller>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_controller.v".
WARNING:Xst:1780 - Signal <mn_request> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <h_pix_cnt_tc2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <IP2Bus_Mst_Type>.
    Found 1-bit register for signal <IP2Bus_MstRd_Req>.
    Found 1-bit xor2 for signal <BRAM_TFT_oe$xor0000> created at line 576.
    Found 1-bit xor2 for signal <BRAM_TFT_rd$xor0000> created at line 575.
    Found 1-bit register for signal <eof_n>.
    Found 1-bit register for signal <get_line>.
    Found 1-bit register for signal <get_line_start_d1>.
    Found 1-bit register for signal <get_line_start_d2>.
    Found 1-bit register for signal <get_line_start_d3>.
    Found 1-bit register for signal <IP2Bus_MstRd_dst_rdy>.
    Found 9-bit up counter for signal <line_cnt>.
    Found 9-bit register for signal <line_cnt_i>.
    Found 64-bit register for signal <PLB_BRAM_data_i>.
    Found 1-bit register for signal <PLB_BRAM_we_i>.
    Found 11-bit register for signal <tft_base_addr>.
    Found 11-bit register for signal <tft_base_addr_d1>.
    Found 11-bit register for signal <tft_base_addr_d2>.
    Found 1-bit register for signal <tft_on_reg>.
    Found 1-bit register for signal <tft_on_reg_bram_d1>.
    Found 1-bit register for signal <tft_on_reg_bram_d2>.
    Found 1-bit register for signal <tft_on_reg_plb_d1>.
    Found 1-bit register for signal <tft_rst_d1>.
    Found 1-bit register for signal <tft_rst_d2>.
    Found 5-bit up counter for signal <trans_cnt>.
    Found 5-bit register for signal <trans_cnt_i>.
    Found 1-bit register for signal <trans_cnt_tc_pulse_i>.
    Found 1-bit register for signal <v_bp_cnt_tc_d1>.
    Found 1-bit register for signal <v_bp_cnt_tc_d2>.
    Found 1-bit register for signal <v_p_cnt_tc_d1>.
    Found 1-bit register for signal <v_p_cnt_tc_d2>.
    Found 1-bit register for signal <vsync_intr_d1>.
    Found 1-bit register for signal <vsync_intr_d2>.
    Summary:
	inferred   2 Counter(s).
	inferred 133 D-type flip-flop(s).
Unit <tft_controller> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <addr_out_s_h>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 4-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 4-bit register for signal <wrce_out_i>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <rd_wr_controller>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd".
WARNING:Xst:647 - Input <Wr_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Src_Dsc_Rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Dest_Dsc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_FIFO_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sm_wr_get_new_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_set_wr_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_set_rd_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_rd_get_new_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_this_cmd_almost_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_single_in_progress> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_req_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_parent_is_flburst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_length_is_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_burst_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State wr_wait_addrack is never reached in FSM <sm_wrcntl_state>.
INFO:Xst:1799 - State wr_cmd_calc is never reached in FSM <sm_wrcntl_state>.
INFO:Xst:1799 - State wr_dphase is never reached in FSM <sm_wrcntl_state>.
INFO:Xst:1799 - State wr_llink_discontinue is never reached in FSM <sm_wrcntl_state>.
INFO:Xst:1799 - State wr_chk_done is never reached in FSM <sm_wrcntl_state>.
INFO:Xst:1799 - State wr_wait_on_tmout_clr is never reached in FSM <sm_wrcntl_state>.
    Found finite state machine <FSM_5> for signal <sm_wrcntl_state>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 8                                              |
    | Outputs            | 1                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | sm_wrcntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wr_idle                                        |
    | Power Up State     | wr_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <sm_rdcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | sm_wrcntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | rd_idle                                        |
    | Power Up State     | rd_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <plb_mrddack_reg>.
    Found 64-bit register for signal <plb_mrddbus_reg>.
    Found 1-bit register for signal <plb_mrderr_reg>.
    Found 1-bit register for signal <plb_mwrdack_reg>.
    Found 1-bit register for signal <plb_mwrerr_reg>.
    Found 1-bit register for signal <sig_calc_new_req>.
    Found 8-bit register for signal <sig_cmd_be_out_reg>.
    Found 1-bit register for signal <sig_cmd_rnw_out_reg>.
    Found 4-bit register for signal <sig_cmd_size_out_reg>.
    Found 1-bit register for signal <sig_new_ip_req>.
    Found 1-bit register for signal <sig_new_ip_req_done>.
    Found 1-bit register for signal <sig_rdll2plb_done_reg>.
    Found 8-bit register for signal <sig_rdllink_rem_reg>.
    Found 1-bit register for signal <sig_wr_last_dbeat_queued>.
    Found 64-bit register for signal <sig_wrdata_reg>.
    Found 1-bit register for signal <sig_wrll2plb_done_reg>.
    Found 1-bit register for signal <sm_ip_rd_cmplt>.
    Found 1-bit register for signal <sm_ip_wr_cmplt>.
    Found 1-bit register for signal <sm_plb_ld_wrdata_reg>.
    Found 1-bit register for signal <sm_post_rdreq>.
    Found 1-bit register for signal <sm_post_wrreq>.
    Found 1-bit register for signal <sm_rd_llink_activate>.
    Found 1-bit register for signal <sm_rdllink_dsc>.
    Found 1-bit register for signal <sm_wr_llink_activate>.
    Found 1-bit register for signal <sm_wrllink_dsc>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred 168 D-type flip-flop(s).
Unit <rd_wr_controller> synthesized.


Synthesizing Unit <plbv46_master_burst>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd".
WARNING:Xst:647 - Input <PLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sig_internal_wrdbus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <plbv46_master_burst> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 1-bit register for signal <master_id<31>>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_mrderr_i>.
    Found 2-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 162 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <xps_tft>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd".
WARNING:Xst:653 - Signal <ip2bus_mstwr_rem> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <ip2bus_mstwr_d> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
Unit <xps_tft> synthesized.


Synthesizing Unit <xps_tft_0_wrapper>.
    Related source file is "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/xps_tft_0_wrapper.vhd".
Unit <xps_tft_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 17
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 12-bit down counter                                   : 1
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 228
 1-bit register                                        : 181
 11-bit register                                       : 4
 12-bit register                                       : 1
 2-bit register                                        : 2
 28-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 6
 4-bit register                                        : 6
 5-bit register                                        : 2
 6-bit register                                        : 3
 64-bit register                                       : 3
 8-bit register                                        : 15
 9-bit register                                        : 2
# Comparators                                          : 19
 12-bit comparator less                                : 1
 3-bit comparator lessequal                            : 8
 4-bit comparator greater                              : 8
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdcntl_state/FSM> on signal <sm_rdcntl_state[1:7]> with one-hot encoding.
----------------------------------
 State                | Encoding
----------------------------------
 rd_idle              | 0000001
 rd_cmd_calc          | 0000010
 rd_wait_addrack      | 0000100
 rd_dphase            | 0001000
 rd_chk_done          | 0100000
 rd_llink_discontinue | 0010000
 rd_wait_on_tmout_clr | 1000000
----------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_wrcntl_state/FSM> on signal <sm_wrcntl_state[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 wr_idle              | 000
 wr_cmd_calc          | unreached
 wr_wait_addrack      | unreached
 wr_dphase            | unreached
 wr_chk_done          | unreached
 wr_llink_discontinue | unreached
 wr_wait_on_tmout_clr | unreached
----------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 001
 001   | 000
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs/FSM> on signal <VSYNC_cs[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00010 | 00010
 00100 | 00100
 01000 | 01000
 10000 | 10000
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs/FSM> on signal <HSYNC_cs[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00010 | 00010
 00100 | 00100
 01000 | 01000
 10000 | 10000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <xps_tft_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state/FSM> on signal <llsm_cntl_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 10
 ll_dst_discontinue | unreached
--------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/llsm_cntl_state/FSM> on signal <llsm_cntl_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 10
 ll_dst_discontinue | 11
--------------------------------
WARNING:Xst:2404 -  FFs/Latches <strt_be_reg<0:-1>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.
WARNING:Xst:2404 -  FFs/Latches <increment_reg_unsigned<0:3>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.

Synthesizing (advanced) Unit <plb_mstr_addr_gen>.
The following registers are absorbed into accumulator <current_address_unsigned>: 1 register on signal <current_address_unsigned>.
Unit <plb_mstr_addr_gen> synthesized (advanced).
WARNING:Xst:2677 - Node <sig_address_reg_31> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_address_reg_30> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_address_reg_29> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_m_size_reg_0> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <addr_out_s_h_3> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_2> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 17
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 12-bit down counter                                   : 1
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Accumulators                                         : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 815
 Flip-Flops                                            : 815
# Comparators                                          : 19
 12-bit comparator less                                : 1
 3-bit comparator lessequal                            : 8
 4-bit comparator greater                              : 8
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <sig_byte_addr_incr_reg_0> has a constant value of 0 in block <cc_brst_exp_adptr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_byte_addr_incr_reg_1> has a constant value of 0 in block <cc_brst_exp_adptr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_llsm_dst_dsc> (without init value) has a constant value of 0 in block <llink_wr_backend_no_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <increment_reg_unsigned_3> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_2> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_1> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDA_BUFFER_0> (without init value) has a constant value of 0 in block <iic_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sm_wr_llink_activate> (without init value) has a constant value of 0 in block <rd_wr_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sm_wrllink_dsc> (without init value) has a constant value of 0 in block <rd_wr_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sm_ip_wr_cmplt> (without init value) has a constant value of 0 in block <rd_wr_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sm_plb_ld_wrdata_reg> (without init value) has a constant value of 0 in block <rd_wr_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sm_post_wrreq> (without init value) has a constant value of 0 in block <rd_wr_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
WARNING:Xst:1710 - FF/Latch <sig_llsm_force_sof> (without init value) has a constant value of 0 in block <llink_rd_backend_no_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_byte_addr_incr_reg_4> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_4> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_5> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_6> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_7> of sequential type is unconnected in block <cc_brst_exp_adptr>.

Optimizing unit <xps_tft_0_wrapper> ...

Optimizing unit <counter_f> ...

Optimizing unit <cc_brst_exp_adptr> ...

Optimizing unit <llink_rd_backend_no_fifo> ...

Optimizing unit <llink_wr_backend_no_fifo> ...

Optimizing unit <plb_mstr_addr_gen> ...

Optimizing unit <slave_register> ...

Optimizing unit <h_sync> ...

Optimizing unit <v_sync> ...

Optimizing unit <iic_init> ...

Optimizing unit <line_buffer> ...

Optimizing unit <rd_wr_calc_burst> ...

Optimizing unit <tft_interface> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <tft_controller> ...

Optimizing unit <rd_wr_controller> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <plbv46_slave_single> ...
WARNING:Xst:1710 - FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_48> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_47> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_46> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_45> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_44> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_43> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_42> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_41> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_40> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_39> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_38> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_37> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_36> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_35> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_34> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_33> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_32> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_31> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_30> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_29> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_63> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_62> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_61> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_60> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_59> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_58> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_57> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_56> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_55> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_54> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_53> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_52> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_51> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_50> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_49> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_8> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_7> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_6> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_5> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_4> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_3> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_2> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_1> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_0> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_1> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_0> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_1> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_2> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_3> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_4> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_5> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_6> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_7> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_msize_reg_0> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_28> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_27> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_26> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_25> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_24> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_23> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_22> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_21> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_20> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_19> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_18> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_17> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_16> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_15> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_14> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_13> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_12> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_11> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_10> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_9> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_1> (without init value) has a constant value of 0 in block <xps_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_3> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_1> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_0> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_incr_reg_3> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_rd_mbusy_reg> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_mbusy_reg> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_0> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_1> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_2> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_3> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_4> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_5> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_0> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_1> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_2> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_3> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_4> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_5> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_2plb_dest_dsc> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_force_src_dsc> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state_FSM_FFd2> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state_FSM_FFd1> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_ll2plb_s_h_src_dsc> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_ll2plb_s_h_done> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_done> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_2plb_src_dsc> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/HSYNC_U2/H_pix_cnt_tc2> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_0> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_1> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_2> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_3> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_4> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_5> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_14> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_15> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_22> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_23> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_30> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_31> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_32> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_33> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_34> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_35> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_36> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_37> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_38> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_39> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_46> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_47> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_54> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_55> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_62> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/TFT_CTRL_I/PLB_BRAM_data_i_63> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_0> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_1> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_2> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_3> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_4> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_5> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_0> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_1> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_2> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_3> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_4> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_5> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_14> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_15> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_22> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_23> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_30> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_31> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_32> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_33> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_34> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_35> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_36> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_37> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_38> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_39> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_46> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_47> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_54> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_55> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_62> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_63> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:2677 - Node <xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0> of sequential type is unconnected in block <xps_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_first_wrdack_cmplt> is unconnected in block <xps_tft_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_4> in Unit <xps_tft_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_5> <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_6> <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_7> 
INFO:Xst:2261 - The FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg> in Unit <xps_tft_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddack_reg> 
INFO:Xst:2261 - The FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_0> in Unit <xps_tft_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_2> <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_3> 
INFO:Xst:2261 - The FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_wrack_reg> in Unit <xps_tft_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mwrdack_reg> 
INFO:Xst:2261 - The FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_7> in Unit <xps_tft_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_6> <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_5> <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_4> 
INFO:Xst:2261 - The FF/Latch <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_2> in Unit <xps_tft_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_3> 

Final Macro Processing ...

Processing Unit <xps_tft_0_wrapper> :
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_0>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_1>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_2>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_3>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_4>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_5>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_6>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_7>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_8>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_9>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_base_addr_d2_10>.
	Found 2-bit shift register for signal <xps_tft_0/TFT_CTRL_I/tft_on_reg>.
Unit <xps_tft_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 727
 Flip-Flops                                            : 727
# Shift Registers                                      : 13
 2-bit shift register                                  : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/xps_tft_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 919

Cell Usage :
# BELS                             : 860
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 85
#      LUT2                        : 91
#      LUT3                        : 121
#      LUT4                        : 63
#      LUT5                        : 66
#      LUT6                        : 143
#      MUXCY                       : 127
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 136
# FlipFlops/Latches                : 754
#      FD                          : 17
#      FDE                         : 13
#      FDR                         : 323
#      FDRE                        : 341
#      FDRS                        : 8
#      FDRSE                       : 2
#      FDS                         : 19
#      FDSE                        : 17
#      ODDR                        : 14
# RAMS                             : 1
#      RAMB16                      : 1
# Shift Registers                  : 13
#      SRLC16E                     : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             754  out of  44800     1%  
 Number of Slice LUTs:                  607  out of  44800     1%  
    Number used as Logic:               594  out of  44800     1%  
    Number used as Memory:               13  out of  13120     0%  
       Number used as SRL:               13

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    958
   Number with an unused Flip Flop:     204  out of    958    21%  
   Number with an unused LUT:           351  out of    958    36%  
   Number of fully used LUT-FF pairs:   403  out of    958    42%  
   Number of unique control sets:       119

IO Utilization: 
 Number of IOs:                         919
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    148     0%  
    Number using Block RAM only:          1

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                            | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------+-------+
MPLB_Clk                           | NONE(xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_2)| 441   |
SYS_TFT_Clk                        | NONE(xps_tft_0/TFT_CTRL_I/TFT_IF_U5/FDS_HSYNC)                                                   | 123   |
SPLB_Clk                           | NONE(xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_dps_reg)                                              | 205   |
-----------------------------------+--------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.424ns (Maximum Frequency: 226.040MHz)
   Minimum input arrival time before clock: 3.567ns
   Maximum output required time after clock: 1.404ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPLB_Clk'
  Clock period: 4.424ns (frequency: 226.040MHz)
  Total number of paths / destination ports: 9028 / 1041
-------------------------------------------------------------------------
Delay:               4.424ns (Levels of Logic = 4)
  Source:            xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/bit_count_28 (FF)
  Destination:       xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/SDA_out (FF)
  Source Clock:      MPLB_Clk rising
  Destination Clock: MPLB_Clk rising

  Data Path: xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/bit_count_28 to xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/SDA_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/bit_count_28 (xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/bit_count_28)
     LUT6:I0->O            1   0.094   0.973  xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/c_state_cmp_eq0000217 (xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/c_state_cmp_eq0000217)
     LUT6:I1->O            4   0.094   0.496  xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/c_state_cmp_eq0000239 (xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/c_state_cmp_eq0000)
     LUT6:I5->O            2   0.094   0.485  xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/SDA_out_and0000 (xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/SDA_out_and0000)
     LUT5:I4->O            1   0.094   0.336  xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/SDA_out_not00011 (xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/SDA_out_not0001)
     FDSE:CE                   0.213          xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/SDA_out
    ----------------------------------------
    Total                      4.424ns (1.060ns logic, 3.364ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_TFT_Clk'
  Clock period: 4.352ns (frequency: 229.779MHz)
  Total number of paths / destination ports: 955 / 288
-------------------------------------------------------------------------
Delay:               2.176ns (Levels of Logic = 1)
  Source:            xps_tft_0/TFT_CTRL_I/tft_rst_d2 (FF)
  Destination:       xps_tft_0/TFT_CTRL_I/TFT_IF_U5/FDS_HSYNC (FF)
  Source Clock:      SYS_TFT_Clk rising
  Destination Clock: SYS_TFT_Clk falling

  Data Path: xps_tft_0/TFT_CTRL_I/tft_rst_d2 to xps_tft_0/TFT_CTRL_I/TFT_IF_U5/FDS_HSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.471   0.631  xps_tft_0/TFT_CTRL_I/tft_rst_d2 (xps_tft_0/TFT_CTRL_I/tft_rst_d2)
     LUT2:I0->O           14   0.094   0.407  xps_tft_0/TFT_CTRL_I/tft_rst1 (xps_tft_0/TFT_CTRL_I/tft_rst)
     FDS:S                     0.573          xps_tft_0/TFT_CTRL_I/TFT_IF_U5/FDS_HSYNC
    ----------------------------------------
    Total                      2.176ns (1.138ns logic, 1.038ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 3.703ns (frequency: 270.051MHz)
  Total number of paths / destination ports: 1248 / 273
-------------------------------------------------------------------------
Delay:               3.703ns (Levels of Logic = 4)
  Source:            xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9 (FF)
  Destination:       xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9 to xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   1.069  xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9 (xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9)
     LUT6:I0->O            1   0.094   0.789  xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/CS195_SW0 (N93)
     LUT6:I2->O            6   0.094   0.507  xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/CS195 (xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/address_match_early)
     LUT6:I5->O            3   0.094   0.491  xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1 (xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/N1)
     LUT2:I1->O            1   0.094   0.000  xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_ns1 (xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy_mux0000_norst)
     FDR:D                    -0.018          xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy
    ----------------------------------------
    Total                      3.703ns (0.847ns logic, 2.856ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 959 / 578
-------------------------------------------------------------------------
Offset:              3.567ns (Levels of Logic = 4)
  Source:            PLB_MSSize<0> (PAD)
  Destination:       xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_wr_error_reg (FF)
  Destination Clock: MPLB_Clk rising

  Data Path: PLB_MSSize<0> to xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_wr_error_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            6   0.094   0.507  xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux000711 (xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/N0)
     LUT6:I5->O            5   0.094   0.598  xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux00071 (xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_still_set)
     LUT6:I4->O           12   0.094   0.540  xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_xfer_cmplt_or0000 (xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_xfer_cmplt)
     LUT4:I3->O            1   0.094   0.336  xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_wr_error_reg_or00001 (xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_wr_error_reg_or0000)
     FDR:R                     0.573          xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_wr_error_reg
    ----------------------------------------
    Total                      3.567ns (1.586ns logic, 1.981ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 287 / 267
-------------------------------------------------------------------------
Offset:              1.785ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data_3 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           10   0.094   0.385  xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data_1_or00001 (xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data_1_or0000)
     FDR:R                     0.573          xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data_3
    ----------------------------------------
    Total                      1.785ns (1.400ns logic, 0.385ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 121 / 121
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i (FF)
  Destination:       Sl_rearbitrate (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i to Sl_rearbitrate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              0   0.471   0.000  xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i (xps_tft_0/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i)
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 166 / 62
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 1)
  Source:            xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_need_conv_cycle_reg (FF)
  Destination:       M_RNW (PAD)
  Source Clock:      MPLB_Clk rising

  Data Path: xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_need_conv_cycle_reg to M_RNW
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            41   0.471   0.839  xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_need_conv_cycle_reg (xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_need_conv_cycle_reg)
     LUT3:I0->O            0   0.094   0.000  xps_tft_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/M_RNW_out1 (M_RNW)
    ----------------------------------------
    Total                      1.404ns (0.565ns logic, 0.839ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_TFT_Clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              0.607ns (Levels of Logic = 0)
  Source:            xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR (FF)
  Destination:       TFT_DVI_CLK_N (PAD)
  Source Clock:      SYS_TFT_Clk rising

  Data Path: xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR to TFT_DVI_CLK_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.607   0.000  xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR (TFT_DVI_CLK_N)
    ----------------------------------------
    Total                      0.607ns (0.607ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.68 secs
 
--> 


Total memory usage is 657924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  428 (   0 filtered)
Number of infos    :   21 (   0 filtered)

