--------------- Build Started: 05/31/2024 12:11:40 Project: PSOC_PPG, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\49148\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\PSOC_PPG.cyprj -d CYBLE-416045-02 -s D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
ADD: fit.M0067: information: Clock Information: (The WCO is enabled. Chip startup will be slower because clock configuration cannot continue until the WCO is ready. See the device datasheet for WCO startup timing. If WCO is not required during startup, consider starting it in main() for faster chip startup.).
 * D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\PSOC_PPG.cydwr (WCO)
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[3].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[19].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].uart_cts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[8].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SRSS[0].swd_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[3].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[19].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[8].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SRSS[0].swd_data. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_IN(0) at location P0[0] prevents usage of special purposes: TCPWM[0].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_IN(0) at location P0[0] prevents usage of special purposes: TCPWM[8].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_IN(0) at location P0[0] prevents usage of special purposes: SCB[0].spi_select[1]. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_OUT(0) at location P0[1] prevents usage of special purposes: TCPWM[0].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_OUT(0) at location P0[1] prevents usage of special purposes: TCPWM[8].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_OUT(0) at location P0[1] prevents usage of special purposes: SCB[0].spi_select[2]. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_OUT(0) at location P0[1] prevents usage of special purposes: CPUSS[0].swj_trstn. (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
arm-none-eabi-gcc.exe -Wl,--start-group -o D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM0p\ARM_GCC_541\Debug\PSOC_PPG_link.elf Generated_Source\PSoC6\pdl\middleware\ble\lib\cy_ble_stack_gcc_radio_max_cm0p.a Generated_Source\PSoC6\pdl\middleware\ble\lib\cy_ble_stack_gcc_controller_ipc_cm0p.a .\CortexM0p\ARM_GCC_541\Debug\startup_psoc6_01_cm0plus.o .\CortexM0p\ARM_GCC_541\Debug\main_cm0p.o .\CortexM0p\ARM_GCC_541\Debug\system_psoc6_cm0plus.o .\CortexM0p\ARM_GCC_541\Debug\cyfitter_sysint_cfg.o .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o .\CortexM0p\ARM_GCC_541\Debug\cy_efuse.o .\CortexM0p\ARM_GCC_541\Debug\cy_flash.o .\CortexM0p\ARM_GCC_541\Debug\cy_gpio.o .\CortexM0p\ARM_GCC_541\Debug\cy_ipc_drv.o .\CortexM0p\ARM_GCC_541\Debug\cy_ipc_sema.o .\CortexM0p\ARM_GCC_541\Debug\cy_ipc_pipe.o .\CortexM0p\ARM_GCC_541\Debug\cy_lvd.o .\CortexM0p\ARM_GCC_541\Debug\cy_profile.o .\CortexM0p\ARM_GCC_541\Debug\cy_prot.o .\CortexM0p\ARM_GCC_541\Debug\cy_sysanalog.o .\CortexM0p\ARM_GCC_541\Debug\cy_sysclk.o .\CortexM0p\ARM_GCC_541\Debug\cy_sysint.o .\CortexM0p\ARM_GCC_541\Debug\cy_syslib.o .\CortexM0p\ARM_GCC_541\Debug\cy_syslib_gcc.o .\CortexM0p\ARM_GCC_541\Debug\cy_syspm.o .\CortexM0p\ARM_GCC_541\Debug\cy_systick.o .\CortexM0p\ARM_GCC_541\Debug\cy_trigmux.o .\CortexM0p\ARM_GCC_541\Debug\cy_wdt.o .\CortexM0p\ARM_GCC_541\Debug\cy_device.o .\CortexM0p\ARM_GCC_541\Debug\cy_scb_common.o .\CortexM0p\ARM_GCC_541\Debug\cy_scb_i2c.o .\CortexM0p\ARM_GCC_541\Debug\cy_scb_ezi2c.o .\CortexM0p\ARM_GCC_541\Debug\cy_scb_spi.o .\CortexM0p\ARM_GCC_541\Debug\cy_scb_uart.o .\CortexM0p\ARM_GCC_541\Debug\cy_tcpwm_counter.o .\CortexM0p\ARM_GCC_541\Debug\cy_tcpwm_pwm.o .\CortexM0p\ARM_GCC_541\Debug\cy_tcpwm_quaddec.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_clk.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_hal_int.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_hal_pvt.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_gap.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_gatt.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_event_handler.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_ancs.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_ans.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_aios.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_bas.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_bcs.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_bls.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_bms.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_bts.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_cgms.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_cps.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_cscs.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_cts.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_custom.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_dis.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_ess.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_gls.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_hids.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_hps.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_hrs.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_hts.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_ias.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_ips.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_lls.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_lns.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_ndcs.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_plxs.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_pass.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_rscs.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_rtus.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_scps.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_tps.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_uds.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_wpts.o .\CortexM0p\ARM_GCC_541\Debug\cy_ble_wss.o .\CortexM0p\ARM_GCC_541\Debug\Timer.o .\CortexM0p\ARM_GCC_541\Debug\Uart_Printf.o .\CortexM0p\ARM_GCC_541\Debug\I2C_BUS.o .\CortexM0p\ARM_GCC_541\Debug\BLE.o .\CortexM0p\ARM_GCC_541\Debug\BLE_config.o .\CortexM0p\ARM_GCC_541\Debug\BLE_custom_config.o .\CortexM0p\ARM_GCC_541\Debug\BLE_bas_config.o .\CortexM0p\ARM_GCC_541\Debug\BLE_dis_config.o .\CortexM0p\ARM_GCC_541\Debug\BLE_hrs_config.o -mcpu=cortex-m0plus -mthumb -L Generated_Source\PSoC6 -Wl,-Map,.\CortexM0p\ARM_GCC_541\Debug/PSOC_PPG.map -T cy8c6xx7_cm0plus.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Og -ffat-lto-objects -Wl,--end-group
"C:\Program Files (x86)\Cypress\PDL\3.1.7\tools\win\elf\cymcuelftool.exe" --sign D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM0p\ARM_GCC_541\Debug\PSOC_PPG_link.elf --output D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM0p\ARM_GCC_541\Debug\PSOC_PPG.elf --hex D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM0p\ARM_GCC_541\Debug\PSOC_PPG.hex
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
The compile step is up to date, no work needs to be done.
arm-none-eabi-gcc.exe -Wl,--start-group -o D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM4\ARM_GCC_541\Debug\PSOC_PPG_link.elf Generated_Source\PSoC6\pdl\middleware\ble\lib\cy_ble_stack_gcc_host_ipc_cm4.a .\CortexM4\ARM_GCC_541\Debug\startup_psoc6_01_cm4.o .\CortexM4\ARM_GCC_541\Debug\MAX30105.o .\CortexM4\ARM_GCC_541\Debug\milliseconds.o .\CortexM4\ARM_GCC_541\Debug\heartRate.o .\CortexM4\ARM_GCC_541\Debug\spo2_algorithm.o .\CortexM4\ARM_GCC_541\Debug\AD5273.o .\CortexM4\ARM_GCC_541\Debug\utils.o .\CortexM4\ARM_GCC_541\Debug\main_cm4.o .\CortexM4\ARM_GCC_541\Debug\system_psoc6_cm4.o .\CortexM4\ARM_GCC_541\Debug\cyfitter_sysint_cfg.o .\CortexM4\ARM_GCC_541\Debug\cymetadata.o .\CortexM4\ARM_GCC_541\Debug\cy_efuse.o .\CortexM4\ARM_GCC_541\Debug\cy_flash.o .\CortexM4\ARM_GCC_541\Debug\cy_gpio.o .\CortexM4\ARM_GCC_541\Debug\cy_ipc_drv.o .\CortexM4\ARM_GCC_541\Debug\cy_ipc_sema.o .\CortexM4\ARM_GCC_541\Debug\cy_ipc_pipe.o .\CortexM4\ARM_GCC_541\Debug\cy_lvd.o .\CortexM4\ARM_GCC_541\Debug\cy_profile.o .\CortexM4\ARM_GCC_541\Debug\cy_prot.o .\CortexM4\ARM_GCC_541\Debug\cy_sysanalog.o .\CortexM4\ARM_GCC_541\Debug\cy_sysclk.o .\CortexM4\ARM_GCC_541\Debug\cy_sysint.o .\CortexM4\ARM_GCC_541\Debug\cy_syslib.o .\CortexM4\ARM_GCC_541\Debug\cy_syslib_gcc.o .\CortexM4\ARM_GCC_541\Debug\cy_syspm.o .\CortexM4\ARM_GCC_541\Debug\cy_systick.o .\CortexM4\ARM_GCC_541\Debug\cy_trigmux.o .\CortexM4\ARM_GCC_541\Debug\cy_wdt.o .\CortexM4\ARM_GCC_541\Debug\cy_device.o .\CortexM4\ARM_GCC_541\Debug\cy_scb_common.o .\CortexM4\ARM_GCC_541\Debug\cy_scb_i2c.o .\CortexM4\ARM_GCC_541\Debug\cy_scb_ezi2c.o .\CortexM4\ARM_GCC_541\Debug\cy_scb_spi.o .\CortexM4\ARM_GCC_541\Debug\cy_scb_uart.o .\CortexM4\ARM_GCC_541\Debug\cy_tcpwm_counter.o .\CortexM4\ARM_GCC_541\Debug\cy_tcpwm_pwm.o .\CortexM4\ARM_GCC_541\Debug\cy_tcpwm_quaddec.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_clk.o .\CortexM4\ARM_GCC_541\Debug\cy_ble.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_hal_int.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_hal_pvt.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_gap.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_gatt.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_event_handler.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_ancs.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_ans.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_aios.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_bas.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_bcs.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_bls.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_bms.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_bts.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_cgms.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_cps.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_cscs.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_cts.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_custom.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_dis.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_ess.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_gls.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_hids.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_hps.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_hrs.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_hts.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_ias.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_ips.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_lls.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_lns.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_ndcs.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_plxs.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_pass.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_rscs.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_rtus.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_scps.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_tps.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_uds.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_wpts.o .\CortexM4\ARM_GCC_541\Debug\cy_ble_wss.o .\CortexM4\ARM_GCC_541\Debug\Timer.o .\CortexM4\ARM_GCC_541\Debug\Uart_Printf.o .\CortexM4\ARM_GCC_541\Debug\I2C_BUS.o .\CortexM4\ARM_GCC_541\Debug\BLE.o .\CortexM4\ARM_GCC_541\Debug\BLE_config.o .\CortexM4\ARM_GCC_541\Debug\BLE_custom_config.o .\CortexM4\ARM_GCC_541\Debug\BLE_bas_config.o .\CortexM4\ARM_GCC_541\Debug\BLE_dis_config.o .\CortexM4\ARM_GCC_541\Debug\BLE_hrs_config.o -mcpu=cortex-m4 -mfloat-abi=softfp -mfpu=fpv4-sp-d16 -mthumb -L Generated_Source\PSoC6 -Wl,-Map,.\CortexM4\ARM_GCC_541\Debug/PSOC_PPG.map -T cy8c6xx7_cm4_dual.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -O0 -ffat-lto-objects -Wl,--end-group
"C:\Program Files (x86)\Cypress\PDL\3.1.7\tools\win\elf\cymcuelftool.exe" --sign D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM4\ARM_GCC_541\Debug\PSOC_PPG_link.elf --output D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM4\ARM_GCC_541\Debug\PSOC_PPG_signed.elf --hex D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM4\ARM_GCC_541\Debug\PSOC_PPG_signed.hex
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
"C:\Program Files (x86)\Cypress\PDL\3.1.7\tools\win\elf\cymcuelftool.exe" --merge D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM4\ARM_GCC_541\Debug\PSOC_PPG_signed.elf D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM0p\ARM_GCC_541\Debug\PSOC_PPG.elf --output D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM4\ARM_GCC_541\Debug\PSOC_PPG.elf --hex D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM4\ARM_GCC_541\Debug\PSOC_PPG.hex
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
"C:\Program Files (x86)\Cypress\PDL\3.1.7\tools\win\elf\cymcuelftool.exe" -A D:\PSOC_Jingyi\Ver1_HeartRateProject_Final\PSOC_Project\PSOC_PPG.cydsn\CortexM4\ARM_GCC_541\Debug\PSOC_PPG.elf
code:212317	sram:21308
--------------- Build Succeeded: 05/31/2024 12:11:59 ---------------
