<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC472/NUC442 BSP: C:/Users/yachen/workzone/bsp/nuc470bsp/Library/StdDriver/inc/clk.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NUC472/NUC442 BSP
   &#160;<span id="projectnumber">V3.03.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC472/NUC442</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d7c6c42f56d267e4d9aa78faeac7745a.html">nuc470bsp</a></li><li class="navelem"><a class="el" href="dir_48ede35ea65e737e1506bcac3a9f47b4.html">Library</a></li><li class="navelem"><a class="el" href="dir_2e552a2eae1008666b142a35cbc2c219.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_a1d690e82842abcb6af862dd62021ec4.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clk.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clk_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#ifndef __CLK_H__</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define __CLK_H__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;{</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf78f0bf221a8dfbf0dc61fec9d688316">   33</a></span>&#160;<span class="preprocessor">#define FREQ_500MHZ        500000000</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1e7ee846c8f005543d4585329d6ddf4e">   34</a></span>&#160;<span class="preprocessor">#define FREQ_250MHZ        250000000</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec1f2ec6b466ada9e421c38aaf2005e6">   35</a></span>&#160;<span class="preprocessor">#define FREQ_200MHZ        200000000</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8136bf46bff4db26fe2fa5b18db4af0c">   36</a></span>&#160;<span class="preprocessor">#define FREQ_125MHZ        125000000</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6127f54c1577c4fc670f7c944004d47d">   37</a></span>&#160;<span class="preprocessor">#define FREQ_72MHZ         72000000</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeb1b69e33cdba81a982a58e826dadc">   38</a></span>&#160;<span class="preprocessor">#define FREQ_50MHZ         50000000</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5a3a931e0bc25d79e7b07b6601ffbeec">   39</a></span>&#160;<span class="preprocessor">#define FREQ_25MHZ         25000000</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a5d1ea18e1cd359bcfb1c949e083d59">   40</a></span>&#160;<span class="preprocessor">#define FREQ_24MHZ         24000000</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9225e4a826e83ca7a820e051f3585c44">   41</a></span>&#160;<span class="preprocessor">#define FREQ_22MHZ         22000000</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab1f8cd263b68fda09e33026c35a8665e">   42</a></span>&#160;<span class="preprocessor">#define FREQ_32KHZ         32000</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2af8da924065d17423a88d78652b25d5">   43</a></span>&#160;<span class="preprocessor">#define FREQ_10KHZ         10000</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/*  PLLCTL constant definitions. PLL = FIN * NF / NR / NO                                                  */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">   48</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_PLLSRC_HIRC (0x1UL&lt;&lt;CLK_PLLCTL_PLLSRC_Pos)        </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">   49</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_PLLSRC_HXT  (0x0UL&lt;&lt;CLK_PLLCTL_PLLSRC_Pos)        </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf4669f383a27d224671bbcb5fa6bb420">   51</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_NR(x)        (((x)-2)&lt;&lt;9)        </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf93b1cb43ccb8fe262900d6f887ebd8c">   52</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_NF(x)         ((x)-2)            </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga410812cdf8c0870db1178f06d51d21a0">   54</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_NO_1         (0x0UL&lt;&lt;CLK_PLLCTL_OUTDV_Pos)             </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b56a265558fb06a9089f47934ba5bc6">   55</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_NO_2         (0x1UL&lt;&lt;CLK_PLLCTL_OUTDV_Pos)             </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga63beb05a756a97198a9fcfdb9f772ed0">   56</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_NO_4         (0x3UL&lt;&lt;CLK_PLLCTL_OUTDV_Pos)             </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if (__HXT == 12000000)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_FOR_I2S      (0xA54)                                                                                     </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_84MHz_HXT   (CLK_PLLCTL_PLLSRC_HXT | CLK_PLLCTL_NR(2) | CLK_PLLCTL_NF( 28) | CLK_PLLCTL_NO_2) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_50MHz_HXT   (CLK_PLLCTL_PLLSRC_HXT | CLK_PLLCTL_NR(3) | CLK_PLLCTL_NF( 25) | CLK_PLLCTL_NO_2) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_48MHz_HXT   (CLK_PLLCTL_PLLSRC_HXT | CLK_PLLCTL_NR(7) | CLK_PLLCTL_NF(112) | CLK_PLLCTL_NO_4) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_36MHz_HXT   (CLK_PLLCTL_PLLSRC_HXT | CLK_PLLCTL_NR(7) | CLK_PLLCTL_NF( 84) | CLK_PLLCTL_NO_4) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_32MHz_HXT   (CLK_PLLCTL_PLLSRC_HXT | CLK_PLLCTL_NR(6) | CLK_PLLCTL_NF( 64) | CLK_PLLCTL_NO_4) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_24MHz_HXT   (CLK_PLLCTL_PLLSRC_HXT | CLK_PLLCTL_NR(2) | CLK_PLLCTL_NF( 16) | CLK_PLLCTL_NO_4) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"># error &quot;The PLL pre-definitions are only valid when external crystal is 12MHz&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga262588315d36a93239306d7f4859e92f">   70</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_50MHz_HIRC (CLK_PLLCTL_PLLSRC_HIRC | CLK_PLLCTL_NR(13) | CLK_PLLCTL_NF( 59) | CLK_PLLCTL_NO_2) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1631b3ce209b48379dd0cb341e0c8f8a">   71</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_48MHz_HIRC (CLK_PLLCTL_PLLSRC_HIRC | CLK_PLLCTL_NR(13) | CLK_PLLCTL_NF(113) | CLK_PLLCTL_NO_4) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10e188d3dd44688223c1a82682be1ad3">   72</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_36MHz_HIRC (CLK_PLLCTL_PLLSRC_HIRC | CLK_PLLCTL_NR(12) | CLK_PLLCTL_NF( 78) | CLK_PLLCTL_NO_4) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2040f3cf4e7e0acfa1f3ac2777b17e74">   73</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_32MHz_HIRC (CLK_PLLCTL_PLLSRC_HIRC | CLK_PLLCTL_NR( 9) | CLK_PLLCTL_NF( 52) | CLK_PLLCTL_NO_4) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaed60c15fe3b90184dc35faa4eb5e3256">   74</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_24MHz_HIRC (CLK_PLLCTL_PLLSRC_HIRC | CLK_PLLCTL_NR( 3) | CLK_PLLCTL_NF( 13) | CLK_PLLCTL_NO_4) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/*  PLL2CTL constant definitions.                                                                */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga81fe73af458c34e04fb3cbbc998abb3c">   79</a></span>&#160;<span class="preprocessor">#define CLK_PLL2CTL_PLL2DIV(x)       (((x)-1) &lt;&lt; CLK_PLL2CTL_PLL2DIV_Pos) </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/*  CLKSEL0 constant definitions.  (Write-protection)                                                                         */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8de89bde1a3f9704d9c9f6ab9d333f81">   84</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_HXT         (0x00UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga97968b5fe5c2f015b7681aa6f75c7e37">   85</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_LXT         (0x01UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">   86</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_PLL         (0x02UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8939e75a5d1b9249139415d2770ca9ea">   87</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_LIRC        (0x03UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga495a58509d7196239a84736b6e81e695">   88</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_PLL2        (0x04UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">   89</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_HIRC        (0x07UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga30ec7188fa2dc9303b030c54a9ae2d16">   91</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HXT         (0x00UL&lt;&lt;CLK_CLKSEL0_STCLKSEL_Pos)  </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7111cfca2e63c97822648b939d39c6ac">   92</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_LXT      (0x01UL&lt;&lt;CLK_CLKSEL0_STCLKSEL_Pos)  </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gace3c09b57419efd38808a15426e230f9">   93</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HXT_DIV2    (0x02UL&lt;&lt;CLK_CLKSEL0_STCLKSEL_Pos)  </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2d72a0762b1751c3392f5ba24bb4c564">   94</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HCLK_DIV2    (0x03UL&lt;&lt;CLK_CLKSEL0_STCLKSEL_Pos)  </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33a66fd31295ae71accab4ccd18be5ad">   95</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HIRC_DIV2  (0x07UL&lt;&lt;CLK_CLKSEL0_STCLKSEL_Pos)  </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">   96</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HCLK      (0x01UL&lt;&lt;SysTick_CTRL_CLKSOURCE_Pos) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaadcb162f0ec6dc46c6f78c6a0ea7a89">   98</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_PCLKSEL_HCLK   (0x00UL&lt;&lt;CLK_CLKSEL0_PCLKSEL_Pos)    </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga309b1621941767e1d3a041c2dcf55778">   99</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_PCLKSEL_HCLK_DIV2  (0x01UL&lt;&lt;CLK_CLKSEL0_PCLKSEL_Pos)    </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82eb550ecf9b8f4748f1004c3a8745fc">  101</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_USBHSEL_PLL   (0x01UL&lt;&lt;CLK_CLKSEL0_USBHSEL_Pos)    </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4239ada71eef8ed6b0b6d1eeca2c3942">  102</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_USBHSEL_PLL2    (0x00UL&lt;&lt;CLK_CLKSEL0_USBHSEL_Pos)    </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ff3a69eb757be70fad240549a9b7eae">  104</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_CAPSEL_HXT     (0x00UL&lt;&lt;CLK_CLKSEL0_CAPSEL_Pos)    </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68fe172762a6501f4a6a2823da76b60a">  105</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_CAPSEL_PLL     (0x01UL&lt;&lt;CLK_CLKSEL0_CAPSEL_Pos)    </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga97c164b3cf03b96322eae437df15e393">  106</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_CAPSEL_HCLK    (0x02UL&lt;&lt;CLK_CLKSEL0_CAPSEL_Pos)    </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad52ca5e2212d00ecdeae7174044465f2">  107</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_CAPSEL_HIRC    (0x03UL&lt;&lt;CLK_CLKSEL0_CAPSEL_Pos)    </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga15d89d28f4c3efbe828694c6aa4a8cee">  109</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_ICAPSEL_HXT    (0x00UL&lt;&lt;CLK_CLKSEL0_CAPSEL_Pos)    </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8a1633d34e4274280923de4449f5b5de">  110</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_ICAPSEL_PLL    (0x01UL&lt;&lt;CLK_CLKSEL0_CAPSEL_Pos)    </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fd869ed1cace35f282097ac4cdffcc5">  111</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_ICAPSEL_HCLK   (0x02UL&lt;&lt;CLK_CLKSEL0_CAPSEL_Pos)    </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2a8c54870e0f46ef961912a1e79fb6e8">  112</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_ICAPSEL_HIRC   (0x03UL&lt;&lt;CLK_CLKSEL0_CAPSEL_Pos)    </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga25503858c5ad03d61fffc7577171f14a">  114</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_SDHSEL_HXT    (0x00UL&lt;&lt;CLK_CLKSEL0_SDHSEL_Pos)    </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab6ddd1c6c1e1a5b049e45562b43c8586">  115</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_SDHSEL_PLL    (0x01UL&lt;&lt;CLK_CLKSEL0_SDHSEL_Pos)    </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae8c498735478c8deee6afcb23dd22c21">  116</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_SDHSEL_HCLK   (0x02UL&lt;&lt;CLK_CLKSEL0_SDHSEL_Pos)    </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab5ef0951b0dee6ee86bc612d7bf6aa78">  117</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_SDHSEL_HIRC   (0x03UL&lt;&lt;CLK_CLKSEL0_SDHSEL_Pos)    </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/*  CLKSEL1 constant definitions.                                                                          */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a6341489391c8f0187f1df9da9d4946">  122</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WDTSEL_HXT       (0x0UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)       </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a9719d10f1a905dba91a38fdd9eb3cf">  123</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WDTSEL_LXT       (0x1UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)       </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8e4e4ecca98a846acc2660320e300ac0">  124</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WDTSEL_HCLK_DIV2048  (0x2UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)       </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca285a1210e9d83e0b21e6cc19216dc2">  125</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WDTSEL_LIRC        (0x3UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)       </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad650a87854bf13269a1ea1ab9e788595">  127</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADCSEL_HXT          (0x0UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)       </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf7d9f5283b0b5e2880588d0840166e32">  128</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADCSEL_PLL           (0x1UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)       </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad64af689d27ff7e4f233e3e22d0362a3">  129</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADCSEL_PCLK          (0x2UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)       </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabecc82b4a09eec656e54443ac6b6aca2">  130</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADCSEL_HIRC        (0x3UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)       </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9fef9d97a74154970e48bfcbd4fce6da">  132</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_EADCSEL_HXT          (0x0UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)       </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb4c6998b5489b9e1f2831f0cf6985cc">  133</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_EADCSEL_PLL           (0x1UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)       </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad5a41e9db84fa4ff794e24664d8c8fb4">  134</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_EADCSEL_PCLK          (0x2UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)       </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9167656cc7fce93520a8ee1004458b86">  135</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_EADCSEL_HIRC        (0x3UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)       </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga15ed349f529922cbaffe61df327d305d">  137</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI0SEL_PLL          (0x0UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)       </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga631f78abcc1490ee8fc8540d04a17fa7">  138</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI0SEL_PCLK         (0x1UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)       </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga234e771f229cceb9150524fcbfb550e9">  140</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI1SEL_PLL          (0x0UL&lt;&lt;CLK_CLKSEL1_SPI1SEL_Pos)       </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2e57e06dc76961a180f79bf569fe8edd">  141</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI1SEL_PCLK         (0x1UL&lt;&lt;CLK_CLKSEL1_SPI1SEL_Pos)       </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34b7ffed262eb0df9bc88d349059c1da">  143</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI2SEL_PLL          (0x0UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)       </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga52767a1702a7b4174a5381205438c07c">  144</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI2SEL_PCLK         (0x1UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)       </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5231ae835bc48dc17f100c42cc9f095b">  146</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI3SEL_PLL          (0x0UL&lt;&lt;CLK_CLKSEL1_SPI3SEL_Pos)       </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafdb55d731c80e38ab7175b88e97685ec">  147</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI3SEL_PCLK         (0x1UL&lt;&lt;CLK_CLKSEL1_SPI3SEL_Pos)       </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga960d78ea1935ed0962fd0e997ce350fa">  149</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_HXT         (0x0UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)       </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6be8d97891d9550a556a796656af3a2">  150</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_LXT      (0x1UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)       </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad094300572b680f885ae7bac3e26c9ae">  151</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_PCLK         (0x2UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)       </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac61a961a61f74471e3888badfb5af814">  152</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_EXT      (0x3UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)       </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27f6d58fe38288757fc6dbe97997feb7">  153</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_LIRC       (0x5UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)       </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8c5fb49e17b87abd576fc7f8d4b534ee">  154</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_HIRC       (0x7UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)       </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf09ef240dc9a4e83204cd408f12f5618">  156</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_HXT         (0x0UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)      </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0ca0cfba6a9de82e1ba869cc365a8e09">  157</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_LXT      (0x1UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)      </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76889011d4966781d158a943ef62b612">  158</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_PCLK         (0x2UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)      </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca676f7225d18e5f28cbcf329878571c">  159</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_EXT     (0x3UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)      </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0327b9388c741a3c2b77404c00a9d565">  160</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_LIRC       (0x5UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)      </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6fe11ba8b825215ccc81c4c77ad79b08">  161</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_HIRC       (0x7UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)      </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa7bbfafbef5d4c3fb424b81cee7b75b0">  163</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR2SEL_HXT         (0x0UL&lt;&lt;CLK_CLKSEL1_TMR2SEL_Pos)      </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc6a04c5c59e6dcb5148396157e44c1">  164</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR2SEL_LXT      (0x1UL&lt;&lt;CLK_CLKSEL1_TMR2SEL_Pos)      </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b7ca5a7f1ea41228c6f0b4b4675d4fe">  165</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR2SEL_PCLK         (0x2UL&lt;&lt;CLK_CLKSEL1_TMR2SEL_Pos)      </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5d5c29cbc56bddf9d1262ac0eb5ffe27">  166</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR2SEL_EXT      (0x3UL&lt;&lt;CLK_CLKSEL1_TMR2SEL_Pos)      </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55b38c7e8670f96e3f7bff5259e7220c">  167</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR2SEL_LIRC       (0x5UL&lt;&lt;CLK_CLKSEL1_TMR2SEL_Pos)      </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac342f7171141cdbe13a61665acb4d5df">  168</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR2SEL_HIRC       (0x7UL&lt;&lt;CLK_CLKSEL1_TMR2SEL_Pos)      </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0b91de5ab5ff834c7c8a8a82ae4cfecf">  170</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR3SEL_HXT         (0x0UL&lt;&lt;CLK_CLKSEL1_TMR3SEL_Pos)      </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gada589a5aebe7406e856a7547a49336ac">  171</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR3SEL_LXT      (0x1UL&lt;&lt;CLK_CLKSEL1_TMR3SEL_Pos)      </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad983874d25e9b35fd2b8bf6729312fef">  172</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR3SEL_PCLK         (0x2UL&lt;&lt;CLK_CLKSEL1_TMR3SEL_Pos)      </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe872e36af0200c7a8751d5dca685368">  173</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR3SEL_EXT     (0x3UL&lt;&lt;CLK_CLKSEL1_TMR3SEL_Pos)      </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf71eb91df15e67ee510e50fb3a6876dc">  174</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR3SEL_LIRC       (0x5UL&lt;&lt;CLK_CLKSEL1_TMR3SEL_Pos)      </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac394f8ee512e01f7a281ed7627242073">  175</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR3SEL_HIRC       (0x7UL&lt;&lt;CLK_CLKSEL1_TMR3SEL_Pos)      </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacba2f8bf2942f9ee4e80ea02f27dc5b5">  177</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UARTSEL_HXT         (0x0UL&lt;&lt;CLK_CLKSEL1_UARTSEL_Pos)      </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaac2734ec3ad16e249044a06142e99a8c">  178</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UARTSEL_PLL          (0x1UL&lt;&lt;CLK_CLKSEL1_UARTSEL_Pos)      </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4300556ac747ccd752f880148f941b12">  179</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UARTSEL_HIRC       (0x3UL&lt;&lt;CLK_CLKSEL1_UARTSEL_Pos)      </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa14d1d497b0d9bed41f0fb80aa7af816">  181</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_CLKOSEL_HXT       (0x0UL&lt;&lt;CLK_CLKSEL1_CLKOSEL_Pos)      </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab55b31d6b6c16148087114935bae7367">  182</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_CLKOSEL_LXT    (0x1UL&lt;&lt;CLK_CLKSEL1_CLKOSEL_Pos)      </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2038a3ca70532a66f7b537694e16555">  183</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_CLKOSEL_HCLK       (0x2UL&lt;&lt;CLK_CLKSEL1_CLKOSEL_Pos)      </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7241d9745fe0077f577e0cee5c1069eb">  184</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_CLKOSEL_HIRC     (0x3UL&lt;&lt;CLK_CLKSEL1_CLKOSEL_Pos)      </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa64e963945ef3fe1fb1e5f04093cbd3d">  186</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WWDTSEL_HCLK_DIV2048  (0x2UL&lt;&lt;CLK_CLKSEL1_WWDTSEL_Pos)       </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga928552feeb6c9f9a8d6cf105f74991c2">  187</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WWDTSEL_LIRC        (0x3UL&lt;&lt;CLK_CLKSEL1_WWDTSEL_Pos)       </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/*  CLKSEL2 constant definitions.                                                                          */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b62e52bc9327a129d780258f376ae86">  193</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH01SEL_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_PWM0CH01SEL_Pos)   </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf76671c47b9329a5bb76e881bf94c388">  194</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH01SEL_LXT    (0x1UL&lt;&lt;CLK_CLKSEL2_PWM0CH01SEL_Pos)   </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf63445910b89e4886caa7ac55a3c7f69">  195</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH01SEL_PCLK     (0x2UL&lt;&lt;CLK_CLKSEL2_PWM0CH01SEL_Pos)   </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa2c47f384094e6a63a2ecbee02d417fd">  196</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH01SEL_HIRC   (0x3UL&lt;&lt;CLK_CLKSEL2_PWM0CH01SEL_Pos)     </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae57e5bbc0914441d132761cc548bda70">  197</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH01SEL_LIRC   (0x7UL&lt;&lt;CLK_CLKSEL2_PWM0CH01SEL_Pos)   </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga36c10cc36078944139484ac90bbd0014">  199</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH23SEL_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_PWM0CH23SEL_Pos)   </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga19042ee29a4095003c3ad5ae2d24f8c9">  200</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH23SEL_LXT    (0x1UL&lt;&lt;CLK_CLKSEL2_PWM0CH23SEL_Pos)   </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga88ac8562c543c3cf4ab31be2f6121ac4">  201</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH23SEL_PCLK     (0x2UL&lt;&lt;CLK_CLKSEL2_PWM0CH23SEL_Pos)   </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12e6ea123d47d07ff6c6cf22deab0e6f">  202</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH23SEL_HIRC   (0x3UL&lt;&lt;CLK_CLKSEL2_PWM0CH23SEL_Pos)     </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga14fc1581fb9f024830004c2f6b8ce270">  203</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH23SEL_LIRC   (0x7UL&lt;&lt;CLK_CLKSEL2_PWM0CH23SEL_Pos)   </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6acc05f8cf0e485f8d1a63b3f0ca33ec">  205</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH45SEL_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_PWM0CH45SEL_Pos)   </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac9bf8acb9850997e98d650766748463c">  206</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH45SEL_LXT    (0x1UL&lt;&lt;CLK_CLKSEL2_PWM0CH45SEL_Pos)   </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ea89126c93646a1030558859d8993bb">  207</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH45SEL_PCLK     (0x2UL&lt;&lt;CLK_CLKSEL2_PWM0CH45SEL_Pos)   </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76cb2a3d431a03a564438e1c05b58e2f">  208</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH45SEL_HIRC   (0x3UL&lt;&lt;CLK_CLKSEL2_PWM0CH45SEL_Pos)     </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad4767fa09b47825f1ff0d027a3bb8035">  209</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM0CH45SEL_LIRC   (0x7UL&lt;&lt;CLK_CLKSEL2_PWM0CH45SEL_Pos)   </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1bd6feeffd25aea9260b06b99e2eb32d">  211</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH01SEL_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_PWM1CH01SEL_Pos)   </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a03c56e13388392f79458e2a5dcb7d3">  212</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH01SEL_LXT    (0x1UL&lt;&lt;CLK_CLKSEL2_PWM1CH01SEL_Pos)   </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga32a19a148513afd37f1ecb48a10614da">  213</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH01SEL_PCLK     (0x2UL&lt;&lt;CLK_CLKSEL2_PWM1CH01SEL_Pos)   </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaba83b4b516bc01b60402c372fa719a35">  214</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH01SEL_HIRC   (0x3UL&lt;&lt;CLK_CLKSEL2_PWM1CH01SEL_Pos)     </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76877e1b13b90312ad76d46051a42d01">  215</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH01SEL_LIRC   (0x7UL&lt;&lt;CLK_CLKSEL2_PWM1CH01SEL_Pos)   </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga49346a1ddabaf788c5bd54093feea785">  217</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH23SEL_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_PWM1CH23SEL_Pos)   </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d625efb1a7d5b428eb67a83cf46086c">  218</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH23SEL_LXT    (0x1UL&lt;&lt;CLK_CLKSEL2_PWM1CH23SEL_Pos)   </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf431140ae4e70201ca12572768f53f88">  219</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH23SEL_PCLK     (0x2UL&lt;&lt;CLK_CLKSEL2_PWM1CH23SEL_Pos)   </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae007874f81300334a9c8ee13df8852d3">  220</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH23SEL_HIRC   (0x3UL&lt;&lt;CLK_CLKSEL2_PWM1CH23SEL_Pos)     </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b1d83777ed25e8b29e5e5e771849ea5">  221</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH23SEL_LIRC   (0x7UL&lt;&lt;CLK_CLKSEL2_PWM1CH23SEL_Pos)   </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd73995adfd26db102c0142ab9b02d55">  223</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH45SEL_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_PWM1CH45SEL_Pos)   </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0907cbe2d523b19d50b2c2dbe05202e3">  224</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH45SEL_LXT    (0x1UL&lt;&lt;CLK_CLKSEL2_PWM1CH45SEL_Pos)   </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41b12161033e188fb1654392b2a9c6a4">  225</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH45SEL_PCLK     (0x2UL&lt;&lt;CLK_CLKSEL2_PWM1CH45SEL_Pos)   </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga81869dedd31e87f3b47a64db932a94f7">  226</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH45SEL_HIRC   (0x3UL&lt;&lt;CLK_CLKSEL2_PWM1CH45SEL_Pos)     </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae404af81bc91fbc6e00734bf96f57431">  227</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1CH45SEL_LIRC   (0x7UL&lt;&lt;CLK_CLKSEL2_PWM1CH45SEL_Pos)   </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/*  CLKSEL3 constant definitions.                                                                          */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafeeb9962888a419f87be128d662a753d">  232</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC0SEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL3_SC0SEL_Pos)      </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0cc38e4fd5cc981ae93321fbdc5650c6">  233</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC0SEL_PLL            (0x1UL&lt;&lt;CLK_CLKSEL3_SC0SEL_Pos)      </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae056a1c1899c8fd0d12c9ee8e61968bd">  234</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC0SEL_PCLK           (0x2UL&lt;&lt;CLK_CLKSEL3_SC0SEL_Pos)      </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c2d7786967bbed941674c9f6a785019">  235</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC0SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL3_SC0SEL_Pos)      </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad74116c2121ef2bc75ead71a43923b97">  237</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC1SEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL3_SC1SEL_Pos)      </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga25e2247202aa0b700b3458d9720dbf1a">  238</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC1SEL_PLL            (0x1UL&lt;&lt;CLK_CLKSEL3_SC1SEL_Pos)      </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga45057b0d4a58e65d10613dbc0a600686">  239</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC1SEL_PCLK           (0x2UL&lt;&lt;CLK_CLKSEL3_SC1SEL_Pos)      </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2c0d98634923949c301ad60f4f696e37">  240</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC1SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL3_SC1SEL_Pos)      </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12b2cb72e1c4d32e6aca5fca0d2aed04">  242</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC2SEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL3_SC2SEL_Pos)    </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7865068d31c563d45b2cb1eec9b46152">  243</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC2SEL_PLL            (0x1UL&lt;&lt;CLK_CLKSEL3_SC2SEL_Pos)      </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad7bd85d0d4948bdaf940c2d31b9d501">  244</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC2SEL_PCLK           (0x2UL&lt;&lt;CLK_CLKSEL3_SC2SEL_Pos)      </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga09d6a2a8ad24d1df9443559e95bdb861">  245</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC2SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL3_SC2SEL_Pos)      </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7cd2fe9c34930c3833e40538ccf6827b">  247</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC3SEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL3_SC3SEL_Pos)      </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadbd7436c022dfa8c2d169c9354fdfcf3">  248</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC3SEL_PLL            (0x1UL&lt;&lt;CLK_CLKSEL3_SC3SEL_Pos)      </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae2fb3d61643815b72efcbb49c05a3afc">  249</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC3SEL_PCLK           (0x2UL&lt;&lt;CLK_CLKSEL3_SC3SEL_Pos)      </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga015da3e240c7653d1b0ae7e557912711">  250</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC3SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL3_SC3SEL_Pos)      </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabe34ea8fa1a69f90c1c6caad406f17aa">  252</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC4SEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL3_SC4SEL_Pos)      </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad4d789cc46e562bb3f7a7c0e1011294e">  253</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC4SEL_PLL            (0x1UL&lt;&lt;CLK_CLKSEL3_SC4SEL_Pos)      </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8630c1897ae2261c32a124da8de63210">  254</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC4SEL_PCLK           (0x2UL&lt;&lt;CLK_CLKSEL3_SC4SEL_Pos)      </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab60cde07eea4c2f9978eb4f65679ae14">  255</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC4SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL3_SC4SEL_Pos)      </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68a389c3b8799476f87bba54b9324412">  257</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC5SEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL3_SC5SEL_Pos)    </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9344f8e0a9206facd5e5b36770dd2c0e">  258</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC5SEL_PLL            (0x1UL&lt;&lt;CLK_CLKSEL3_SC5SEL_Pos)      </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4be744d8d537e9db762b8c4b32274ae0">  259</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC5SEL_PCLK           (0x2UL&lt;&lt;CLK_CLKSEL3_SC5SEL_Pos)      </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2751ddd875befb23f3d7cc7984109518">  260</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_SC5SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL3_SC5SEL_Pos)      </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76d2cf6869a34476c1bfc527d91f1922">  262</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_I2S0SEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL3_I2S0SEL_Pos)       </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadd835bf8eb1419e6dc43a2f64fc56076">  263</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_I2S0SEL_PLL            (0x1UL&lt;&lt;CLK_CLKSEL3_I2S0SEL_Pos)      </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga921c1d52cac6ed78a5a5b54ebe31e6c8">  264</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_I2S0SEL_PCLK           (0x2UL&lt;&lt;CLK_CLKSEL3_I2S0SEL_Pos)      </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga96d85680419824fea285261b1febf1b9">  265</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_I2S0SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL3_I2S0SEL_Pos)      </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga263f171a877c31aa6be332ffaa201dc2">  267</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_I2S1SEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL3_I2S1SEL_Pos)    </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab5bb65ed400ef97889983c67e731679c">  268</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_I2S1SEL_PLL            (0x1UL&lt;&lt;CLK_CLKSEL3_I2S1SEL_Pos)      </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa1f69e3f142f7b8889beb448c39b1a5d">  269</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_I2S1SEL_PCLK           (0x2UL&lt;&lt;CLK_CLKSEL3_I2S1SEL_Pos)      </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5fd25174d9188947d1e172f2459720c2">  270</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL3_I2S1SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL3_I2S1SEL_Pos)      </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/*  CLKDIV0 constant definitions.                                                                          */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34235aeb4ed746b74b8c10d074f82e41">  275</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV0_HCLK(x)    (((x)-1) &lt;&lt; CLK_CLKDIV0_HCLKDIV_Pos)    </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaea296a5222cd982d4516480976cca2d8">  276</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV0_USB(x)     (((x)-1) &lt;&lt; CLK_CLKDIV0_USBHDIV_Pos)    </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">  277</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV0_UART(x)    (((x)-1) &lt;&lt; CLK_CLKDIV0_UARTDIV_Pos)      </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9982c0235f70129985d573ed0204496a">  278</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV0_ADC(x)     (((x)-1) &lt;&lt; CLK_CLKDIV0_ADCDIV_Pos)     </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga19e460ec219d7a6f2eefedc0c6ea2bc7">  279</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV0_SDH(x)     (((x)-1) &lt;&lt; CLK_CLKDIV0_SDHDIV_Pos)     </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/*  CLKDIV1 constant definitions.                                                                          */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf878a451adf9b0d873a1a6e791ddb47f">  284</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV1_SC0(x)  (((x)-1) &lt;&lt; CLK_CLKDIV1_SC0DIV_Pos) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27b71ae94679e6d112a838c66318680a">  285</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV1_SC1(x)  (((x)-1) &lt;&lt; CLK_CLKDIV1_SC1DIV_Pos) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41323bad34441b6d6bd16f1f5c58a892">  286</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV1_SC2(x)  (((x)-1) &lt;&lt; CLK_CLKDIV1_SC2DIV_Pos) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1bbeef37a330c8cde4ef86dd494e0e29">  287</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV1_SC3(x)  (((x)-1) &lt;&lt; CLK_CLKDIV1_SC3DIV_Pos) </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/*  CLKDIV2 constant definitions.                                                                          */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4715483299d55e9d091cd225567366c8">  292</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV2_SC4(x)  (((x)-1) &lt;&lt; CLK_CLKDIV2_SC4DIV_Pos) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f3caf937750af9e93229a91771945d3">  293</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV2_SC5(x)  (((x)-1) &lt;&lt; CLK_CLKDIV2_SC5DIV_Pos) </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/*  CLKDIV3 constant definitions.                                                                          */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0a5370540ebec5b3107bf4b3810b6db0">  298</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV3_CAP(x)      (((x)-1) &lt;&lt; CLK_CLKDIV3_CAPDIV_Pos) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa104c33b8d94e0d445db60d84490506e">  299</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV3_VSENSE(x)   (((x)-1) &lt;&lt; CLK_CLKDIV3_VSENSEDIV_Pos) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga94d4bc13ee04c0fe820736b6d8e43272">  300</a></span>&#160;<span class="preprocessor">#define CLK_CLKDIV3_EMAC(x)  (((x)-1) &lt;&lt; CLK_CLKDIV3_EMACDIV_Pos) </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/*  MODULE constant definitions.                                                                           */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">  306</a></span>&#160;<span class="preprocessor">#define MODULE_APBCLK(x)                   ((x &gt;&gt;30) &amp; 0x3)    </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">  307</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL(x)                   ((x &gt;&gt;28) &amp; 0x3)    </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">  308</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Msk(x)               ((x &gt;&gt;25) &amp; 0x7)    </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">  309</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Pos(x)               ((x &gt;&gt;20) &amp; 0x1f)   </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">  310</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV(x)                   ((x &gt;&gt;18) &amp; 0x3)    </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">  311</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Msk(x)               ((x &gt;&gt;10) &amp; 0xff)   </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">  312</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Pos(x)               ((x &gt;&gt;5 ) &amp; 0x1f)   </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">  313</a></span>&#160;<span class="preprocessor">#define MODULE_IP_EN_Pos(x)                ((x &gt;&gt;0 ) &amp; 0x1f)   </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">  314</a></span>&#160;<span class="preprocessor">#define MODULE_NoMsk                       0x0                 </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68eddd535923d17ddbc8bb03bab70b3b">  315</a></span>&#160;<span class="preprocessor">#define NA                                 MODULE_NoMsk        </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga058b6fe8b3177be8d5031245d52605e2">  317</a></span>&#160;<span class="preprocessor">#define MODULE_APBCLK_ENC(x)               (((x) &amp; 0x03) &lt;&lt; 30)   </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae21a33afd5ae9ff3dbc4dd818bade8fe">  318</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_ENC(x)               (((x) &amp; 0x03) &lt;&lt; 28)   </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86bbe2d7863858d8fbaf6f3e36279ac4">  319</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Msk_ENC(x)           (((x) &amp; 0x07) &lt;&lt; 25)   </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8114dc240d230371500f4d95ac2222">  320</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Pos_ENC(x)           (((x) &amp; 0x1f) &lt;&lt; 20)   </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8eb02ca5a5a7647f4d9b7a09589ea906">  321</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_ENC(x)               (((x) &amp; 0x03) &lt;&lt; 18)   </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac10fc419fc00af3430d8e8d8beccf927">  322</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Msk_ENC(x)           (((x) &amp; 0xff) &lt;&lt; 10)   </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53ae78be36ca1ab74a7f2f7a604644de">  323</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Pos_ENC(x)           (((x) &amp; 0x1f) &lt;&lt;  5)   </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">  324</a></span>&#160;<span class="preprocessor">#define MODULE_IP_EN_Pos_ENC(x)            (((x) &amp; 0x1f) &lt;&lt;  0)   </span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="comment">/*--------------------------------------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/*   AHBCLK/APBCLK(2) | CLKSEL(2) | CLKSEL_Msk(3) |    CLKSEL_Pos(5)    | CLKDIV(2) | CLKDIV_Msk(8) |     CLKDIV_Pos(5)  |  IP_EN_Pos(5)*/</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/*--------------------------------------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b4aed1e44d508f4cec4c2fa010e87a4">  328</a></span>&#160;<span class="preprocessor">#define PDMA_MODULE      ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_PDMACKEN_Pos)    </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b2830e9edec3742c92ebd5269dbf9bc">  329</a></span>&#160;<span class="preprocessor">#define ISP_MODULE       ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_ISPCKEN_Pos)     </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe4187a4e267e7edace715cb53ca2f4b">  330</a></span>&#160;<span class="preprocessor">#define EBI_MODULE       ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_EBICKEN_Pos)     </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabad030614b3c2889e90b8364b3aa2d76">  331</a></span>&#160;<span class="preprocessor">#define USBH_MODULE      ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(1&lt;&lt;25)           |( 8&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 4&lt;&lt;5)|CLK_AHBCLK_USBHCKEN_Pos)    </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga890dac6a1fdf48db8aed9a0d44e62b5a">  332</a></span>&#160;<span class="preprocessor">#define EMAC_MODULE      ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|(10&lt;&lt;20)|(3&lt;&lt;18)|(0xFF&lt;&lt;10)        |(16&lt;&lt;5)|CLK_AHBCLK_EMACCKEN_Pos)    </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga93b4027ade69d269e7578e5a5c688e0f">  333</a></span>&#160;<span class="preprocessor">#define SDH_MODULE       ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(3&lt;&lt;25)           |(20&lt;&lt;20)|(0&lt;&lt;18)|(0xFF&lt;&lt;10)        |(24&lt;&lt;5)|CLK_AHBCLK_SDHCKEN_Pos)     </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6e26144a3f4ce1af2e6676332778f87c">  334</a></span>&#160;<span class="preprocessor">#define CRC_MODULE       ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_CRCCKEN_Pos)     </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86c3ab22a0752716954a4d70ed1b6801">  335</a></span>&#160;<span class="preprocessor">#define CAP_MODULE       ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(3&lt;&lt;25)           |(16&lt;&lt;20)|(3&lt;&lt;18)|(0xFF&lt;&lt;10)        |( 0&lt;&lt;5)|CLK_AHBCLK_CAPCKEN_Pos)     </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga62c3bd37a085317866fddaf444efc530">  336</a></span>&#160;<span class="preprocessor">#define SEN_MODULE       ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(3&lt;&lt;18)|(0xFF&lt;&lt;10)        |( 8&lt;&lt;5)|CLK_AHBCLK_SENCKEN_Pos)     </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa9b7b984d95cd99a6bf99713428a613">  337</a></span>&#160;<span class="preprocessor">#define USBD_MODULE      ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_USBDCKEN_Pos)    </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga478833bd89e0b79fc23cc8975cc9b6ac">  338</a></span>&#160;<span class="preprocessor">#define CRPT_MODULE      ((0UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_CRPTCKEN_Pos)    </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">  340</a></span>&#160;<span class="preprocessor">#define WDT_MODULE       ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_WDTCKEN_Pos)    </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">  341</a></span>&#160;<span class="preprocessor">#define WWDT_MODULE      ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |(30&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_WDTCKEN_Pos)    </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">  342</a></span>&#160;<span class="preprocessor">#define RTC_MODULE       ((1UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_RTCCKEN_Pos)    </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">  343</a></span>&#160;<span class="preprocessor">#define TMR0_MODULE      ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_TMR0CKEN_Pos)   </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">  344</a></span>&#160;<span class="preprocessor">#define TMR1_MODULE      ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_TMR1CKEN_Pos)   </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">  345</a></span>&#160;<span class="preprocessor">#define TMR2_MODULE      ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(7&lt;&lt;25)           |(16&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_TMR2CKEN_Pos)   </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">  346</a></span>&#160;<span class="preprocessor">#define TMR3_MODULE      ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(7&lt;&lt;25)           |(20&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_TMR3CKEN_Pos)   </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">  347</a></span>&#160;<span class="preprocessor">#define CLKO_MODULE      ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |(28&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_CLKOCKEN_Pos)   </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga98d02399c4cf4d6a6a88dbfa3d007613">  348</a></span>&#160;<span class="preprocessor">#define ACMP_MODULE      ((1UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_ACMPCKEN_Pos)   </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">  349</a></span>&#160;<span class="preprocessor">#define I2C0_MODULE      ((1UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_I2C0CKEN_Pos)   </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">  350</a></span>&#160;<span class="preprocessor">#define I2C1_MODULE      ((1UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_I2C1CKEN_Pos)   </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaed5a9461ee34a7a2a41667a92f3067f5">  351</a></span>&#160;<span class="preprocessor">#define I2C2_MODULE      ((1UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_I2C2CKEN_Pos)   </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ac2d9e14aca66b47f3d69cc1a56c35d">  352</a></span>&#160;<span class="preprocessor">#define I2C3_MODULE      ((1UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_I2C3CKEN_Pos)   </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">  353</a></span>&#160;<span class="preprocessor">#define SPI0_MODULE      ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(1&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_SPI0CKEN_Pos)   </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">  354</a></span>&#160;<span class="preprocessor">#define SPI1_MODULE      ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(1&lt;&lt;25)           |( 5&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_SPI1CKEN_Pos)   </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae86f6834ba2d7cf57fa9878ef36711c1">  355</a></span>&#160;<span class="preprocessor">#define SPI2_MODULE      ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(1&lt;&lt;25)           |( 6&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_SPI2CKEN_Pos)   </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27aebc2314ec3517afc47bbf379a116e">  356</a></span>&#160;<span class="preprocessor">#define SPI3_MODULE      ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(1&lt;&lt;25)           |( 7&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_SPI3CKEN_Pos)   </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">  357</a></span>&#160;<span class="preprocessor">#define UART0_MODULE     ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |(24&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK0_UART0CKEN_Pos)  </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">  358</a></span>&#160;<span class="preprocessor">#define UART1_MODULE     ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |(24&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK0_UART1CKEN_Pos)  </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae429a35dcaf128f08bf0d4fcd939ea77">  359</a></span>&#160;<span class="preprocessor">#define UART2_MODULE     ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |(24&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK0_UART2CKEN_Pos)  </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac1def9d3a5b3bb318f5965dd5f4c4838">  360</a></span>&#160;<span class="preprocessor">#define UART3_MODULE     ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |(24&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK0_UART3CKEN_Pos)  </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga156d0aaaf96d23cb4eb6205baa9662c4">  361</a></span>&#160;<span class="preprocessor">#define UART4_MODULE     ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |(24&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK0_UART4CKEN_Pos)  </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6ef41ab612c28499de2494a2e996b207">  362</a></span>&#160;<span class="preprocessor">#define UART5_MODULE     ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |(24&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK0_UART5CKEN_Pos)  </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaecc1f5f14a47fbc997634f7134074f6c">  363</a></span>&#160;<span class="preprocessor">#define CAN0_MODULE      ((1UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_CAN0CKEN_Pos)   </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae6ccc2a83c7c33a976d66c0d7a1086a3">  364</a></span>&#160;<span class="preprocessor">#define CAN1_MODULE      ((1UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_CAN1CKEN_Pos)   </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad81c16b440caff5ea49a057ff91037c9">  365</a></span>&#160;<span class="preprocessor">#define OTG_MODULE       ((1UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_OTGCKEN_Pos)    </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">  366</a></span>&#160;<span class="preprocessor">#define ADC_MODULE       ((1UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(0xFF&lt;&lt;10)        |(16&lt;&lt;5)|CLK_APBCLK0_ADCCKEN_Pos)    </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga72c678889fa7591b98f8d802858ed50b">  367</a></span>&#160;<span class="preprocessor">#define I2S0_MODULE      ((1UL&lt;&lt;30)|(3&lt;&lt;28)|(3&lt;&lt;25)           |(16&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_I2S0CKEN_Pos)   </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2e55afa459adde3b3e064d748a9c246d">  368</a></span>&#160;<span class="preprocessor">#define I2S1_MODULE      ((1UL&lt;&lt;30)|(3&lt;&lt;28)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_I2S1CKEN_Pos)   </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaee87474eb18b0804cb699f25e616fe33">  369</a></span>&#160;<span class="preprocessor">#define PS2_MODULE       ((1UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK0_PS2CKEN_Pos)    </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">  371</a></span>&#160;<span class="preprocessor">#define SC0_MODULE       ((2UL&lt;&lt;30)|(3&lt;&lt;28)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(1&lt;&lt;18)|(0xFF&lt;&lt;10)        |( 0&lt;&lt;5)|CLK_APBCLK1_SC0CKEN_Pos)    </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad64da455968e6741c3b5be6aa65be0aa">  372</a></span>&#160;<span class="preprocessor">#define SC1_MODULE       ((2UL&lt;&lt;30)|(3&lt;&lt;28)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(1&lt;&lt;18)|(0xFF&lt;&lt;10)        |( 8&lt;&lt;5)|CLK_APBCLK1_SC1CKEN_Pos)    </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2f8c806c5e0c888a59099bb08ae2237">  373</a></span>&#160;<span class="preprocessor">#define SC2_MODULE       ((2UL&lt;&lt;30)|(3&lt;&lt;28)|(3&lt;&lt;25)           |( 4&lt;&lt;20)|(1&lt;&lt;18)|(0xFF&lt;&lt;10)        |(16&lt;&lt;5)|CLK_APBCLK1_SC2CKEN_Pos)    </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gace9495de0f1b7c38d0769cce30cfcd85">  374</a></span>&#160;<span class="preprocessor">#define SC3_MODULE       ((2UL&lt;&lt;30)|(3&lt;&lt;28)|(3&lt;&lt;25)           |( 6&lt;&lt;20)|(1&lt;&lt;18)|(0xFF&lt;&lt;10)        |(24&lt;&lt;5)|CLK_APBCLK1_SC3CKEN_Pos)    </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3c5b2e5f44cb8d0545511f9cd72f1b96">  375</a></span>&#160;<span class="preprocessor">#define SC4_MODULE       ((2UL&lt;&lt;30)|(3&lt;&lt;28)|(3&lt;&lt;25)           |( 8&lt;&lt;20)|(2&lt;&lt;18)|(0xFF&lt;&lt;10)        |( 0&lt;&lt;5)|CLK_APBCLK1_SC4CKEN_Pos)    </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa9a2616da6438345439e6b71f13d023e">  376</a></span>&#160;<span class="preprocessor">#define SC5_MODULE       ((2UL&lt;&lt;30)|(3&lt;&lt;28)|(3&lt;&lt;25)           |(10&lt;&lt;20)|(2&lt;&lt;18)|(0xFF&lt;&lt;10)        |( 8&lt;&lt;5)|CLK_APBCLK1_SC5CKEN_Pos)    </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga508d1cfc56f09f4fbf4df14afe35a459">  377</a></span>&#160;<span class="preprocessor">#define I2C4_MODULE      ((2UL&lt;&lt;30)|(0&lt;&lt;28)|(0&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_I2C4CKEN_Pos)   </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac60f59b6fd999c60d6f65f951c138227">  378</a></span>&#160;<span class="preprocessor">#define PWM0CH01_MODULE  ((2UL&lt;&lt;30)|(2&lt;&lt;28)|(7&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_PWM0CH01CKEN_Pos) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd5c36458e77ba5121d982b76cf6e706">  379</a></span>&#160;<span class="preprocessor">#define PWM0CH23_MODULE  ((2UL&lt;&lt;30)|(2&lt;&lt;28)|(7&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_PWM0CH23CKEN_Pos) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7b8504eb72898c278e72b92074c0f61b">  380</a></span>&#160;<span class="preprocessor">#define PWM0CH45_MODULE  ((2UL&lt;&lt;30)|(2&lt;&lt;28)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_PWM0CH45CKEN_Pos) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga924d4ed3c0ef8c7381ea9b3f0055a812">  381</a></span>&#160;<span class="preprocessor">#define PWM1CH01_MODULE  ((2UL&lt;&lt;30)|(2&lt;&lt;28)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_PWM1CH01CKEN_Pos) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa64bf1bbbb329f2835b6288e337c6aba">  382</a></span>&#160;<span class="preprocessor">#define PWM1CH23_MODULE  ((2UL&lt;&lt;30)|(2&lt;&lt;28)|(7&lt;&lt;25)           |(16&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_PWM1CH2345CKEN_Pos) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga19cde6d22b4ebb9c26af5f85898aac40">  383</a></span>&#160;<span class="preprocessor">#define PWM1CH45_MODULE  ((2UL&lt;&lt;30)|(2&lt;&lt;28)|(7&lt;&lt;25)           |(20&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_PWM1CH2345CKEN_Pos) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0fefc4d8a090198fb713e3639cd80f77">  384</a></span>&#160;<span class="preprocessor">#define QEI0_MODULE      ((2UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_QEI0CKEN_Pos)   </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76694b4ce921408f5fea99a7230bf237">  385</a></span>&#160;<span class="preprocessor">#define QEI1_MODULE      ((2UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_QEI1CKEN_Pos)   </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga44708873658e399cb817597b3b087d9d">  386</a></span>&#160;<span class="preprocessor">#define ECAP0_MODULE     ((2UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_ECAP0CKEN_Pos)  </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadba0dbf645162976ac9732002d4d028b">  387</a></span>&#160;<span class="preprocessor">#define ECAP1_MODULE     ((2UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_ECAP1CKEN_Pos)  </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga692820820959a34a41086ec66fecad8f">  388</a></span>&#160;<span class="preprocessor">#define EPWM0_MODULE     ((2UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_EPWM0CKEN_Pos)  </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9471260d60db550c0bc9da8a0c4ad583">  389</a></span>&#160;<span class="preprocessor">#define EPWM1_MODULE     ((2UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_EPWM1CKEN_Pos)  </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafd35bb6c1aada9261bedd6d45a0be1cd">  390</a></span>&#160;<span class="preprocessor">#define OPA_MODULE       ((2UL&lt;&lt;30)|(0&lt;&lt;28)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK1_OPACKEN_Pos)    </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadf8bb2406397ef37a68d08dd1eb5fbe5">  391</a></span>&#160;<span class="preprocessor">#define EADC_MODULE      ((2UL&lt;&lt;30)|(1&lt;&lt;28)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(0xFF&lt;&lt;10)        |(16&lt;&lt;5)|CLK_APBCLK1_EADCCKEN_Pos)   </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group NUC472_442_CLK_EXPORTED_CONSTANTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga15c5a1cc055a26e3da00d8dc66f05e66">CLK_GetPCLKFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a>(uint32_t u32Hclk);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a>(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a>(uint32_t u32ClkSrc);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a>(uint32_t u32ClkMask);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a>(uint32_t u32ClkMask);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a>(uint32_t u32ModuleIdx);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a>(uint32_t u32ModuleIdx);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(uint32_t u32PllClkSrc, uint32_t u32PllFreq);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">CLK_SysTickDelay</a>(uint32_t us);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(uint32_t u32ClkMask);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a>(uint32_t u32ClkSrc, uint32_t u32Count);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; <span class="comment">/* end of group NUC472_442_CLK_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; <span class="comment">/* end of group NUC472_442_CLK_Driver */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160; <span class="comment">/* end of group NUC472_442_Device_Driver */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#endif //__CLK_H__</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2013 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa8a05b75aaf31c9e66d353902271a751"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a></div><div class="ttdeci">void CLK_DisablePLL(void)</div><div class="ttdoc">This function disable PLL.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00773">clk.c:773</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga620c121e9147b128081654d9552efe15"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a></div><div class="ttdeci">uint32_t CLK_WaitClockReady(uint32_t u32ClkMask)</div><div class="ttdoc">This function check selected clock source status.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00826">clk.c:826</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">This function get PLL frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00164">clk.c:164</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58ebca80b6dad0a35cbabc28cf910506"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a></div><div class="ttdeci">void CLK_DisableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function disable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00640">clk.c:640</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae4dc253bdbb63c0044d71cb37256cf3d"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a></div><div class="ttdeci">void CLK_EnableSysTick(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="ttdoc">Enable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00853">clk.c:853</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaeb2dbdffa8c62523cffa7116afbc3297"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a></div><div class="ttdeci">uint32_t CLK_SetCoreClock(uint32_t u32Hclk)</div><div class="ttdoc">Set HCLK frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00208">clk.c:208</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8a4f26f4731fdca63af252773ee72088"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a></div><div class="ttdeci">void CLK_PowerDown(void)</div><div class="ttdoc">Enter to Power-down mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00073">clk.c:73</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gadfcb464858fe9270881d9edf102b9ed1"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a></div><div class="ttdeci">void CLK_EnableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function enable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00484">clk.c:484</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga31f678693e1aadf43a190c1e40f3cbc9"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a></div><div class="ttdeci">void CLK_DisableCKO(void)</div><div class="ttdoc">Disable frequency output function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00032">clk.c:32</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5ab15677ea51c3099b27f42dc4b6fcb2"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">CLK_SysTickDelay</a></div><div class="ttdeci">void CLK_SysTickDelay(uint32_t us)</div><div class="ttdoc">This function execute delay function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00800">clk.c:800</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gab1a48f2301aa652d88d9235674183a24"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a></div><div class="ttdeci">void CLK_SetHCLK(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set HCLK clock source and HCLK clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00267">clk.c:267</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gada76aad06147856dad5f349704112611"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a></div><div class="ttdeci">void CLK_SetModuleClock(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set selected module clock source and module clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00454">clk.c:454</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1ce2943c698a17c51766cf77e1353bf8"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a></div><div class="ttdeci">void CLK_SetSysTickClockSrc(uint32_t u32ClkSrc)</div><div class="ttdoc">This function set SysTick clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00788">clk.c:788</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gafa5076ef7010baaa621da89225c14e57"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetHXTFreq(void)</div><div class="ttdoc">Get external high speed crystal clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00116">clk.c:116</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga15c5a1cc055a26e3da00d8dc66f05e66"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga15c5a1cc055a26e3da00d8dc66f05e66">CLK_GetPCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetPCLKFreq(void)</div><div class="ttdoc">This function get PCLK frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00102">clk.c:102</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0920dc6df8ce954838d45072f075b347"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a></div><div class="ttdeci">void CLK_Idle(void)</div><div class="ttdoc">Enter to Idle mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00085">clk.c:85</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5241b9593cac6dd5412d350c0e571e51"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a></div><div class="ttdeci">void CLK_EnableCKO(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="ttdoc">This function enable frequency divider module clock, enable frequency divider clock function and conf...</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00056">clk.c:56</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa95d8368f13a4b774dffbf895c750e64"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a></div><div class="ttdeci">uint32_t CLK_GetCPUFreq(void)</div><div class="ttdoc">Get CPU frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00154">clk.c:154</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">Get HCLK frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00143">clk.c:143</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad9d846aeb8260e9b9ea4063647244252"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a></div><div class="ttdeci">void CLK_DisableSysTick(void)</div><div class="ttdoc">Disable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00880">clk.c:880</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga517b9f3157919153e56c85ffb9ccd0ab"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a></div><div class="ttdeci">void CLK_EnableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function enable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00569">clk.c:569</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga70068a9cb9cc8099f56423a99a0dafcc"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetLXTFreq(void)</div><div class="ttdoc">Get external low speed crystal clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00129">clk.c:129</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad7fcb315221079b3c5ebf800253ffee8"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a></div><div class="ttdeci">void CLK_DisableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function disable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00498">clk.c:498</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga2c1d77ec5103fe51b332f3398d434d7f"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a></div><div class="ttdeci">uint32_t CLK_EnablePLL(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="ttdoc">This function set PLL frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00653">clk.c:653</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Nov 11 2019 17:06:24 for NUC472/NUC442 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
