# stopWatch_VHDL
Stopwatch from 00.00 -> 99.99 seconds using VHDL tested on Seven segments LCD in Digilent Cool Runner II Cpld and Xilink Spartan 6 FPGA Platforms.

![vhdl_jesusjosenavarretebaca](https://user-images.githubusercontent.com/21239660/83376315-21be6c80-a38f-11ea-9dd5-714ba20c42d6.jpg)

