Java HotSpot(TM) 64-Bit Server VM warning: ignoring option MaxPermSize=1g; support was removed in 8.0
Picked up _JAVA_OPTIONS: -Xss8192k
[0m[[0minfo[0m] [0mLoading global plugins from /home/yaqiz/.sbt/0.13/plugins[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/yaqiz/pir/project[0m
[0m[[0minfo[0m] [0mSet current project to default-675fdc (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mSet current project to apps (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mCompiling 2 Scala sources to /home/yaqiz/pir/prism/target/scala-2.12/classes...[0m
[0m[[0minfo[0m] [0mCompiling 2 Scala sources to /home/yaqiz/pir/pir/target/scala-2.12/classes...[0m
[0m[[0minfo[0m] [0mRunning GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1 --out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p --debug --mapping=true --load-pir=false --save-pir=false --net=p2p --psim=true --psim-out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p --run-psim=false --trace=true --ctrl=true --bp=false --stat=true --arch=MyDesign --row=16 --col=8 --argin=64 --tokenout=32 --vfifo=4 --fifo-depth=20[0m
[pir] args=[--load-pir=false, --run-psim=true, --trace=true, --net=p2p, --stat=true, --psim-timeout=100000000, --vfifo=4, --row=8, --col=8, --topo=mesh, --routing-algo=dor, --mapping=true, --splitting=true, --save-pir=true, --load-spade=false, --save-spade=false, --splitting-algo=alias_weighted_igraph, --ctrl=true, --bp=false, --snapint=10, --snapshot=false, --dot=true, --psim=true, --arch=MyDesign, --nn=false, --dag=true, --pattern=checkerboard, --argin=20, --argout=4, --tokenout=5, --fifo-depth=10, --vc=10, --routing-cost=H-hop, --out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p, --debug, --mapping=true, --load-pir=false, --save-pir=false, --net=p2p, --psim=true, --psim-out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p, --run-psim=false, --trace=true, --ctrl=true, --bp=false, --stat=true, --arch=MyDesign, --row=16, --col=8, --argin=64, --tokenout=32, --vfifo=4, --fifo-depth=20]
[pir] Output directory set to [36m/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p[0m
[pir] Finishing graph construction for GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1
[pir] Configuring spade MyDesign ...
New design elapsed time: 1819.691ms
[pir] Running 0-TestTraversal ...[pir] Finished 0-TestTraversal in 474.11485ms
[pir] Running 1-ControlPropogation ...[pir] Finished 1-ControlPropogation in 6.865055ms
[pir] Running 2-FringeElaboration ...[pir] Finished 2-FringeElaboration in 106.649926ms
[pir] Running 3-PIRIRDotCodegen ...[pir] Finished 3-PIRIRDotCodegen to [36mtop1.dot[0m in 473.411193ms
[pir] Running 4-DeadCodeElimination ...[pir] Finished 4-DeadCodeElimination in 1052.461859ms
[pir] Running 5-ConstantExpressionEvaluation ...[pir] Finished 5-ConstantExpressionEvaluation in 224.184016ms
[pir] Running 6-ControlPropogation ...[pir] Finished 6-ControlPropogation in 2.259721ms
[pir] Running 7-IRCheck ...[pir] Finished 7-IRCheck in 718.509856ms
[pir] Running 8-PIRPrinter ...[pir] Finished 8-PIRPrinter to [36mIR1.txt[0m in 322.84008ms
[pir] Running 9-PIRIRDotCodegen ...[pir] Finished 9-PIRIRDotCodegen to [36mtop2.dot[0m in 286.610471ms
[pir] Running 10-UnrollingTransformer ...[pir] Finished 10-UnrollingTransformer in 50.856221ms
[pir] Running 11-PIRIRDotCodegen ...[pir] Finished 11-PIRIRDotCodegen to [36mtop3.dot[0m in 270.512298ms
[pir] Running 12-CUInsertion ...[pir] Finished 12-CUInsertion in 64.307485ms
[pir] Running 13-AccessPulling ...[pir] Finished 13-AccessPulling in 1587.379939ms
[pir] Running 14-DeadCodeElimination ...[pir] Finished 14-DeadCodeElimination in 417.619304ms
[pir] Running 15-PIRIRDotCodegen ...[pir] Finished 15-PIRIRDotCodegen to [36mtop4.dot[0m in 196.558166ms
[pir] Running 16-SimpleIRDotCodegen ...[pir] Finished 16-SimpleIRDotCodegen to [36msimple1.dot[0m in 236.184858ms
[pir] Running 17-AccessLowering ...[pir] Finished 17-AccessLowering in 476.396164ms
[pir] Running 18-PIRIRDotCodegen ...[pir] Finished 18-PIRIRDotCodegen to [36mtop5.dot[0m in 882.081534ms
[pir] Running 19-MemoryAnalyzer ...[pir] Finished 19-MemoryAnalyzer in 149.762561ms
[pir] Running 20-ControllerRuntimeAnalyzer ...[pir] Finished 20-ControllerRuntimeAnalyzer in 199.840297ms
[pir] Running 21-CUStatistics ...[pir] Finished 21-CUStatistics to [36mstat.json[0m in 480.338273ms
[pir] Running 22-IgraphPartioner ...[pir] Finished 22-IgraphPartioner in 1642.414335ms
[pir] Running 23-PIRIRDotCodegen ...[pir] Finished 23-PIRIRDotCodegen to [36mtop6.dot[0m in 850.691832ms
[pir] Running 24-SimpleIRDotCodegen ...[pir] Finished 24-SimpleIRDotCodegen to [36msimple2.dot[0m in 228.540102ms
[pir] Running 25-ControllerDotCodegen ...[pir] Finished 25-ControllerDotCodegen to [36mcontroller1.dot[0m in 1390.495257ms
[pir] Running 26-RouteThroughElimination ...[pir] Finished 26-RouteThroughElimination in 3634.957435ms
[pir] Running 27-DeadCodeElimination ...[pir] Finished 27-DeadCodeElimination in 1554.296967ms
[pir] Running 28-ControllerDotCodegen ...[pir] Finished 28-ControllerDotCodegen to [36mcontroller2.dot[0m in 1089.054285ms
[pir] Running 29-PIRIRDotCodegen ...[pir] Finished 29-PIRIRDotCodegen to [36mtop7.dot[0m in 749.535658ms
[pir] Running 30-SimpleIRDotCodegen ...[pir] Finished 30-SimpleIRDotCodegen to [36msimple3.dot[0m in 173.944039ms
[pir] Running 31-PIRPrinter ...[pir] Finished 31-PIRPrinter to [36mIR2.txt[0m in 631.072394ms
[pir] Running 32-IRCheck ...[pir] Finished 32-IRCheck in 21.115712ms
[pir] Running 33-ContextInsertion ...[pir] Finished 33-ContextInsertion in 80.781766ms
[pir] Running 34-PIRIRDotCodegen ...[pir] Finished 34-PIRIRDotCodegen to [36mtop8.dot[0m in 985.980328ms
[pir] Running 35-MemoryAnalyzer ...[pir] Finished 35-MemoryAnalyzer in 113.626826ms
[pir] Running 36-ControlAllocation ...[pir] Finished 36-ControlAllocation in 6214.362169ms
[pir] Running 37-ControlRegInsertion ...[pir] Finished 37-ControlRegInsertion in 275.72851ms
[pir] Running 38-MemoryAnalyzer ...[pir] Finished 38-MemoryAnalyzer in 282.659485ms
[pir] Running 39-PIRIRDotCodegen ...[pir] Finished 39-PIRIRDotCodegen to [36mtop9.dot[0m in 4531.059174ms
[pir] Running 40-ControlAllocation ...[pir] Finished 40-ControlAllocation in 2825.174813ms
[pir] Running 41-DeadCodeElimination ...[pir] Finished 41-DeadCodeElimination in 6414.719462ms
[pir] Running 42-PIRIRDotCodegen ...[pir] Finished 42-PIRIRDotCodegen to [36mtop10.dot[0m in 3512.163978ms
[pir] Running 43-ControlLowering ...[pir] Finished 43-ControlLowering in 565.645869ms
[pir] Running 44-PIRIRDotCodegen ...[pir] Finished 44-PIRIRDotCodegen to [36mtop11.dot[0m in 5535.282917ms
[pir] Running 45-IRCheck ...[pir] Finished 45-IRCheck in 325.635488ms
[pir] Running 46-ControllerPrinter ...[pir] Finished 46-ControllerPrinter to [36mcontroller.txt[0m in 751.20278ms
[pir] Running 47-CUStatistics ...[pir] =========== Post-splitting CU Statistics ==================
[pir] 
[pir] number of cus=52
[pir] number of ocu = 1
[pir] - cin (1.00,1.00,1.00) sin (0.00,0.00,0.00) vin (0.00,0.00,0.00)
[pir] - cout (1.00,1.00,1.00) sout (0.00,0.00,0.00) vout (0.00,0.00,0.00)
[pir] - stages (0.00,0.00,0.00)
[pir] number of pcu = 11
[pir] - cin (0.00,0.00,0.00) sin (0.00,0.09,1.00) vin (1.00,2.91,5.00)
[pir] - cout (0.00,0.00,0.00) sout (0.00,0.00,0.00) vout (1.00,1.09,2.00)
[pir] - stages (1.00,2.45,6.00)
[pir] number of dag = 5
[pir] - cin (0.00,0.00,0.00) sin (1.00,1.40,2.00) vin (0.00,0.00,0.00)
[pir] - cout (0.00,0.00,0.00) sout (2.00,2.00,2.00) vout (0.00,0.00,0.00)
[pir] - stages (1.00,2.60,5.00)
[pir] number of pmu = 29
[pir] - cin (0.00,0.00,0.00) sin (0.00,0.31,1.00) vin (1.00,1.14,2.00)
[pir] - cout (0.00,0.00,0.00) sout (0.00,0.00,0.00) vout (1.00,1.10,4.00)
[pir] - stages (0.00,1.38,4.00)
[pir] number of dfg = 5
[pir] - cin (0.00,0.00,0.00) sin (2.00,2.00,2.00) vin (0.00,0.20,1.00)
[pir] - cout (0.00,0.20,1.00) sout (0.00,0.00,0.00) vout (0.00,0.80,1.00)
[pir] - stages (0.00,0.00,0.00)
[pir] number of afg = 1
[pir] - cin (1.00,1.00,1.00) sin (0.00,0.00,0.00) vin (0.00,0.00,0.00)
[pir] - cout (0.00,0.00,0.00) sout (6.00,6.00,6.00) vout (0.00,0.00,0.00)
[pir] - stages (0.00,0.00,0.00)
[pir] PCU usage = 12 / 63 (19.05%)
[pir] PMU usage = 29 / 64 (45.31%)
[pir] MC usage = 5 / 32 (15.63%)
[pir] Total usage = 17 / 159 (10.69%)
[pir] Finished 47-CUStatistics to [36mstat.json[0m in 495.143474ms
[pir] Running 48-PlastisimTraceCodegen ...[[33mcommand[0m] mkdir -p /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p/traces
[[33mcommand[0m] mkdir -p /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p/trace_classes
[[33mtrace[0m] /home/yaqiz/pir/bin/run_trace /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p
[[33mtrace[0m] log in /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p/trace.log
[pir] Finished 48-PlastisimTraceCodegen to [36mgen_trace.scala[0m in 16496.784277ms
[pir] Running 49-PlastisimLinkAnalyzer ...[pir] Finished 49-PlastisimLinkAnalyzer in 10004.165513ms
[pir] Running 50-PlastisimDotCodegen ...[pir] Finished 50-PlastisimDotCodegen to [36mpsim.dot[0m in 4950.061201ms
[pir] Running 51-PlastisimCountCheck ...[pir] Finished 51-PlastisimCountCheck in 338.398317ms
[pir] Running 52-ControllerDotCodegen ...[pir] Finished 52-ControllerDotCodegen to [36mcontroller.dot[0m in 2987.247403ms
[pir] Running 53-PIRIRDotCodegen ...[pir] Finished 53-PIRIRDotCodegen to [36mtop.dot[0m in 5545.919006ms
[pir] Running 54-SimpleIRDotCodegen ...[pir] Finished 54-SimpleIRDotCodegen to [36msimple.dot[0m in 559.462532ms
[pir] Running 55-PIRPrinter ...[pir] Finished 55-PIRPrinter to [36mIR.txt[0m in 5368.153278ms
[pir] Running 56-CUPruning ...[pir] Finished 56-CUPruning in 2673.632343ms
[pir] Running 57-CUPlacer ...[[32msuccess[0m] CUPlacer succeeded
[pir] Finished 57-CUPlacer in 117.541536ms
[pir] Running 58-PIRNetworkDotCodegen ...[pir] Finished 58-PIRNetworkDotCodegen to [36mcontrol.dot[0m in 125.220118ms
[pir] Running 59-PIRNetworkDotCodegen ...[pir] Finished 59-PIRNetworkDotCodegen to [36mscalar.dot[0m in 119.147156ms
[pir] Running 60-PIRNetworkDotCodegen ...[pir] Finished 60-PIRNetworkDotCodegen to [36mvector.dot[0m in 108.047753ms
[pir] Running 61-TerminalCSVCodegen ...[pir] Finished 61-TerminalCSVCodegen to [36mnode.csv[0m in 371.969545ms
[pir] Running 62-LinkCSVCodegen ...[pir] Finished 62-LinkCSVCodegen to [36mlink.csv[0m in 5121.963633ms
[pir] Running 63-PlastisimDotCodegen ...[pir] Finished 63-PlastisimDotCodegen to [36mpsim.dot[0m in 5192.110978ms
[pir] Running 65-PlastisimConfigCodegen ...[[33mcommand[0m] ln -f /home/yaqiz/plastisim/configs/mesh_generic.cfg /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p/
[pir] To run simulation manually, use following command, or use --run-psim to launch simulation automatically
[pir] [33m/home/yaqiz/plastisim/plastisim -f /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p/config.psim -c 100000000[0m
[pir] Finished 65-PlastisimConfigCodegen to [36mconfig.psim[0m in 5036.031724ms
[0m[[32msuccess[0m] [0mTotal time: 142 s, completed Jul 21, 2018 4:39:30 PM[0m
Changing to config directory: /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_4_mp2_1_p2p
Added all names to the symbol table.
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 11
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 4
Set lat 1 from 0 to 5
Set lat 1 from 0 to 6
Set lat 1 from 0 to 7
Set lat 1 from 0 to 8
Set lat 1 from 0 to 9
Set lat 1 from 0 to 10
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
== Loading device model file '/home/yaqiz/plastisim/configs/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '/home/yaqiz/plastisim/configs/system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
Parsed definitions of all elements.
Total of 95 links:
  0: SRAM173
    
  1: DramAddress196
    
  2: RetimingFIFO2471
    
  3: RetimingFIFO1843
    
  4: RetimingFIFO1790
    
  5: RetimingFIFO2418
    
  6: RetimingFIFO2365
    
  7: RetimingFIFO2312
    
  8: RetimingFIFO2259
    
  9: RetimingFIFO3832
    
  10: RetimingFIFO3794
    
  11: RetimingFIFO3822
    
  12: RetimingFIFO3722
    
  13: RetimingFIFO2559
    
  14: RetimingFIFO2829
    
  15: RetimingFIFO3012
    
  16: RetimingFIFO3195
    
  17: RetimingFIFO3378
    
  18: RetimingFIFO2801
    
  19: RetimingFIFO2984
    
  20: RetimingFIFO3167
    
  21: RetimingFIFO3350
    
  22: RetimingFIFO3322
    
  23: RetimingFIFO3139
    
  24: RetimingFIFO2956
    
  25: RetimingFIFO2773
    
  26: RetimingFIFO2745
    
  27: RetimingFIFO2940
    
  28: RetimingFIFO3123
    
  29: RetimingFIFO3306
    
  30: RetimingFIFO3492
    
  31: RetimingFIFO3464
    
  32: RetimingFIFO3502
    
  33: RetimingFIFO3602
    
  34: RetimingFIFO3574
    
  35: RetimingFIFO3612
    
  36: RetimingFIFO3712
    
  37: RetimingFIFO3684
    
  38: DramAddress1215
    
  39: StreamOut264
    
  40: StreamOut187
    
  41: StreamOut93
    
  42: StreamOut1192
    
  43: StreamOut31
    
  44: RetimingFIFO2608_RetimingFIFO2633_RetimingFIFO2656_RetimingFIFO2679
    
  45: RetimingFIFO2617_RetimingFIFO2641_RetimingFIFO2664_RetimingFIFO2687
    
  46: RetimingFIFO2100_RetimingFIFO2129_RetimingFIFO2158_RetimingFIFO2187
    
  47: RetimingFIFO1984_RetimingFIFO2013_RetimingFIFO2042_RetimingFIFO2071
    
  48: SRAM387
    
  49: SRAM386
    
  50: SRAM21
    
  51: SRAM22
    
  52: SRAM23
    
  53: SRAM24
    
  54: SRAM25
    
  55: SRAM26
    
  56: SRAM27
    
  57: SRAM28
    
  58: SRAM380
    
  59: SRAM381
    
  60: SRAM382
    
  61: SRAM383
    
  62: SRAM384
    
  63: SRAM385
    
  64: StreamOut265
    
  65: StreamOut188
    
  66: StreamOut94
    
  67: StreamOut1193
    
  68: StreamOut32
    
  69: DramAddress290
    
  70: SRAM354
    
  71: SRAM353
    
  72: SRAM155
    
  73: SRAM154
    
  74: SRAM391
    
  75: SRAM390
    
  76: SRAM389
    
  77: SRAM388
    
  78: SRAM176
    
  79: SRAM175
    
  80: SRAM174
    
  81: SRAM177
    
  82: RetimingFIFO2481_RetimingFIFO2535
    
  83: RetimingFIFO1853_RetimingFIFO1907
    
  84: RetimingFIFO2839_RetimingFIFO2868
    
  85: RetimingFIFO3022_RetimingFIFO3051
    
  86: RetimingFIFO3205_RetimingFIFO3234
    
  87: RetimingFIFO3388_RetimingFIFO3417
    
  88: DramAddress42
    
  89: DramAddress104
    
  90: StreamIn1195
    
  91: ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294
    
  92: TokenOut1413
    
  93: StreamOut1194
    
  94: StreamIn266
    
Total of 85 nodes:
  0: CE7845
    [StreamOut32 *8 /1] [StreamOut31 *8 /1]  => [RetimingFIFO1984_RetimingFIFO2013_RetimingFIFO2042_RetimingFIFO2071] 
  1: CE7859
    [StreamOut94 *8 /1] [StreamOut93 *8 /1]  => [RetimingFIFO2100_RetimingFIFO2129_RetimingFIFO2158_RetimingFIFO2187] 
  2: CE7873
    [StreamOut188 *32 /1] [StreamOut187 *32 /1]  => [RetimingFIFO2559] 
  3: CE8485
    [RetimingFIFO2559 *1 /1]  => [SRAM173] 
  4: CE8475
    [SRAM173 *1024 /1]  => [RetimingFIFO3322] 
  5: CE8495
    [SRAM173 *1024 /1]  => [RetimingFIFO3139] 
  6: CE8505
    [SRAM173 *1024 /1]  => [RetimingFIFO2956] 
  7: CE8515
    [SRAM173 *1024 /1]  => [RetimingFIFO2773] 
  8: CE7887
    [StreamOut265 *8 /1] [StreamOut264 *8 /1]  => [StreamIn266] 
  9: CE8083
    [StreamIn266 *1 /1]  => [RetimingFIFO2617_RetimingFIFO2641_RetimingFIFO2664_RetimingFIFO2687] [RetimingFIFO2608_RetimingFIFO2633_RetimingFIFO2656_RetimingFIFO2679] 
  10: CE8537
    [RetimingFIFO2608_RetimingFIFO2633_RetimingFIFO2656_RetimingFIFO2679 *1 /1] [RetimingFIFO2617_RetimingFIFO2641_RetimingFIFO2664_RetimingFIFO2687 *1 /1]  => [SRAM174] 
  11: CE8525
    [SRAM174 *1024 /1]  => [RetimingFIFO2745] 
  12: CE8561
    [RetimingFIFO2608_RetimingFIFO2633_RetimingFIFO2656_RetimingFIFO2679 *1 /1] [RetimingFIFO2617_RetimingFIFO2641_RetimingFIFO2664_RetimingFIFO2687 *1 /1]  => [SRAM175] 
  13: CE8549
    [SRAM175 *1024 /1]  => [RetimingFIFO2940] 
  14: CE8585
    [RetimingFIFO2608_RetimingFIFO2633_RetimingFIFO2656_RetimingFIFO2679 *1 /1] [RetimingFIFO2617_RetimingFIFO2641_RetimingFIFO2664_RetimingFIFO2687 *1 /1]  => [SRAM176] 
  15: CE8573
    [SRAM176 *1024 /1]  => [RetimingFIFO3123] 
  16: CE8609
    [RetimingFIFO2608_RetimingFIFO2633_RetimingFIFO2656_RetimingFIFO2679 *1 /1] [RetimingFIFO2617_RetimingFIFO2641_RetimingFIFO2664_RetimingFIFO2687 *1 /1]  => [SRAM177] 
  17: CE8597
    [SRAM177 *1024 /1]  => [RetimingFIFO3306] 
  18: CE7925
     => [DramAddress196] [DramAddress1215] [DramAddress290] [DramAddress42] [DramAddress104] [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294] 
  19: CE7941
    [TokenOut1413 *1 /1]  => 
  20: CE7979
    [DramAddress1215 *128 /1]  => [StreamOut1193] [StreamOut1192] 
  21: CE7993
    [DramAddress42 *1 /1]  => [StreamOut32] [StreamOut31] 
  22: CE8007
    [DramAddress104 *1 /1]  => [StreamOut94] [StreamOut93] 
  23: CE8049
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8 /1] [DramAddress196 *8 /1]  => [StreamOut188] [StreamOut187] 
  24: CE8067
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *4096 /1] [DramAddress290 *4096 /1]  => [StreamOut265] [StreamOut264] 
  25: CE8253
    [RetimingFIFO1984_RetimingFIFO2013_RetimingFIFO2042_RetimingFIFO2071 *1 /1]  => [SRAM21] 
  26: CE8241
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8192 /1] [SRAM21 *8192 /1]  => [RetimingFIFO2829] 
  27: CE8277
    [RetimingFIFO1984_RetimingFIFO2013_RetimingFIFO2042_RetimingFIFO2071 *1 /1]  => [SRAM22] 
  28: CE8265
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8192 /1] [SRAM22 *8192 /1]  => [RetimingFIFO3012] 
  29: CE8301
    [RetimingFIFO1984_RetimingFIFO2013_RetimingFIFO2042_RetimingFIFO2071 *1 /1]  => [SRAM23] 
  30: CE8289
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8192 /1] [SRAM23 *8192 /1]  => [RetimingFIFO3195] 
  31: CE8325
    [RetimingFIFO1984_RetimingFIFO2013_RetimingFIFO2042_RetimingFIFO2071 *1 /1]  => [SRAM24] 
  32: CE8313
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8192 /1] [SRAM24 *8192 /1]  => [RetimingFIFO3378] 
  33: CE8349
    [RetimingFIFO2100_RetimingFIFO2129_RetimingFIFO2158_RetimingFIFO2187 *1 /1]  => [SRAM25] 
  34: CE8337
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8192 /1] [SRAM25 *8192 /1]  => [RetimingFIFO2801] 
  35: CE8373
    [RetimingFIFO2100_RetimingFIFO2129_RetimingFIFO2158_RetimingFIFO2187 *1 /1]  => [SRAM26] 
  36: CE8361
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8192 /1] [SRAM26 *8192 /1]  => [RetimingFIFO2984] 
  37: CE8397
    [RetimingFIFO2100_RetimingFIFO2129_RetimingFIFO2158_RetimingFIFO2187 *1 /1]  => [SRAM27] 
  38: CE8385
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8192 /1] [SRAM27 *8192 /1]  => [RetimingFIFO3167] 
  39: CE8421
    [RetimingFIFO2100_RetimingFIFO2129_RetimingFIFO2158_RetimingFIFO2187 *1 /1]  => [SRAM28] 
  40: CE8409
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8192 /1] [SRAM28 *8192 /1]  => [RetimingFIFO3350] 
  41: CE8101
    [RetimingFIFO2745 *1 /1] [RetimingFIFO2773 *1 /1] [RetimingFIFO2801 *1 /1] [RetimingFIFO2829 *1 /1]  => [RetimingFIFO2839_RetimingFIFO2868] 
  42: CE8123
    [RetimingFIFO2940 *1 /1] [RetimingFIFO2956 *1 /1] [RetimingFIFO2984 *1 /1] [RetimingFIFO3012 *1 /1]  => [RetimingFIFO3022_RetimingFIFO3051] 
  43: CE8145
    [RetimingFIFO3123 *1 /1] [RetimingFIFO3139 *1 /1] [RetimingFIFO3167 *1 /1] [RetimingFIFO3195 *1 /1]  => [RetimingFIFO3205_RetimingFIFO3234] 
  44: CE8167
    [RetimingFIFO3306 *1 /1] [RetimingFIFO3322 *1 /1] [RetimingFIFO3350 *1 /1] [RetimingFIFO3378 *1 /1]  => [RetimingFIFO3388_RetimingFIFO3417] 
  45: CE8671
    [RetimingFIFO2839_RetimingFIFO2868 *1 /1]  => [SRAM380] 
  46: CE8661
    [SRAM380 *1024 /1]  => [RetimingFIFO3492] 
  47: CE8691
    [RetimingFIFO2839_RetimingFIFO2868 *1 /1]  => [SRAM381] 
  48: CE8681
    [SRAM381 *1024 /1]  => [RetimingFIFO3464] 
  49: CE8711
    [RetimingFIFO3022_RetimingFIFO3051 *1 /1]  => [SRAM382] 
  50: CE8701
    [SRAM382 *1024 /1]  => [RetimingFIFO3602] 
  51: CE8731
    [RetimingFIFO3022_RetimingFIFO3051 *1 /1]  => [SRAM383] 
  52: CE8721
    [SRAM383 *1024 /1]  => [RetimingFIFO3574] 
  53: CE8751
    [RetimingFIFO3205_RetimingFIFO3234 *1 /1]  => [SRAM384] 
  54: CE8741
    [SRAM384 *1024 /1]  => [RetimingFIFO3712] 
  55: CE8771
    [RetimingFIFO3205_RetimingFIFO3234 *1 /1]  => [SRAM385] 
  56: CE8761
    [SRAM385 *1024 /1]  => [RetimingFIFO3684] 
  57: CE8791
    [RetimingFIFO3388_RetimingFIFO3417 *1 /1]  => [SRAM386] 
  58: CE8781
    [SRAM386 *1024 /1]  => [RetimingFIFO3822] 
  59: CE8811
    [RetimingFIFO3388_RetimingFIFO3417 *1 /1]  => [SRAM387] 
  60: CE8801
    [SRAM387 *1024 /1]  => [RetimingFIFO3794] 
  61: CE8185
    [RetimingFIFO3464 *1 /1] [RetimingFIFO3492 *1 /1]  => [RetimingFIFO3502] 
  62: CE8199
    [RetimingFIFO3574 *1 /1] [RetimingFIFO3602 *1 /1]  => [RetimingFIFO3612] 
  63: CE8213
    [RetimingFIFO3684 *1 /1] [RetimingFIFO3712 *1 /1]  => [RetimingFIFO3722] 
  64: CE8227
    [RetimingFIFO3794 *1 /1] [RetimingFIFO3822 *1 /1]  => [RetimingFIFO3832] 
  65: CE8831
    [RetimingFIFO3502 *1 /1]  => [SRAM388] 
  66: CE8821
    [SRAM388 *1024 /1]  => [RetimingFIFO2259] 
  67: CE8851
    [RetimingFIFO3612 *1 /1]  => [SRAM389] 
  68: CE8841
    [SRAM389 *1024 /1]  => [RetimingFIFO2312] 
  69: CE8871
    [RetimingFIFO3722 *1 /1]  => [SRAM390] 
  70: CE8861
    [SRAM390 *1024 /1]  => [RetimingFIFO2365] 
  71: CE8891
    [RetimingFIFO3832 *1 /1]  => [SRAM391] 
  72: CE8881
    [SRAM391 *1024 /1]  => [RetimingFIFO2418] 
  73: CE7949
    [StreamIn1195 *1 /1]  => [TokenOut1413] 
  74: CE8465
    [RetimingFIFO1853_RetimingFIFO1907 *1 /1]  => [SRAM155] 
  75: CE8455
    [SRAM155 *1024 /1]  => [RetimingFIFO1843] 
  76: CE8631
    [RetimingFIFO2481_RetimingFIFO2535 *1 /1]  => [SRAM353] 
  77: CE8621
    [SRAM353 *1024 /1]  => [RetimingFIFO1790] 
  78: CE7963
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8192 /1] [RetimingFIFO1790 *1 /1] [RetimingFIFO1843 *1 /1]  => [RetimingFIFO1853_RetimingFIFO1907] 
  79: CE8443
    [ArgIn1598_ArgIn1717_ArgIn1683_ArgIn5658_ArgIn5742_ArgIn5822_ArgIn5902_ArgIn5982_ArgIn6066_ArgIn6146_ArgIn6226_ArgIn6294 *8192 /1] [RetimingFIFO1853_RetimingFIFO1907 *1 /1]  => [SRAM154] 
  80: CE8431
    [SRAM154 *1024 /1]  => [StreamOut1194] 
  81: CE7903
    [StreamOut1193 *8 /1] [StreamOut1194 *1 /1] [StreamOut1192 *8 /1]  => [StreamIn1195] 
  82: CE8651
    [RetimingFIFO2481_RetimingFIFO2535 *1 /1]  => [SRAM354] 
  83: CE8641
    [SRAM354 *1024 /1]  => [RetimingFIFO2471] 
  84: CE8027
    [RetimingFIFO2259 *1 /1] [RetimingFIFO2312 *1 /1] [RetimingFIFO2365 *1 /1] [RetimingFIFO2418 *1 /1] [RetimingFIFO2471 *1 /1]  => [RetimingFIFO2481_RetimingFIFO2535] 

DRAMSim2 Clock Frequency =800000000Hz, CPU Clock Frequency=1000000000Hz
10000...
20000...
30000...
40000...
50000...
60000...
70000...
80000...
90000...
100000...
110000...
120000...
130000...
140000...
150000...
160000...
170000...
180000...
190000...
200000...
210000...
220000...
230000...
240000...
250000...
260000...
270000...
280000...
290000...
300000...
310000...
320000...
330000...
340000...
350000...
360000...
370000...
380000...
390000...
400000...
410000...
420000...
430000...
440000...
450000...
460000...
470000...
480000...
490000...
500000...
510000...
520000...
530000...
540000...
550000...
560000...
570000...
580000...
590000...
600000...
610000...
620000...
630000...
640000...
650000...
660000...
670000...
680000...
690000...
700000...
710000...
720000...
730000...
740000...
750000...
760000...
770000...
780000...
790000...
800000...
810000...
820000...
830000...
840000...
850000...
860000...
870000...
880000...
890000...
900000...
910000...
920000...
930000...
940000...
950000...
960000...
970000...
980000...
990000...
1000000...
1010000...
1020000...
1030000...
1040000...
1050000...
1060000...
1070000...
Simulation complete at cycle: 1078097
CE7845: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
	DRAM:   0.00 GB/s (  0.00 GB/s R,   0.00 GB/s W)
CE7859: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
	DRAM:   0.00 GB/s (  0.00 GB/s R,   0.00 GB/s W)
CE7873: Active:   0.0 Stalled:  11.3 Starved: 100.0 Total Active:      256 Expected Active:      256
	     256      256 
	DRAM:   0.02 GB/s (  0.02 GB/s R,   0.00 GB/s W)
CE8485: Active:   0.0 Stalled:  23.4 Starved:  88.7 Total Active:      256 Expected Active:      256
	     256 
CE8475: Active:   0.8 Stalled:  97.1 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE8495: Active:   0.8 Stalled:  97.1 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE8505: Active:   0.8 Stalled:  97.1 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE8515: Active:   0.8 Stalled:  97.1 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE7887: Active:   3.0 Stalled:   7.9 Starved:  88.2 Total Active:    32768 Expected Active:    32768
	   32768    32768 
	DRAM:   1.95 GB/s (  1.95 GB/s R,   0.00 GB/s W)
CE8083: Active:   3.0 Stalled:   7.9 Starved:  89.1 Total Active:    32768 Expected Active:    32768
	   32768 
CE8537: Active:   3.0 Stalled:  19.6 Starved:  89.1 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE8525: Active:   0.8 Stalled:  96.7 Starved:   2.7 Total Active:     8192 Expected Active:     8192
	    8192 
CE8561: Active:   3.0 Stalled:  19.6 Starved:  89.1 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE8549: Active:   0.8 Stalled:  96.7 Starved:   2.7 Total Active:     8192 Expected Active:     8192
	    8192 
CE8585: Active:   3.0 Stalled:  19.6 Starved:  89.1 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE8573: Active:   0.8 Stalled:  96.7 Starved:   2.7 Total Active:     8192 Expected Active:     8192
	    8192 
CE8609: Active:   3.0 Stalled:  19.6 Starved:  89.1 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE8597: Active:   0.8 Stalled:  96.7 Starved:   2.7 Total Active:     8192 Expected Active:     8192
	    8192 
CE7925: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	
CE7941: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE7979: Active:   0.0 Stalled:  99.9 Starved:   0.1 Total Active:      128 Expected Active:      128
	     128 
CE7993: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE8007: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE8049: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
CE8067: Active:   0.4 Stalled:  11.4 Starved:  88.2 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE8253: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8241: Active:   0.8 Stalled:  97.2 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8277: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8265: Active:   0.8 Stalled:  97.2 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8301: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8289: Active:   0.8 Stalled:  97.2 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8325: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8313: Active:   0.8 Stalled:  97.2 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8349: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8337: Active:   0.8 Stalled:  97.2 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8373: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8361: Active:   0.8 Stalled:  97.2 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8397: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8385: Active:   0.8 Stalled:  97.2 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8421: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8409: Active:   0.8 Stalled:  97.2 Starved:   2.2 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8101: Active:   0.8 Stalled:  96.9 Starved:   2.3 Total Active:     8192 Expected Active:     8192
	    8192     8192     8192     8192 
CE8123: Active:   0.8 Stalled:  96.9 Starved:   2.3 Total Active:     8192 Expected Active:     8192
	    8192     8192     8192     8192 
CE8145: Active:   0.8 Stalled:  96.9 Starved:   2.3 Total Active:     8192 Expected Active:     8192
	    8192     8192     8192     8192 
CE8167: Active:   0.8 Stalled:  96.9 Starved:   2.3 Total Active:     8192 Expected Active:     8192
	    8192     8192     8192     8192 
CE8671: Active:   0.8 Stalled:  97.3 Starved:   2.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE8661: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8691: Active:   0.8 Stalled:  97.3 Starved:   2.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE8681: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8711: Active:   0.8 Stalled:  97.3 Starved:   2.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE8701: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8731: Active:   0.8 Stalled:  97.3 Starved:   2.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE8721: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8751: Active:   0.8 Stalled:  97.3 Starved:   2.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE8741: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8771: Active:   0.8 Stalled:  97.3 Starved:   2.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE8761: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8791: Active:   0.8 Stalled:  97.3 Starved:   2.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE8781: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8811: Active:   0.8 Stalled:  97.3 Starved:   2.0 Total Active:     8192 Expected Active:     8192
	    8192 
CE8801: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8185: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576  1048576 
CE8199: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576  1048576 
CE8213: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576  1048576 
CE8227: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576  1048576 
CE8831: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8821: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8851: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8841: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8871: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8861: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8891: Active:  97.3 Stalled:   1.4 Starved:   1.3 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8881: Active:  97.3 Stalled:   1.9 Starved:   0.8 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE7949: Active:   0.1 Stalled:   0.0 Starved:  99.9 Total Active:     1024 Expected Active:     1024
	    1024 
CE8465: Active:   0.8 Stalled:   0.0 Starved:  99.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE8455: Active:   0.8 Stalled:  99.2 Starved:   0.0 Total Active:     8219 Expected Active:     8192
	    8192 
CE8631: Active:  97.3 Stalled:   0.0 Starved:   2.7 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8621: Active:   0.8 Stalled:   0.0 Starved:  99.2 Total Active:     8192 Expected Active:     8192
	    8192 
CE7963: Active:   0.8 Stalled:   0.0 Starved:  99.2 Total Active:     8192 Expected Active:     8192
	    8192     8192     8193 
CE8443: Active:   0.8 Stalled:   0.0 Starved:  99.2 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8431: Active:   0.1 Stalled:   0.0 Starved:  99.9 Total Active:     1024 Expected Active:     1024
	    1024 
CE7903: Active:   0.1 Stalled:   0.0 Starved:  99.9 Total Active:     1024 Expected Active:     1024
	    1024     1024     1024 
	DRAM:   0.06 GB/s (  0.00 GB/s R,   0.06 GB/s W)
CE8651: Active:  97.3 Stalled:   0.0 Starved:   2.7 Total Active:  1048576 Expected Active:  1048576
	 1048576 
CE8641: Active:  97.3 Stalled:   0.8 Starved:   1.9 Total Active:  1048603 Expected Active:  1048576
	 1048576 
CE8027: Active:  97.3 Stalled:   0.0 Starved:   2.7 Total Active:  1048576 Expected Active:  1048576
	 1048576  1048576  1048576  1048576  1048577 
Total DRAM:	   2.02 GB/s (  1.96 GB/s R,   0.06 GB/s W)
-------------PASS (DONE)------------
