V 000035 56 405 1268928258886 AND2
(_unit AND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1118
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1119
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 406 1268928258893 AND2A
(_unit AND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1159
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1160
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 406 1268928258898 AND2B
(_unit AND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1201
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1202
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928258903 AND3
(_unit AND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1245
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1246
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1247
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928258908 AND3A
(_unit AND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1291
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1292
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1293
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928258924 AND3B
(_unit AND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1338
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1339
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1340
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928258939 AND3C
(_unit AND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1386
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1387
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1388
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928258944 AO12
(_unit AO12
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1439
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1440
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1441
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928258949 AO13
(_unit AO13
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1488
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1489
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1490
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928258954 AO14
(_unit AO14
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1541
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1542
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1543
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928258959 AO15
(_unit AO15
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1594
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1595
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1596
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928258964 AO16
(_unit AO16
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1643
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1644
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1645
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928258969 AO17
(_unit AO17
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1696
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1697
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1698
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928258974 AO18
(_unit AO18
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1746
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1747
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1748
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268928258986 AO1
(_unit AO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1791
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1792
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1793
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928258991 AO1A
(_unit AO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1837
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1838
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1839
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259003 AO1B
(_unit AO1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1883
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1884
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1885
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259008 AO1C
(_unit AO1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1930
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1931
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1932
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259013 AO1D
(_unit AO1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1977
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1978
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1979
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259018 AO1E
(_unit AO1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2025
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2026
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2027
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259023 AOI1
(_unit AOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2070
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2071
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2072
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928259028 AOI1A
(_unit AOI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2116
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2117
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2118
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928259033 AOI1B
(_unit AOI1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2162
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2163
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2164
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928259038 AOI1C
(_unit AOI1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2209
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2210
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2211
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928259043 AOI1D
(_unit AOI1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2257
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2258
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2259
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259048 AOI5
(_unit AOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2306
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2307
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2308
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268928259053 AX1
(_unit AX1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2352
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2353
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2354
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259058 AX1A
(_unit AX1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2398
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2399
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2400
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259063 AX1B
(_unit AX1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2445
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2446
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2447
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259068 AX1C
(_unit AX1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2490
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2491
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2492
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259073 AX1D
(_unit AX1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2537
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2538
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2539
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259078 AX1E
(_unit AX1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2582
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2583
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2584
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259083 AXO1
(_unit AXO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2630
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2631
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2632
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259088 AXO2
(_unit AXO2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2679
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2680
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2681
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259093 AXO3
(_unit AXO3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2727
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2728
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2729
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259098 AXO5
(_unit AXO5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2776
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2777
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2778
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259103 AXO6
(_unit AXO6
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2824
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2825
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2826
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928259108 AXO7
(_unit AXO7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2873
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2874
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2875
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928259113 AXOI1
(_unit AXOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2921
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2922
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2923
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928259118 AXOI2
(_unit AXOI2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2970
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2971
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2972
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928259123 AXOI3
(_unit AXOI3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3018
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3019
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3020
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928259128 AXOI4
(_unit AXOI4
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3066
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3067
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3068
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928259133 AXOI5
(_unit AXOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3115
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3116
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3117
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928259138 AXOI7
(_unit AXOI7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3164
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3165
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3166
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 1405 1268928259143 BIBUF
(_unit BIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3215
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3217
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3218
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3219
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3220
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3222
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3223
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3224
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3225
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3226
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3227
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259148 BIBUF_F_12
(_unit BIBUF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3277
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3279
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3280
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3281
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3282
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3284
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3285
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3286
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3287
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3288
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3289
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259153 BIBUF_F_12D
(_unit BIBUF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3340
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3342
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3343
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3344
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3345
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3347
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3348
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3349
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3350
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3351
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3352
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259158 BIBUF_F_12U
(_unit BIBUF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3403
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3405
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3406
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3407
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3408
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3410
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3411
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3412
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3413
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3414
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3415
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259174 BIBUF_F_16
(_unit BIBUF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3465
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3467
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3468
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3469
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3470
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3472
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3473
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3474
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3475
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3476
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3477
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259179 BIBUF_F_16D
(_unit BIBUF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3528
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3530
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3531
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3532
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3533
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3535
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3536
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3537
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3538
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3539
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3540
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259184 BIBUF_F_16U
(_unit BIBUF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3591
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3593
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3594
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3595
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3596
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3598
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3599
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3600
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3601
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3602
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3603
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259189 BIBUF_F_24
(_unit BIBUF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3653
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3655
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3656
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3657
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3658
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3660
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3661
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3662
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3663
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3664
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3665
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259205 BIBUF_F_24D
(_unit BIBUF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3716
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3718
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3719
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3720
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3721
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3723
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3724
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3725
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3726
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3727
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3728
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259210 BIBUF_F_24U
(_unit BIBUF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3779
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3781
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3782
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3783
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3784
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3786
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3787
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3788
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3789
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3790
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3791
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928259215 BIBUF_F_8
(_unit BIBUF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3841
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3843
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3844
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3845
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3846
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3848
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3849
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3850
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3851
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3852
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3853
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259221 BIBUF_F_8D
(_unit BIBUF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3904
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3906
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3907
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3908
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3909
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3911
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3912
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3913
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3914
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3915
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3916
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259252 BIBUF_F_8U
(_unit BIBUF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3967
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3969
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3970
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3971
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3972
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3974
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3975
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3976
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3977
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3978
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3979
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1412 1268928259257 BIBUF_GTLP25
(_unit BIBUF_GTLP25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4029
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4031
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4032
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4033
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4034
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4036
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4037
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4038
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4039
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4040
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4041
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1412 1268928259262 BIBUF_GTLP33
(_unit BIBUF_GTLP33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4091
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4093
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4094
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4095
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4096
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4098
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4099
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4100
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4101
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4102
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4103
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1412 1268928259267 BIBUF_HSTL_I
(_unit BIBUF_HSTL_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4153
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4155
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4156
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4157
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4158
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4160
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4161
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4162
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4163
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4164
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4165
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928259284 BIBUF_LVCMOS15
(_unit BIBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4215
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4217
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4218
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4219
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4220
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4222
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4223
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4224
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4225
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4226
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4227
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928259289 BIBUF_LVCMOS15D
(_unit BIBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4278
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4280
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4281
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4282
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4283
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4285
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4286
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4287
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4288
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4289
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4290
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928259299 BIBUF_LVCMOS15U
(_unit BIBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4341
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4343
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4344
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4345
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4346
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4348
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4349
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4350
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4351
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4352
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4353
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928259315 BIBUF_LVCMOS18
(_unit BIBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4403
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4405
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4406
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4407
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4408
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4410
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4411
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4412
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4413
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4414
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4415
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928259320 BIBUF_LVCMOS18D
(_unit BIBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4466
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4468
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4469
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4470
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4471
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4473
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4474
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4475
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4476
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4477
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4478
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928259325 BIBUF_LVCMOS18U
(_unit BIBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4529
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4531
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4532
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4533
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4534
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4536
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4537
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4538
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4539
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4540
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4541
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928259331 BIBUF_LVCMOS25
(_unit BIBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4591
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4593
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4594
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4595
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4596
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4598
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4599
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4600
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4601
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4602
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4603
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928259345 BIBUF_LVCMOS25D
(_unit BIBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4654
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4656
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4657
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4658
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4659
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4661
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4662
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4663
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4664
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4665
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4666
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928259350 BIBUF_LVCMOS25U
(_unit BIBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4717
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4719
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4720
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4721
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4722
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4724
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4725
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4726
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4727
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4728
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4729
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928259361 BIBUF_LVCMOS33
(_unit BIBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4779
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4781
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4782
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4783
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4784
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4786
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4787
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4788
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4789
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4790
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4791
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928259366 BIBUF_LVCMOS33D
(_unit BIBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4843
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4845
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4846
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4847
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4848
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4850
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4851
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4852
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4853
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4854
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4855
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928259378 BIBUF_LVCMOS33U
(_unit BIBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4907
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4909
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4910
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4911
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4912
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4914
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4915
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4916
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4917
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4918
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4919
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928259383 BIBUF_LVCMOS5
(_unit BIBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4970
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4972
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4973
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4974
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4975
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4977
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4978
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4979
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4980
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4981
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4982
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928259388 BIBUF_LVCMOS5D
(_unit BIBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5033
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5035
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5036
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5037
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5038
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5040
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5041
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5042
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5043
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5044
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5045
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928259393 BIBUF_LVCMOS5U
(_unit BIBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5096
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5098
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5099
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5100
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5101
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5103
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5104
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5105
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5106
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5107
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5108
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 2319 1268928259398 BIBUF_LVDS
(_unit BIBUF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PADP real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PADN real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5181
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 5182
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 5184
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 5185
			(_port D in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 5187
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5188
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5189
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5190
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 5192
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5193
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5194
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5195
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5196
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5197
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5198
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5199
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928259403 BIBUF_PCI
(_unit BIBUF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5250
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5252
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5253
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5254
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5255
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5257
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5258
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5259
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5260
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5261
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5262
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259408 BIBUF_PCIX
(_unit BIBUF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5312
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5314
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5315
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5316
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5317
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5319
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5320
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5321
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5322
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5323
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5324
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928259413 BIBUF_SSTL2_I
(_unit BIBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5374
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5376
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5377
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5378
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5379
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5381
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5382
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5383
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5384
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5385
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5386
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928259418 BIBUF_SSTL2_II
(_unit BIBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5436
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5438
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5439
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5440
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5441
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5443
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5444
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5445
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5446
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5447
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5448
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928259423 BIBUF_SSTL3_I
(_unit BIBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5498
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5500
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5501
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5502
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5503
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5505
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5506
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5507
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5508
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5509
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5510
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928259439 BIBUF_SSTL3_II
(_unit BIBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5560
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5562
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5563
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5564
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5565
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5567
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5568
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5569
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5570
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5571
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5572
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259444 BIBUF_S_12
(_unit BIBUF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5622
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5624
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5625
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5626
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5627
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5629
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5630
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5631
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5632
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5633
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5634
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259456 BIBUF_S_12D
(_unit BIBUF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5685
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5687
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5688
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5689
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5690
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5692
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5693
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5694
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5695
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5696
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5697
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259461 BIBUF_S_12U
(_unit BIBUF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5748
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5750
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5751
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5752
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5753
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5755
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5756
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5757
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5758
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5759
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5760
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259471 BIBUF_S_16
(_unit BIBUF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5810
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5812
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5813
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5814
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5815
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5817
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5818
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5819
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5820
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5821
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5822
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259476 BIBUF_S_16D
(_unit BIBUF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5873
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5875
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5876
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5877
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5878
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5880
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5881
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5882
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5883
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5884
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5885
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259481 BIBUF_S_16U
(_unit BIBUF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5936
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5938
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5939
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5940
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5941
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5943
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5944
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5945
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5946
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5947
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5948
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259487 BIBUF_S_24
(_unit BIBUF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5998
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6000
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6001
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6002
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6003
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6005
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6006
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6007
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6008
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6009
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6010
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259492 BIBUF_S_24D
(_unit BIBUF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6061
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6063
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6064
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6065
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6066
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6068
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6069
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6070
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6071
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6072
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6073
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928259517 BIBUF_S_24U
(_unit BIBUF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6124
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6126
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6127
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6128
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6129
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6131
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6132
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6133
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6134
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6135
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6136
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928259533 BIBUF_S_8
(_unit BIBUF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6186
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6188
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6189
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6190
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6191
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6193
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6194
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6195
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6196
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6197
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6198
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259538 BIBUF_S_8D
(_unit BIBUF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6249
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6251
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6252
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6253
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6254
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6256
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6257
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6258
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6259
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6260
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6261
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928259543 BIBUF_S_8U
(_unit BIBUF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6312
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6314
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6315
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6316
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6317
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6319
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6320
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6321
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6322
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6323
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6324
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 402 1268928259548 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6363
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6365
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6366
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 409 1268928259553 CLKBUF_GTLP25
(_unit CLKBUF_GTLP25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6405
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6407
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6408
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 409 1268928259564 CLKBUF_GTLP33
(_unit CLKBUF_GTLP33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6447
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6449
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6450
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 409 1268928259569 CLKBUF_HSTL_I
(_unit CLKBUF_HSTL_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6489
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6491
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6492
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928259581 CLKBUF_LVCMOS15
(_unit CLKBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6531
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6533
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6534
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928259596 CLKBUF_LVCMOS18
(_unit CLKBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6573
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6575
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6576
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928259601 CLKBUF_LVCMOS25
(_unit CLKBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6615
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6617
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6618
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928259611 CLKBUF_LVCMOS33
(_unit CLKBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6657
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6659
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6660
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928259627 CLKBUF_LVCMOS5
(_unit CLKBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6700
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6702
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6703
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 714 1268928259632 CLKBUF_LVDS
(_unit CLKBUF_LVDS
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvds\)
		(_modpath parallel unknown 0 6757
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6758
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 6760
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6761
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6762
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6763
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 718 1268928259637 CLKBUF_LVPECL
(_unit CLKBUF_LVPECL
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvpecl\)
		(_modpath parallel unknown 0 6813
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6814
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 6816
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6817
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6818
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6819
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 406 1268928259642 CLKBUF_PCI
(_unit CLKBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6860
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6862
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6863
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 407 1268928259647 CLKBUF_PCIX
(_unit CLKBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6902
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6904
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6905
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928259652 CLKBUF_SSTL2_I
(_unit CLKBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6944
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6946
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6947
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928259657 CLKBUF_SSTL2_II
(_unit CLKBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6986
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6988
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6989
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928259662 CLKBUF_SSTL3_I
(_unit CLKBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7028
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 7030
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7031
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928259667 CLKBUF_SSTL3_II
(_unit CLKBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7070
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 7072
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7073
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268928259672 DFI0
(_unit DFI0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7125
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7129
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7130
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7131
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7132
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7139
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7140
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928259677 DFI0C0
(_unit DFI0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7201
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7202
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7206
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7207
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7208
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7209
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7213
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7217
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7218
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7219
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7223
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928259682 DFI0C1
(_unit DFI0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7282
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7283
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7287
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7288
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7289
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7290
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7294
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7298
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7299
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7300
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7304
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928259687 DFI0E0
(_unit DFI0E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7359
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7363
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7364
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7365
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7366
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7370
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7371
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7372
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7373
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7377
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7378
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259692 DFI0E0C0
(_unit DFI0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7440
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7441
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7445
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7446
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7447
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7448
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7452
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7453
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7454
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7455
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7456
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7460
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7461
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7462
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7466
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259697 DFI0E0C1
(_unit DFI0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7526
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7527
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7531
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7532
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7533
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7534
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7538
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7539
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7540
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7541
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7542
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7546
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7547
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7548
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7552
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259702 DFI0E0P0
(_unit DFI0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7611
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7612
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7616
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7617
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7618
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7619
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7623
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7624
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7625
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7626
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7628
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7632
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7633
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7634
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7638
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259707 DFI0E0P1
(_unit DFI0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7698
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7699
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7703
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7704
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7705
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7706
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7710
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7711
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7712
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7713
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7715
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7719
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7720
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7721
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7725
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928259712 DFI0E1
(_unit DFI0E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7780
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7784
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7785
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7786
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7787
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7791
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7792
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7793
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7794
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7798
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7799
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259717 DFI0E1C0
(_unit DFI0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7861
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7862
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7866
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7867
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7868
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7869
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7873
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7874
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7875
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7876
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7877
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7881
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7882
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7883
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7887
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259722 DFI0E1C1
(_unit DFI0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7947
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7948
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7952
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7953
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7954
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7955
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7959
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7960
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7961
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7962
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7963
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7967
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7968
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7969
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7973
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259727 DFI0E1P0
(_unit DFI0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8032
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8033
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8037
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8038
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8039
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8040
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8044
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8045
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8046
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8047
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8049
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8053
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8054
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8055
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8059
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259732 DFI0E1P1
(_unit DFI0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8119
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8120
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8124
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8125
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8126
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8127
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8131
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8132
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8133
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8134
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8136
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8140
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8141
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8142
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8146
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928259737 DFI0P0
(_unit DFI0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8203
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8204
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8208
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8209
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8210
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8211
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8216
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8220
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8221
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8222
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8226
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928259742 DFI0P1
(_unit DFI0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8285
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8286
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8290
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8291
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8292
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8293
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8298
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8302
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8303
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8304
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8308
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268928259747 DFI0P1C1
(_unit DFI0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8371
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8372
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 8373
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8377
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8378
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8379
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8380
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8385
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8386
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8390
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8391
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8392
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8393
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8397
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8398
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268928259752 DFI1
(_unit DFI1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8449
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8453
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8454
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8455
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8456
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8463
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8464
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928259757 DFI1C0
(_unit DFI1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8524
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8525
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8529
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8530
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8531
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8532
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8536
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8540
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8541
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8542
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8546
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928259762 DFI1C1
(_unit DFI1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8604
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8605
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8609
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8610
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8611
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8612
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8616
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8620
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8621
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8622
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8626
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928259767 DFI1E0
(_unit DFI1E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8680
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8684
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8685
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8686
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8687
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8691
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8692
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8693
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8694
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8698
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8699
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259772 DFI1E0C0
(_unit DFI1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8760
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8761
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8765
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8766
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8767
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8768
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8772
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8773
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8774
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8775
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8776
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8780
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8781
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8782
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8786
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259777 DFI1E0C1
(_unit DFI1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8845
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8846
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8850
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8851
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8852
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8853
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8857
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8858
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8859
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8860
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8861
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8865
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8866
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8867
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8871
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259782 DFI1E0P0
(_unit DFI1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8929
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8930
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8934
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8935
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8936
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8937
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8941
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8942
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8943
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8944
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8946
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8950
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8951
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8952
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8956
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259787 DFI1E0P1
(_unit DFI1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9015
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9016
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9020
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9021
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9022
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9023
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9027
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9028
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9029
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9030
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9032
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9036
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9037
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9038
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9042
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928259792 DFI1E1
(_unit DFI1E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9096
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 9100
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9101
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9102
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9103
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9107
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9108
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9109
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9110
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9114
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9115
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259797 DFI1E1C0
(_unit DFI1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9176
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9177
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 9181
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9182
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9183
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9184
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9188
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9189
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9190
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9191
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9192
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9196
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9197
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9198
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9202
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259802 DFI1E1C1
(_unit DFI1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9261
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9262
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9266
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9267
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9268
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9269
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9273
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9274
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9275
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9276
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9277
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9281
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9282
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9283
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9287
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259807 DFI1E1P0
(_unit DFI1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9345
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9346
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 9350
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9351
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9352
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9353
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9357
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9358
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9359
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9360
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9362
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9366
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9367
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9368
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9372
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928259812 DFI1E1P1
(_unit DFI1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9431
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9432
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9436
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9437
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9438
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9439
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9443
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9444
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9445
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9446
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9448
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9452
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9453
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9454
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9458
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928259817 DFI1P0
(_unit DFI1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9514
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9515
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 9519
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9520
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9521
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9522
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9527
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9531
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9532
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9533
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9537
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928259822 DFI1P1
(_unit DFI1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9595
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9596
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9600
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9601
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9602
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9603
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9608
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9612
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9613
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9614
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9618
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268928259827 DFI1P1C1
(_unit DFI1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9680
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9681
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 9682
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9686
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9687
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9688
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9689
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9694
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9695
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9699
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9700
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9701
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9702
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9706
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9707
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 808 1268928259832 DFN0
(_unit DFN0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9758
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9762
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9763
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9764
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9765
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9772
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9773
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928259837 DFN0C0
(_unit DFN0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9833
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9834
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9838
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9839
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9840
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9841
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9845
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9849
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9850
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9851
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9855
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928259842 DFN0C1
(_unit DFN0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9913
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9914
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9918
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9919
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9920
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9921
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9925
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9929
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9930
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9931
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9935
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1302 1268928259847 DFN0E0
(_unit DFN0E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9989
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9993
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9994
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9995
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9996
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10000
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10001
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10002
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10003
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10007
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10008
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259852 DFN0E0C0
(_unit DFN0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10069
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10070
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10074
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10075
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10076
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10077
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10081
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10082
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10083
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10084
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10085
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10089
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10090
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10091
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10095
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259857 DFN0E0C1
(_unit DFN0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10154
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10155
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10159
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10160
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10161
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10162
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10166
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10167
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10168
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10169
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10170
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10174
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10175
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10176
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10180
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259862 DFN0E0P0
(_unit DFN0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10238
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10239
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10243
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10244
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10245
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10246
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10250
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10251
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10252
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10253
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10255
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10259
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10260
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10261
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10265
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259867 DFN0E0P1
(_unit DFN0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10324
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10325
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10329
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10330
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10331
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10332
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10336
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10337
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10338
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10339
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10341
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10345
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10346
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10347
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10351
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928259872 DFN0E1
(_unit DFN0E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10405
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10409
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10410
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10411
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10412
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10416
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10417
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10418
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10419
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10423
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10424
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259878 DFN0E1C0
(_unit DFN0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10485
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10486
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10490
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10491
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10492
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10493
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10497
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10498
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10499
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10500
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10501
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10505
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10506
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10507
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10511
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259893 DFN0E1C1
(_unit DFN0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10570
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10571
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10575
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10576
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10577
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10578
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10582
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10583
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10584
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10585
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10586
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10590
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10591
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10592
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10596
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259898 DFN0E1P0
(_unit DFN0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10654
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10655
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10659
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10660
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10661
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10662
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10666
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10667
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10668
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10669
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10671
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10675
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10676
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10677
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10681
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259903 DFN0E1P1
(_unit DFN0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10740
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10741
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10745
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10746
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10747
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10748
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10752
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10753
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10754
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10755
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10757
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10761
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10762
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10763
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10767
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928259924 DFN0P0
(_unit DFN0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10823
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10824
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10828
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10829
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10830
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10831
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10836
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10840
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10841
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10842
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10846
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928259929 DFN0P1
(_unit DFN0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10904
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10905
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10909
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10910
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10911
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10912
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10917
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10921
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10922
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10923
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10927
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268928259934 DFN0P1C1
(_unit DFN0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10989
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10990
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10991
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10995
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10996
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10997
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10998
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11003
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11004
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11008
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11009
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11010
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11011
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11015
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11016
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 815 1268928259939 DFN1
(_unit DFN1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11066
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11070
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11071
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11072
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11073
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11080
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11081
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928259944 DFN1C0
(_unit DFN1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11140
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11141
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11145
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11146
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11147
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11148
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11152
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11156
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11157
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11158
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11162
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928259949 DFN1C1
(_unit DFN1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11217
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11218
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11222
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11223
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11224
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11225
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11229
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11233
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11234
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11235
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11239
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928259954 DFN1E0
(_unit DFN1E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11292
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11296
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11297
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11298
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11299
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11303
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11304
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11305
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11306
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11310
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11311
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259959 DFN1E0C0
(_unit DFN1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11371
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11372
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11376
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11377
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11378
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11379
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11383
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11384
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11385
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11386
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11387
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11391
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11392
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11393
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11397
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259964 DFN1E0C1
(_unit DFN1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11455
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11456
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11460
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11461
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11462
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11463
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11467
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11468
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11469
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11470
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11471
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11475
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11476
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11477
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11481
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259969 DFN1E0P0
(_unit DFN1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11538
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11539
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11543
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11544
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11545
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11546
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11550
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11551
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11552
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11553
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11555
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11559
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11560
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11561
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11565
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259974 DFN1E0P1
(_unit DFN1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11623
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11624
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11628
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11629
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11630
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11631
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11635
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11636
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11637
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11638
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11640
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11644
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11645
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11646
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11650
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928259979 DFN1E1
(_unit DFN1E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11703
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11707
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11708
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11709
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11710
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11714
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11715
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11716
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11717
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11721
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11722
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259984 DFN1E1C0
(_unit DFN1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11782
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11783
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11787
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11788
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11789
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11790
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11794
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11795
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11796
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11797
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11798
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11802
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11803
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11804
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11808
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259989 DFN1E1C1
(_unit DFN1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11866
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11867
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11871
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11872
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11873
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11874
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11878
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11879
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11880
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11881
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11882
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11886
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11887
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11888
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11892
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259994 DFN1E1P0
(_unit DFN1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11949
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11950
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11954
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11955
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11956
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11957
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11961
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11962
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11963
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11964
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11966
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11970
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11971
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11972
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11976
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928259999 DFN1E1P1
(_unit DFN1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 12034
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12035
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 12039
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12040
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12041
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12042
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12046
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12047
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12048
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12049
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12051
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12055
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12056
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12057
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12061
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928260004 DFN1P0
(_unit DFN1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 12116
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12117
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 12121
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12122
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12123
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12124
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12129
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12133
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12134
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12135
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12139
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928260009 DFN1P1
(_unit DFN1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 12196
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12197
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 12201
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12202
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12203
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12204
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12209
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12213
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12214
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12215
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12219
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268928260014 DFN1P1C1
(_unit DFN1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 12280
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12281
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12282
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 12286
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12287
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12288
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12289
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12294
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12295
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12299
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12300
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12301
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12302
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12306
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12307
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1070 1268928260019 DLI0
(_unit DLI0
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12362
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12364
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12368
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12369
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12370
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12371
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12378
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1798 1268928260024 DLI0C0
(_unit DLI0C0
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12441
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12444
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12445
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12446
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12450
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12451
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12452
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12453
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12460
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12461
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12463
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12464
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1801 1268928260029 DLI0C1
(_unit DLI0C1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12526
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12529
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12530
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12531
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12535
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12536
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12537
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12538
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12545
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12546
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12548
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12549
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1957 1268928260034 DLI0P0
(_unit DLI0P0
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12611
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12614
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12615
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12617
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12621
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12622
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12623
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12624
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12631
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12632
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12634
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12635
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12636
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1960 1268928260039 DLI0P1
(_unit DLI0P1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12699
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12702
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12703
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12705
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12709
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12710
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12711
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12712
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12719
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12720
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12722
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12723
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12724
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2725 1268928260044 DLI0P1C1
(_unit DLI0P1C1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12792
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12795
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12796
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12797
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12799
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12801
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12805
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12806
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12807
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12808
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12815
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12816
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12817
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12819
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12820
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12821
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12822
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12823
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1067 1268928260049 DLI1
(_unit DLI1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12878
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12880
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12884
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12885
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12886
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12887
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12894
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1795 1268928260054 DLI1C0
(_unit DLI1C0
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12957
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12960
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12961
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12962
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12966
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12967
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12968
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12969
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12976
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12977
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12979
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12980
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1798 1268928260059 DLI1C1
(_unit DLI1C1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13042
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 13045
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13046
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 13047
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13051
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13052
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13053
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13054
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13061
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13062
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13064
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13065
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1951 1268928260064 DLI1P0
(_unit DLI1P0
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13127
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 13130
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13131
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 13133
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13137
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13138
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13139
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13140
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13147
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13148
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13150
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13151
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13152
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1954 1268928260069 DLI1P1
(_unit DLI1P1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13215
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 13218
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13219
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 13221
			(_code  3 G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13225
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13226
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13227
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13228
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13235
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13236
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13238
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13239
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13240
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2719 1268928260074 DLI1P1C1
(_unit DLI1P1C1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13308
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 13311
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13312
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 13313
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13315
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 13317
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13321
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13322
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13323
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13324
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13331
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13332
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13333
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13335
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13336
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13337
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13338
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13339
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1064 1268928260079 DLN0
(_unit DLN0
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13393
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13395
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13399
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13400
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13401
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13402
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13409
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1788 1268928260084 DLN0C0
(_unit DLN0C0
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13471
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13474
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13475
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13476
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13480
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13481
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13482
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13483
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13490
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13491
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13493
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13494
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1791 1268928260089 DLN0C1
(_unit DLN0C1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13555
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13558
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13559
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13560
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13564
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13565
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13566
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13567
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13574
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13575
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13577
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13578
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1947 1268928260094 DLN0P0
(_unit DLN0P0
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13639
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13642
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13643
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13645
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13649
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13650
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13651
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13652
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13659
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13660
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13662
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13663
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13664
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1950 1268928260099 DLN0P1
(_unit DLN0P1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13726
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13729
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13730
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13732
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13736
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13737
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13738
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13739
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13746
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13747
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13749
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13750
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13751
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2711 1268928260104 DLN0P1C1
(_unit DLN0P1C1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13816
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13819
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13820
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13821
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13823
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13825
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13829
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13830
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13831
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13832
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13836
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13837
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13838
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13840
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13841
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13842
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13843
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13844
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1061 1268928260109 DLN1
(_unit DLN1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13898
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13900
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13904
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13905
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13906
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13907
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13914
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1785 1268928260114 DLN1C0
(_unit DLN1C0
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13976
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13979
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13980
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13981
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13985
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13986
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13987
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13988
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13995
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13996
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13998
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13999
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1788 1268928260119 DLN1C1
(_unit DLN1C1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 14058
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 14061
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 14062
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 14063
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 14067
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14068
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14069
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14070
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14074
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14075
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14077
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14078
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1941 1268928260124 DLN1P0
(_unit DLN1P0
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 14137
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 14140
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 14141
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 14143
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 14147
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14148
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14149
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14150
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14154
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14155
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14157
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14158
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14159
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1944 1268928260129 DLN1P1
(_unit DLN1P1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 14219
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 14222
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 14223
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 14225
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 14229
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14230
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14231
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14232
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14236
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14237
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14239
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14240
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14241
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2705 1268928260134 DLN1P1C1
(_unit DLN1P1C1
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 14306
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 14309
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 14310
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 14311
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 14313
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 14315
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 14319
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14320
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14321
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14322
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14326
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14327
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14328
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14330
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14331
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14332
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14333
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14334
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268928260139 GND
(_unit GND
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000036 56 404 1268928260144 INBUF
(_unit INBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14406
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14408
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14409
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928260149 INBUF_GTLP25
(_unit INBUF_GTLP25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14448
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14450
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14451
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928260154 INBUF_GTLP33
(_unit INBUF_GTLP33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14490
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14492
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14493
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928260159 INBUF_HSTL_I
(_unit INBUF_HSTL_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14532
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14534
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14535
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928260164 INBUF_LVCMOS15
(_unit INBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14574
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14576
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14577
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928260174 INBUF_LVCMOS15D
(_unit INBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14617
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14619
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14620
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928260179 INBUF_LVCMOS15U
(_unit INBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14660
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14662
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14663
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928260184 INBUF_LVCMOS18
(_unit INBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14702
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14704
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14705
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928260189 INBUF_LVCMOS18D
(_unit INBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14745
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14747
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14748
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928260194 INBUF_LVCMOS18U
(_unit INBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14788
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14790
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14791
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928260199 INBUF_LVCMOS25
(_unit INBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14830
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14832
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14833
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928260204 INBUF_LVCMOS25D
(_unit INBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14873
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14875
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14876
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928260209 INBUF_LVCMOS25U
(_unit INBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14916
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14918
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14919
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928260214 INBUF_LVCMOS33
(_unit INBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14958
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14960
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14961
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928260219 INBUF_LVCMOS33D
(_unit INBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15002
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15004
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15005
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928260224 INBUF_LVCMOS33U
(_unit INBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15046
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15048
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15049
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928260229 INBUF_LVCMOS5
(_unit INBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15089
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15091
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15092
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928260237 INBUF_LVCMOS5D
(_unit INBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15132
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15134
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15135
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928260253 INBUF_LVCMOS5U
(_unit INBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15175
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15177
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15178
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 718 1268928260284 INBUF_LVDS
(_unit INBUF_LVDS
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvds\)
		(_modpath parallel unknown 0 15232
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15233
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 15235
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15236
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15237
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15238
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 722 1268928260300 INBUF_LVPECL
(_unit INBUF_LVPECL
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvpecl\)
		(_modpath parallel unknown 0 15291
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15292
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 15294
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15295
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15296
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15297
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 408 1268928260305 INBUF_PCI
(_unit INBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15336
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15338
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15339
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 409 1268928260310 INBUF_PCIX
(_unit INBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15378
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15380
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15381
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928260315 INBUF_SSTL2_I
(_unit INBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15420
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15422
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15423
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928260320 INBUF_SSTL2_II
(_unit INBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15462
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15464
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15465
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928260325 INBUF_SSTL3_I
(_unit INBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15504
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15506
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15507
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928260330 INBUF_SSTL3_II
(_unit INBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15546
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15548
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15549
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 236 1268928260346 INV
(_unit INV
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15587
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928260361 MAJ3
(_unit MAJ3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15633
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15634
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15635
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928260366 MAJ3X
(_unit MAJ3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15686
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15687
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15688
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928260371 MAJ3XI
(_unit MAJ3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15739
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15740
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15741
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928260378 MIN3
(_unit MIN3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15790
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15791
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15792
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928260383 MIN3X
(_unit MIN3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15843
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15844
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15845
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928260388 MIN3XI
(_unit MIN3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15896
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15897
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15898
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928260393 MX2
(_unit MX2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15941
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15942
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15943
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928260398 MX2A
(_unit MX2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15987
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15988
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15989
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928260409 MX2B
(_unit MX2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16033
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16034
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16035
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928260414 MX2C
(_unit MX2C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16080
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16081
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16082
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928260690 NAND2
(_unit NAND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16121
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16122
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268928260736 NAND2A
(_unit NAND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16162
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16163
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268928260783 NAND2B
(_unit NAND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16204
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16205
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928261033 NAND3
(_unit NAND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16248
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16249
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16250
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928261038 NAND3A
(_unit NAND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16294
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16295
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16296
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928261049 NAND3B
(_unit NAND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16341
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16342
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16343
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928261054 NAND3C
(_unit NAND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16389
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16390
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16391
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928261064 NOR2
(_unit NOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16430
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16431
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928261069 NOR2A
(_unit NOR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16471
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16472
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928261074 NOR2B
(_unit NOR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16513
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16514
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261079 NOR3
(_unit NOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16557
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16558
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16559
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928261084 NOR3A
(_unit NOR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16603
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16604
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16605
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928261089 NOR3B
(_unit NOR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16650
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16651
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16652
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928261094 NOR3C
(_unit NOR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16698
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16699
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16700
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928261099 OA1
(_unit OA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16743
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16744
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16745
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261104 OA1A
(_unit OA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16789
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16790
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16791
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261112 OA1B
(_unit OA1B
	(_specify
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16835
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16836
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16837
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261117 OA1C
(_unit OA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16882
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16883
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16884
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261122 OAI1
(_unit OAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16927
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16928
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16929
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 406 1268928261129 OR2
(_unit OR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16968
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16969
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928261134 OR2A
(_unit OR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17009
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17010
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928261139 OR2B
(_unit OR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17051
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17052
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928261144 OR3
(_unit OR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17095
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17096
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17097
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261149 OR3A
(_unit OR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17141
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17142
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17143
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261154 OR3B
(_unit OR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17188
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17189
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17190
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261159 OR3C
(_unit OR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17236
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17237
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17238
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 401 1268928261164 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17276
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17278
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17279
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928261169 OUTBUF_F_12
(_unit OUTBUF_F_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17318
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17320
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17321
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928261174 OUTBUF_F_16
(_unit OUTBUF_F_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17360
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17362
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17363
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928261179 OUTBUF_F_24
(_unit OUTBUF_F_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17402
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17404
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17405
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928261184 OUTBUF_F_8
(_unit OUTBUF_F_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17444
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17446
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17447
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 408 1268928261189 OUTBUF_GTLP25
(_unit OUTBUF_GTLP25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17486
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17488
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17489
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 408 1268928261194 OUTBUF_GTLP33
(_unit OUTBUF_GTLP33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17528
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17530
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17531
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 408 1268928261199 OUTBUF_HSTL_I
(_unit OUTBUF_HSTL_I
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17570
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17572
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17573
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928261204 OUTBUF_LVCMOS15
(_unit OUTBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17612
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17614
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17615
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928261209 OUTBUF_LVCMOS18
(_unit OUTBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17654
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17656
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17657
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928261214 OUTBUF_LVCMOS25
(_unit OUTBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17696
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17698
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17699
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928261219 OUTBUF_LVCMOS33
(_unit OUTBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17738
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17740
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17741
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928261224 OUTBUF_LVCMOS5
(_unit OUTBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17781
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17783
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17784
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 544 1268928261229 OUTBUF_LVDS
(_unit OUTBUF_LVDS
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17826
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 17827
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 17829
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17830
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 546 1268928261234 OUTBUF_LVPECL
(_unit OUTBUF_LVPECL
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17872
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 17873
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 17875
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17876
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928261239 OUTBUF_PCI
(_unit OUTBUF_PCI
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17916
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17918
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17919
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928261244 OUTBUF_PCIX
(_unit OUTBUF_PCIX
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17958
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17960
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17961
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928261249 OUTBUF_SSTL2_I
(_unit OUTBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18000
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18002
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18003
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928261254 OUTBUF_SSTL2_II
(_unit OUTBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18042
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18044
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18045
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928261259 OUTBUF_SSTL3_I
(_unit OUTBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18084
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18086
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18087
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928261264 OUTBUF_SSTL3_II
(_unit OUTBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18126
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18128
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18129
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928261269 OUTBUF_S_12
(_unit OUTBUF_S_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18168
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18170
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18171
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928261274 OUTBUF_S_16
(_unit OUTBUF_S_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18210
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18212
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18213
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928261279 OUTBUF_S_24
(_unit OUTBUF_S_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18252
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18254
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18255
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928261284 OUTBUF_S_8
(_unit OUTBUF_S_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18294
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18296
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18297
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 930 1268928261289 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18343
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18345
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18347
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18348
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18349
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18350
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261294 TRIBUFF_F_12
(_unit TRIBUFF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18396
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18398
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18400
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18401
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18402
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18403
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261299 TRIBUFF_F_12D
(_unit TRIBUFF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18450
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18452
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18454
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18455
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18456
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18457
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261304 TRIBUFF_F_12U
(_unit TRIBUFF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18504
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18506
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18508
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18509
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18510
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18511
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261309 TRIBUFF_F_16
(_unit TRIBUFF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18557
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18559
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18561
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18562
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18563
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18564
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261314 TRIBUFF_F_16D
(_unit TRIBUFF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18611
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18613
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18615
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18616
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18617
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18618
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261319 TRIBUFF_F_16U
(_unit TRIBUFF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18665
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18667
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18669
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18670
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18671
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18672
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261324 TRIBUFF_F_24
(_unit TRIBUFF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18718
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18720
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18722
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18723
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18724
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18725
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261329 TRIBUFF_F_24D
(_unit TRIBUFF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18772
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18774
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18776
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18777
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18778
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18779
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261334 TRIBUFF_F_24U
(_unit TRIBUFF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18826
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18828
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18830
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18831
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18832
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18833
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928261339 TRIBUFF_F_8
(_unit TRIBUFF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18879
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18881
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18883
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18884
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18885
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18886
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261344 TRIBUFF_F_8D
(_unit TRIBUFF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18933
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18935
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18937
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18938
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18939
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18940
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261349 TRIBUFF_F_8U
(_unit TRIBUFF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18987
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18989
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18991
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18992
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18993
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18994
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 937 1268928261354 TRIBUFF_GTLP25
(_unit TRIBUFF_GTLP25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19040
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19042
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19044
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19045
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19046
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19047
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 937 1268928261359 TRIBUFF_GTLP33
(_unit TRIBUFF_GTLP33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19093
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19095
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19097
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19098
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19099
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19100
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 937 1268928261364 TRIBUFF_HSTL_I
(_unit TRIBUFF_HSTL_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19146
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19148
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19150
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19151
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19152
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19153
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928261369 TRIBUFF_LVCMOS15
(_unit TRIBUFF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19199
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19201
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19203
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19204
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19205
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19206
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928261374 TRIBUFF_LVCMOS15D
(_unit TRIBUFF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19253
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19255
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19257
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19258
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19259
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19260
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928261379 TRIBUFF_LVCMOS15U
(_unit TRIBUFF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19307
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19309
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19311
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19312
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19313
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19314
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928261384 TRIBUFF_LVCMOS18
(_unit TRIBUFF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19360
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19362
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19364
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19365
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19366
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19367
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928261389 TRIBUFF_LVCMOS18D
(_unit TRIBUFF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19414
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19416
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19418
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19419
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19420
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19421
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928261394 TRIBUFF_LVCMOS18U
(_unit TRIBUFF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19468
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19470
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19472
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19473
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19474
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19475
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928261399 TRIBUFF_LVCMOS25
(_unit TRIBUFF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19521
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19523
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19525
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19526
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19527
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19528
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928261404 TRIBUFF_LVCMOS25D
(_unit TRIBUFF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19575
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19577
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19579
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19580
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19581
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19582
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928261409 TRIBUFF_LVCMOS25U
(_unit TRIBUFF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19629
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19631
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19633
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19634
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19635
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19636
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928261414 TRIBUFF_LVCMOS33
(_unit TRIBUFF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19682
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19684
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19686
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19687
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19688
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19689
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928261419 TRIBUFF_LVCMOS33D
(_unit TRIBUFF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19737
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19739
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19741
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19742
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19743
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19744
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928261424 TRIBUFF_LVCMOS33U
(_unit TRIBUFF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19792
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19794
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19796
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19797
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19798
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19799
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928261429 TRIBUFF_LVCMOS5
(_unit TRIBUFF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19846
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19848
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19850
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19851
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19852
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19853
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928261434 TRIBUFF_LVCMOS5D
(_unit TRIBUFF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19900
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19902
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19904
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19905
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19906
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19907
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928261439 TRIBUFF_LVCMOS5U
(_unit TRIBUFF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19954
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19956
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19958
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19959
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19960
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19961
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1503 1268928261444 TRIBUFF_LVDS
(_unit TRIBUFF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PADP real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PADN real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20017
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 20018
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 20020
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 20021
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 20023
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20024
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20025
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20026
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928261449 TRIBUFF_PCI
(_unit TRIBUFF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20073
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20075
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20077
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20078
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20079
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20080
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261454 TRIBUFF_PCIX
(_unit TRIBUFF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20126
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20128
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20130
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20131
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20132
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20133
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928261459 TRIBUFF_SSTL2_I
(_unit TRIBUFF_SSTL2_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20179
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20181
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20183
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20184
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20185
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20186
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928261464 TRIBUFF_SSTL2_II
(_unit TRIBUFF_SSTL2_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20232
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20234
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20236
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20237
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20238
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20239
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928261469 TRIBUFF_SSTL3_I
(_unit TRIBUFF_SSTL3_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20285
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20287
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20289
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20290
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20291
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20292
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928261474 TRIBUFF_SSTL3_II
(_unit TRIBUFF_SSTL3_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20338
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20340
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20342
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20343
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20344
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20345
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261479 TRIBUFF_S_12
(_unit TRIBUFF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20391
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20393
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20395
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20396
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20397
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20398
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261484 TRIBUFF_S_12D
(_unit TRIBUFF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20445
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20447
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20449
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20450
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20451
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20452
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261489 TRIBUFF_S_12U
(_unit TRIBUFF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20499
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20501
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20503
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20504
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20505
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20506
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261494 TRIBUFF_S_16
(_unit TRIBUFF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20552
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20554
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20556
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20557
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20558
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20559
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261499 TRIBUFF_S_16D
(_unit TRIBUFF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20606
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20608
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20610
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20611
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20612
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20613
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261504 TRIBUFF_S_16U
(_unit TRIBUFF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20660
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20662
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20664
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20665
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20666
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20667
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261509 TRIBUFF_S_24
(_unit TRIBUFF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20713
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20715
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20717
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20718
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20719
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20720
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261514 TRIBUFF_S_24D
(_unit TRIBUFF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20767
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20769
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20771
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20772
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20773
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20774
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928261519 TRIBUFF_S_24U
(_unit TRIBUFF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20821
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20823
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20825
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20826
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20827
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20828
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928261524 TRIBUFF_S_8
(_unit TRIBUFF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20874
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20876
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20878
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20879
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20880
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20881
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261529 TRIBUFF_S_8D
(_unit TRIBUFF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20928
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20930
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20932
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20933
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20934
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20935
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928261534 TRIBUFF_S_8U
(_unit TRIBUFF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20982
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20984
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20986
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20987
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20988
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20989
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268928261539 VCC
(_unit VCC
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000034 56 576 1268928261544 XA1
(_unit XA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21068
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21069
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21070
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261549 XA1A
(_unit XA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21115
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21116
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21117
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261554 XA1B
(_unit XA1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21163
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21164
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21165
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261559 XA1C
(_unit XA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21211
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21212
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21213
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261564 XAI1
(_unit XAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21258
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21259
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21260
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928261569 XAI1A
(_unit XAI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21305
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21306
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21307
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928261574 XNOR2
(_unit XNOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21348
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21349
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928261579 XNOR3
(_unit XNOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21394
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21395
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21396
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928261584 XO1
(_unit XO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21441
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21442
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21443
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261589 XO1A
(_unit XO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21488
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21489
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21490
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928261594 XOR2
(_unit XOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21531
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21532
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261599 XOR3
(_unit XOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21577
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21578
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21579
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928261604 ZOR3
(_unit ZOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21626
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21627
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21628
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928261609 ZOR3I
(_unit ZOR3I
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21675
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21676
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21677
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268928261614 BUFF
(_unit BUFF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21714
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 239 1268928261619 CLKINT
(_unit CLKINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21751
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 246 1268928261624 IOIN_IB
(_unit IOIN_IB
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21788
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000040 56 1443 1268928261629 IOIN_IRC
(_unit IOIN_IRC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 21844
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 21845
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 21849
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21850
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21851
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21852
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21856
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21860
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21861
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21862
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21866
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1443 1268928261634 IOIN_IRP
(_unit IOIN_IRP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 21923
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 21924
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 21928
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21929
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21930
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21931
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21936
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21940
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21941
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21942
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21946
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268928261639 IOIN_IREC
(_unit IOIN_IREC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 22004
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 22005
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 22009
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22010
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22011
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22012
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22016
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22017
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22018
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22019
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22020
			(_port ICLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22024
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22025
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22026
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22030
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268928261644 IOIN_IREP
(_unit IOIN_IREP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 22088
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 22089
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 22093
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22094
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22095
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22096
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22100
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22101
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22102
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22103
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22105
			(_port ICLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22109
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22110
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22111
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22115
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 432 1268928261649 IOTRI_OB_EB
(_unit IOTRI_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22156
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 22157
			(_port E in )
			(_port EOUT out )
		)
	)
)
V 000044 56 1634 1268928261654 IOTRI_OB_ERC
(_unit IOTRI_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22219
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22223
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22224
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22228
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22229
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22230
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22231
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22235
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22239
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22240
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22241
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22245
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928261659 IOTRI_OB_ERP
(_unit IOTRI_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22308
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22312
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22313
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22317
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22318
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22319
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22320
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22325
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22329
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22330
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22331
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22335
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928261664 IOTRI_OB_EREC
(_unit IOTRI_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22399
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22403
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22404
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22408
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22409
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22410
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22411
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22415
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22416
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22417
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22418
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22419
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22423
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22424
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22425
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22429
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928261669 IOTRI_OB_EREP
(_unit IOTRI_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22493
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22497
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22498
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22502
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22503
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22504
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22505
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22509
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22510
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22511
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22512
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22514
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22518
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22519
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22520
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22524
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928261674 IOTRI_ORC_EB
(_unit IOTRI_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22587
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22591
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22592
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22596
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22597
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22598
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22599
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22603
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22607
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22608
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22609
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22613
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928261679 IOTRI_ORP_EB
(_unit IOTRI_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22676
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22680
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22681
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22685
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22686
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22687
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22688
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22693
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22697
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22698
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22699
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22703
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928261684 IOTRI_OREC_EB
(_unit IOTRI_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22767
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22771
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22772
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22776
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22777
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22778
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22779
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22783
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22784
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22785
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22786
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22787
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22791
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22792
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22793
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22797
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928261689 IOTRI_OREP_EB
(_unit IOTRI_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22861
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22865
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22866
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22870
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22871
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22872
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22873
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22877
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22878
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22879
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22880
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22882
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22886
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22887
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22888
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22892
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2410 1268928261694 IOTRI_ORC_ERC
(_unit IOTRI_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 22959
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22960
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22964
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22965
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22966
			(_port OCLK (posedge) (_code  3 NTB*CLR))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22967
			(_port OCLK (posedge) (_code  4 NTB*CLR))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22971
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22975
			(_port OCLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22976
			(_port OCLK (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22977
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22981
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 22986
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22987
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22991
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22992
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22993
			(_port OCLK (posedge) (_code  9 NTB*CLR))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22994
			(_port OCLK (posedge) (_code  10 NTB*CLR))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2970 1268928261699 IOTRI_OREC_EREC
(_unit IOTRI_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23070
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23071
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23075
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23076
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23077
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23078
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23082
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23083
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23084
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23085
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23086
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23090
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23091
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23092
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23096
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23101
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23102
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23106
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23107
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23108
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23109
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2420 1268928261704 IOTRI_ORP_ERP
(_unit IOTRI_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23187
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23188
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23192
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23193
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23194
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23195
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23199
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23203
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23204
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23205
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23209
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23213
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23214
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23218
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23219
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23220
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23221
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3476 1268928261709 IOTRI_OREP_EREP
(_unit IOTRI_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23299
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23300
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23304
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23305
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23306
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23307
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23311
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23312
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23313
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23314
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23316
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23320
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23321
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23322
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23326
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23331
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23332
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23336
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23337
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23338
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23339
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23343
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  17 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23344
			(_port OCLK (posedge) (_code  18 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23345
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  19 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23346
			(_port OCLK (posedge) (_code  20 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 610 1268928261714 IOBI_IB_OB_EB
(_unit IOBI_IB_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23392
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23393
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 23394
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928261719 IOBI_IB_OB_ERC
(_unit IOBI_IB_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23468
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23475
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23476
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23480
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23481
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23482
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23483
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23487
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23491
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23492
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23493
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23497
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23502
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928261724 IOBI_IB_OB_EREC
(_unit IOBI_IB_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23579
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23586
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23587
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23591
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23592
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23593
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23594
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23598
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23599
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23600
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23601
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23602
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23606
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23607
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23608
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23612
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23617
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928261729 IOBI_IB_OB_ERP
(_unit IOBI_IB_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23693
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23700
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23701
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23705
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23706
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23707
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23708
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23713
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23717
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23718
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23719
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23723
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23728
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928261734 IOBI_IB_OB_EREP
(_unit IOBI_IB_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23805
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23812
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23813
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23817
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23818
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23819
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23820
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23824
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23825
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23826
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23827
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23829
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23833
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23834
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23835
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23839
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23844
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000045 56 1664 1268928261739 IOBI_IB_OD_EB
(_unit IOBI_IB_OD_EB
	(_specify
		(_modpath parallel unknown 0 23889
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23890
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23892
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 23893
			(_port OCLK in )
			(_port DOUT out )
		)
		(_tchk setup 0 23899
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23900
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23901
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23902
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23904
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23905
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23906
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23907
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23909
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23910
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23914
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23915
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23916
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1852 1268928261744 IOBI_IB_ORC_EB
(_unit IOBI_IB_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23990
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23997
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23998
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24002
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24003
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24004
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24005
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24009
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24013
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24014
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24015
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24019
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24024
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928261749 IOBI_IB_OREC_EB
(_unit IOBI_IB_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24101
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24108
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24109
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24113
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24114
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24115
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24116
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24120
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24121
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24122
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24123
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24124
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24128
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24129
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24130
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24134
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24139
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928261754 IOBI_IB_ORP_EB
(_unit IOBI_IB_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24215
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24222
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24223
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24227
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24228
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24229
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24230
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24235
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24239
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24240
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24241
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24245
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24250
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928261759 IOBI_IB_OREP_EB
(_unit IOBI_IB_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24327
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24334
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24335
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24339
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24340
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24341
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24342
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24346
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24347
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24348
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24349
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24351
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24355
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24356
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24357
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24361
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24366
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268928261764 IOBI_IB_ORC_ERC
(_unit IOBI_IB_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24448
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24449
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24453
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24454
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24455
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24456
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24460
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24464
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24465
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24466
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24470
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24477
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24478
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24482
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24483
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24484
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24485
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24490
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268928261769 IOBI_IB_OREC_EREC
(_unit IOBI_IB_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24573
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24574
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24578
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24579
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24580
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24581
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24585
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24586
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24587
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24588
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24589
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24593
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24594
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24595
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24599
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24606
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24607
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24611
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24612
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24613
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24614
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24619
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268928261774 IOBI_IB_ORP_ERP
(_unit IOBI_IB_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24700
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24701
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24705
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24706
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24707
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24708
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24713
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24717
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24718
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24719
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24723
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24727
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24728
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24732
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24733
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24734
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24735
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24742
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268928261779 IOBI_IB_OREP_EREP
(_unit IOBI_IB_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24825
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24826
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24830
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24831
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24832
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24833
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24837
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24838
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24839
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24840
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24842
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24846
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24847
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24848
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24852
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24856
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24857
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24861
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24862
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24863
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24864
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24870
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1847 1268928261784 IOBI_IRC_OB_EB
(_unit IOBI_IRC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24946
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 24951
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24958
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24959
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24963
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24964
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24965
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24966
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24970
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24974
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24975
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24976
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24980
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268928261789 IOBI_IREC_OB_EB
(_unit IOBI_IREC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25057
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 25062
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25069
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25070
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25074
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25075
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25076
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25077
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25081
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25082
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25083
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25084
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25085
			(_port ICLK (posedge) (_code  9 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25089
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25090
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25091
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25095
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1847 1268928261794 IOBI_IRP_OB_EB
(_unit IOBI_IRP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25171
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 25176
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25183
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25184
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25188
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25189
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25190
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25191
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25196
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25200
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25201
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25202
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25206
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268928261799 IOBI_IREP_OB_EB
(_unit IOBI_IREP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25283
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 25288
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25295
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25296
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25300
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25301
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25302
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25303
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25307
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25308
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25309
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25310
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25312
			(_port ICLK (posedge) (_code  9 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25316
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25317
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25318
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25322
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928261804 IOBI_IRC_OB_ERC
(_unit IOBI_IRC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25401
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25408
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25409
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25413
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25414
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25415
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25416
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25420
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25424
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25425
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25426
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25430
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25434
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25435
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25439
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25440
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25441
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25442
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25444
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25445
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25447
			(_port ICLK (posedge) (_code  11 Enable12))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25448
			(_port ICLK (negedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268928261809 IOBI_IREC_OB_ERC
(_unit IOBI_IREC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25535
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25542
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25543
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25547
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25548
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25549
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25550
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25554
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25558
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25559
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25560
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25564
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25568
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25569
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25573
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25574
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25575
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25576
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25580
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25581
			(_port ICLK (posedge) (_code  12 Enable15))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25582
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25583
			(_port ICLK (posedge) (_code  14 Enable15))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25584
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25588
			(_port ICLK (posedge) (_code  16 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25589
			(_port ICLK (negedge) (_code  17 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25590
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25594
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268928261814 IOBI_IRC_OB_EREC
(_unit IOBI_IRC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25683
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25690
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25691
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25695
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25696
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25697
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25698
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25702
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25703
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25704
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25705
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25706
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25710
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25711
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25712
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25716
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25723
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25724
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25728
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25729
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25730
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25731
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25735
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25739
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25740
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25741
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25745
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4189 1268928261819 IOBI_IREC_OB_EREC
(_unit IOBI_IREC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25835
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25842
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25843
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25847
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25848
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25849
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25850
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25854
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25855
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25856
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25857
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25858
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25862
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25863
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25864
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25868
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25875
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25876
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25880
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25881
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25882
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25883
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25887
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25888
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25889
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25890
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25891
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25895
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25896
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25897
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25901
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928261824 IOBI_IRP_OB_ERP
(_unit IOBI_IRP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25981
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25988
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25989
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25993
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25994
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25995
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25996
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26001
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26005
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26006
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26007
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26011
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26018
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26019
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26023
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26024
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26025
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26026
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26031
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26035
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26036
			(_port ICLK (negedge) (_code  12 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26040
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928261829 IOBI_IREP_OB_ERP
(_unit IOBI_IREP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26126
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 26133
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26134
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26138
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26139
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26140
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26141
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26146
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26150
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26151
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26152
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26156
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26163
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26164
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26168
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26169
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26170
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26171
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26175
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26176
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26177
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26178
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26180
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26184
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26185
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26189
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928261834 IOBI_IRP_OB_EREP
(_unit IOBI_IRP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26275
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 26282
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26283
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26287
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26288
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26289
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26290
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26294
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26295
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26296
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26297
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26299
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26303
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26304
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26305
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26309
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26316
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26317
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26321
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26322
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26323
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26324
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26329
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26333
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26334
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26338
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928261839 IOBI_IREP_OB_EREP
(_unit IOBI_IREP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26424
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 26431
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26432
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26436
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26437
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26438
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26439
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26443
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26444
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26445
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26446
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26448
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26452
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26453
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26457
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26461
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26462
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26466
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26467
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26468
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26469
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26473
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26474
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26475
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26476
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26478
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26482
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26483
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26484
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26488
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928261844 IOBI_IRC_ORC_EB
(_unit IOBI_IRC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26573
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26578
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26579
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26583
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26584
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26585
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26586
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26590
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26594
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26595
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26596
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26600
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26605
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26606
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26610
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26611
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26612
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26613
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26617
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26621
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26622
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26626
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928261849 IOBI_IREC_ORC_EB
(_unit IOBI_IREC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26711
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26716
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26717
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26721
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26722
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26723
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26724
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26728
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26732
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26733
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26734
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26738
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26745
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26746
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26750
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26751
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26752
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26753
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26757
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26758
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26759
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26760
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26761
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26765
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26766
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26770
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928261854 IOBI_IRC_OREC_EB
(_unit IOBI_IRC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26856
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26861
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26862
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26866
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26867
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26868
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26869
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26873
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26874
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26875
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26876
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26877
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26881
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26882
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26886
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26891
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26892
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26896
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26897
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26898
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26899
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26903
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26907
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26908
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26909
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26913
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928261859 IOBI_IREC_OREC_EB
(_unit IOBI_IREC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26998
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27002
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27003
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27007
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27008
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27009
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27010
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27014
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27015
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27016
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27017
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27018
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27022
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27023
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27024
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27028
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27033
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27034
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27038
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27039
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27040
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27041
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27045
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27046
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27047
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27048
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27049
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27053
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27054
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27058
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928261864 IOBI_IRP_ORP_EB
(_unit IOBI_IRP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27141
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27146
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27147
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27151
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27152
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27153
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27154
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27159
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27163
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27164
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27165
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27169
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27173
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27174
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27178
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27179
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27180
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27181
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27186
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27190
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27191
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27195
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928261869 IOBI_IRP_OREP_EB
(_unit IOBI_IRP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27280
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27284
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27285
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27289
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27290
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27291
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27292
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27296
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27297
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27298
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27299
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27301
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27305
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27306
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27307
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27311
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27316
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27317
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27321
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27322
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27323
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27324
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27329
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27333
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27334
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27338
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928261874 IOBI_IREP_ORP_EB
(_unit IOBI_IREP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27423
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27427
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27428
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27432
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27433
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27434
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27435
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27440
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27444
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27445
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27449
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27453
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27454
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27458
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27459
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27460
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27461
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27465
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27466
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27467
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27468
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27470
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27474
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27475
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27476
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27480
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928261879 IOBI_IREP_OREP_EB
(_unit IOBI_IREP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27567
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27571
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27572
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27576
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27577
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27578
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27579
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27583
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27584
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27585
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27586
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27588
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27592
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27593
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27594
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27598
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27602
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27603
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27607
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27608
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27609
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27610
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27614
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27615
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27616
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27617
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27619
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27623
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27624
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27627
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3840 1268928261884 IOBI_IRC_ORC_ERC
(_unit IOBI_IRC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27721
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27722
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27726
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27727
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27728
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27729
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27733
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27737
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27738
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27739
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27743
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27748
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27749
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27753
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27754
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27755
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27756
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27761
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27762
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27766
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27767
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27768
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27769
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27773
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27777
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27778
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27779
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27783
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268928261889 IOBI_IRC_OREC_EREC
(_unit IOBI_IRC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27880
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27881
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27885
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27886
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27887
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27888
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27892
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27893
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27894
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27895
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27896
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27900
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27901
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27902
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27906
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27910
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27911
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27915
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27916
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27917
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27918
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27922
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27923
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27927
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27928
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27929
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27930
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27934
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27938
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27939
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27943
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4414 1268928261894 IOBI_IREC_ORC_ERC
(_unit IOBI_IREC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28037
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28038
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28042
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28043
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28044
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28045
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28049
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28053
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28054
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28055
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28059
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28064
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28065
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28069
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28070
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28071
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28072
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28076
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28080
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28081
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28085
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28086
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28087
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28088
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28092
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28093
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28094
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28095
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28096
			(_port ICLK (posedge) (_code  19 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28100
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28101
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28105
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  22 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268928261899 IOBI_IREC_OREC_EREC
(_unit IOBI_IREC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28202
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28203
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28207
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28208
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28209
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28210
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28214
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28215
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28216
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28217
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28218
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28222
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28223
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28224
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28228
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28232
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28233
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28237
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28238
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28239
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28240
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28245
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28246
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28250
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28251
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28252
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28253
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28257
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28258
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28259
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28260
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28261
			(_port ICLK (posedge) (_code  25 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28265
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28266
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28270
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  28 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3865 1268928261904 IOBI_IRP_ORP_ERP
(_unit IOBI_IRP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28364
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28365
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28369
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28370
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28371
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28372
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28377
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28381
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28382
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28383
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28387
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28392
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28393
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28397
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28398
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28399
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28400
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28405
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28410
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28411
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28415
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28416
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28417
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28418
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28423
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28427
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28428
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28431
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268928261909 IOBI_IRP_OREP_EREP
(_unit IOBI_IRP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28524
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28525
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28529
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28530
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28531
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28532
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28536
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28537
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28538
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28539
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28541
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28545
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28546
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28547
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28551
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28555
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28556
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28560
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28561
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28562
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28563
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28567
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28568
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28572
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28573
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28574
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28575
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28580
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28584
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28585
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28589
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4309 1268928261914 IOBI_IREP_ORP_ERP
(_unit IOBI_IREP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28681
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28682
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28686
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28687
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28688
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28689
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28693
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28697
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28698
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28699
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28703
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28707
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28708
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28712
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28713
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28714
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28715
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28719
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28720
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28724
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28725
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28726
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28727
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28731
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28732
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28733
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28734
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28736
			(_port ICLK (posedge) (_code  19 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28740
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28741
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28745
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  22 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268928261919 IOBI_IREP_OREP_EREP
(_unit IOBI_IREP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28845
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28846
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28850
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28851
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28852
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28853
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28857
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28858
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28859
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28860
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28862
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28866
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28867
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28868
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28872
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28877
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28878
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28882
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28883
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28884
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28885
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28890
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28891
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28895
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28896
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28897
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28898
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28902
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28903
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28904
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28905
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28907
			(_port ICLK (posedge) (_code  25 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28911
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28912
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28916
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  28 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 447 1268928261924 IOPAD_IN
(_unit IOPAD_IN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28957
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28959
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28960
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 750 1268928261929 IOPADP_IN
(_unit IOPADP_IN
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$N2PIN$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28998
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28999
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 29002
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29003
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29004
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29005
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 474 1268928261934 IOPADN_IN
(_unit IOPADN_IN
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 29043
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 29045
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29046
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1012 1268928261939 IOPAD_TRI
(_unit IOPAD_TRI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29092
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29094
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29097
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29098
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29099
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29100
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 772 1268928261944 IOPADP_TRI
(_unit IOPADP_TRI
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29140
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29141
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29144
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29145
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29146
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29147
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 777 1268928261949 IOPADN_TRI
(_unit IOPADN_TRI
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29189
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29190
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 29193
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29194
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29195
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29196
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1615 1268928261954 IOPAD_BI
(_unit IOPAD_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29247
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29249
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29250
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29251
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29252
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29258
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29259
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29260
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29261
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29262
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29263
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1962 1268928261959 IOPADP_BI
(_unit IOPADP_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_modpath parallel unknown 0 29326
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29327
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29329
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29330
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29331
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29332
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 29340
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29341
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29342
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29343
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29344
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29345
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29346
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29347
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1414 1268928261964 IOPADN_BI
(_unit IOPADN_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 29400
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29401
			(_port DB in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29403
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 29409
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29410
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29411
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29412
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29413
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29414
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268928261969 IOPAD_IN_U
(_unit IOPAD_IN_U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29456
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29458
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29459
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268928261974 IOPAD_IN_D
(_unit IOPAD_IN_D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29500
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29502
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29503
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268928261979 IOPAD_TRI_U
(_unit IOPAD_TRI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29550
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29552
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29555
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29556
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29557
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29558
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268928261984 IOPAD_TRI_D
(_unit IOPAD_TRI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29606
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29608
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29611
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29612
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29613
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29614
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268928261989 IOPAD_BI_U
(_unit IOPAD_BI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29666
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29668
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29669
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29670
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29671
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29677
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29678
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29679
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29680
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29681
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29682
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268928261994 IOPAD_BI_D
(_unit IOPAD_BI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29734
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29736
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29737
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29738
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29739
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29745
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29746
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29747
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29748
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29749
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29750
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 451 1268928261999 IOPADN_OUT
(_unit IOPADN_OUT
	(_specify
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_modpath parallel unknown 0 29790
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 29793
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29794
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928262004 BIBUF_F_2
(_unit BIBUF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29844
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29846
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29847
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29848
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29849
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29851
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29852
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29853
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29854
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29855
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29856
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262009 BIBUF_F_2D
(_unit BIBUF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29907
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29909
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29910
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29911
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29912
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29914
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29915
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29916
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29917
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29918
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29919
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262014 BIBUF_F_2U
(_unit BIBUF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29970
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29972
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29973
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29974
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29975
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29977
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29978
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29979
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29980
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29981
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29982
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928262019 BIBUF_F_4
(_unit BIBUF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30032
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30034
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30035
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30036
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30037
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30039
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30040
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30041
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30042
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30043
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30044
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262024 BIBUF_F_4D
(_unit BIBUF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30095
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30097
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30098
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30099
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30100
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30102
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30103
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30104
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30105
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30106
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30107
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262029 BIBUF_F_4U
(_unit BIBUF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30158
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30160
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30161
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30162
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30163
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30165
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30166
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30167
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30168
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30169
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30170
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928262034 BIBUF_F_6
(_unit BIBUF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30220
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30222
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30223
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30224
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30225
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30227
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30228
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30229
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30230
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30231
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30232
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262039 BIBUF_F_6D
(_unit BIBUF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30283
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30285
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30286
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30287
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30288
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30290
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30291
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30292
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30293
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30294
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30295
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262044 BIBUF_F_6U
(_unit BIBUF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30346
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30348
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30349
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30350
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30351
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30353
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30354
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30355
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30356
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30357
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30358
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1422 1268928262049 BIBUF_GTL33
(_unit BIBUF_GTL33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30408
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30410
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30411
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30412
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30413
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30415
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30416
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30417
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30418
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30419
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30420
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1422 1268928262054 BIBUF_GTL25
(_unit BIBUF_GTL25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30470
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30472
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30473
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30474
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30475
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30477
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30478
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30479
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30480
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30481
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30482
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1424 1268928262059 BIBUF_HSTL_II
(_unit BIBUF_HSTL_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30532
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30534
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30535
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30536
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30537
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30539
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30540
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30541
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30542
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30543
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30544
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928262064 BIBUF_S_2
(_unit BIBUF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30594
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30596
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30597
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30598
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30599
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30601
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30602
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30603
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30604
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30605
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30606
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262069 BIBUF_S_2D
(_unit BIBUF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30657
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30659
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30660
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30661
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30662
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30664
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30665
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30666
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30667
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30668
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30669
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262074 BIBUF_S_2U
(_unit BIBUF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30720
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30722
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30723
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30724
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30725
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30727
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30728
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30729
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30730
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30731
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30732
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928262079 BIBUF_S_4
(_unit BIBUF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30782
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30784
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30785
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30786
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30787
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30789
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30790
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30791
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30792
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30793
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30794
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262084 BIBUF_S_4D
(_unit BIBUF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30845
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30847
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30848
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30849
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30850
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30852
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30853
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30854
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30855
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30856
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30857
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262089 BIBUF_S_4U
(_unit BIBUF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30908
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30910
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30911
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30912
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30913
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30915
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30916
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30917
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30918
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30919
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30920
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928262094 BIBUF_S_6
(_unit BIBUF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30970
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30972
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30973
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30974
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30975
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30977
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30978
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30979
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30980
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30981
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30982
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262099 BIBUF_S_6D
(_unit BIBUF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31033
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31035
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31036
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31037
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31038
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31040
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31041
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31042
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31043
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31044
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31045
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928262104 BIBUF_S_6U
(_unit BIBUF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31096
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31098
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31099
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31100
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31101
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31103
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31104
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31105
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31106
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31107
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31108
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928262109 CLKBUF_GTL25
(_unit CLKBUF_GTL25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31147
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31149
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31150
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928262114 CLKBUF_GTL33
(_unit CLKBUF_GTL33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31189
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31191
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31192
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928262119 CLKBUF_HSTL_II
(_unit CLKBUF_HSTL_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31231
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31233
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31234
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 410 1268928262124 INBUF_GTL33
(_unit INBUF_GTL33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31273
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31275
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31276
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 410 1268928262129 INBUF_GTL25
(_unit INBUF_GTL25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31315
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31317
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31318
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928262134 INBUF_HSTL_II
(_unit INBUF_HSTL_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31357
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31359
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31360
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928262139 OUTBUF_F_2
(_unit OUTBUF_F_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31399
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31401
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31402
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928262144 OUTBUF_F_4
(_unit OUTBUF_F_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31441
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31443
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31444
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928262149 OUTBUF_F_6
(_unit OUTBUF_F_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31483
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31485
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31486
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 407 1268928262154 OUTBUF_GTL25
(_unit OUTBUF_GTL25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31525
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31527
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31528
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 407 1268928262159 OUTBUF_GTL33
(_unit OUTBUF_GTL33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31567
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31569
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31570
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928262164 OUTBUF_HSTL_II
(_unit OUTBUF_HSTL_II
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31609
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31611
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31612
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928262169 OUTBUF_S_2
(_unit OUTBUF_S_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31651
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31653
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31654
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928262174 OUTBUF_S_4
(_unit OUTBUF_S_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31693
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31695
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31696
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928262179 OUTBUF_S_6
(_unit OUTBUF_S_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31735
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31737
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31738
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928262184 TRIBUFF_F_2
(_unit TRIBUFF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31784
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31786
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31788
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31789
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31790
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31791
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262189 TRIBUFF_F_2D
(_unit TRIBUFF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31838
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31840
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31842
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31843
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31844
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31845
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262194 TRIBUFF_F_2U
(_unit TRIBUFF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31891
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31893
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31895
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31896
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31897
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31898
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928262199 TRIBUFF_F_4
(_unit TRIBUFF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31944
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31946
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31948
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31949
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31950
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31951
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262204 TRIBUFF_F_4D
(_unit TRIBUFF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31998
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32000
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32002
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32003
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32004
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32005
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262209 TRIBUFF_F_4U
(_unit TRIBUFF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32052
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32054
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32056
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32057
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32058
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32059
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928262214 TRIBUFF_F_6
(_unit TRIBUFF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32105
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32107
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32109
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32110
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32111
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32112
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262219 TRIBUFF_F_6D
(_unit TRIBUFF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32159
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32161
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32163
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32164
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32165
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32166
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262224 TRIBUFF_F_6U
(_unit TRIBUFF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32213
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32215
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32217
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32218
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32219
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32220
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928262229 TRIBUFF_GTL25
(_unit TRIBUFF_GTL25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32266
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32268
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32270
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32271
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32272
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32273
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928262234 TRIBUFF_GTL33
(_unit TRIBUFF_GTL33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32319
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32321
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32323
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32324
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32325
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32326
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928262239 TRIBUFF_HSTL_II
(_unit TRIBUFF_HSTL_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32372
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32374
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32376
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32377
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32378
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32379
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928262244 TRIBUFF_S_2
(_unit TRIBUFF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32425
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32427
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32429
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32430
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32431
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32432
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262249 TRIBUFF_S_2D
(_unit TRIBUFF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32479
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32481
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32483
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32484
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32485
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32486
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262254 TRIBUFF_S_2U
(_unit TRIBUFF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32533
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32535
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32537
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32538
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32539
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32540
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928262259 TRIBUFF_S_4
(_unit TRIBUFF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32586
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32588
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32590
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32591
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32592
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32593
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262264 TRIBUFF_S_4D
(_unit TRIBUFF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32640
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32642
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32644
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32645
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32646
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32647
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262269 TRIBUFF_S_4U
(_unit TRIBUFF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32694
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32696
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32698
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32699
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32700
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32701
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928262274 TRIBUFF_S_6
(_unit TRIBUFF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32747
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32749
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32751
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32752
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32753
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32754
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262279 TRIBUFF_S_6D
(_unit TRIBUFF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32801
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32803
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32805
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32806
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32807
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32808
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928262284 TRIBUFF_S_6U
(_unit TRIBUFF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32855
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32857
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32859
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32860
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32861
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32862
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 237 1268928262289 BUFD
(_unit BUFD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32900
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268928262294 INVD
(_unit INVD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32937
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 837 1268928262299 IOIN_IR
(_unit IOIN_IR
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 32986
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32990
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32991
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32992
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32993
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33000
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33001
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1340 1268928262304 IOIN_IRE
(_unit IOIN_IRE
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 33057
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33061
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33062
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33063
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33064
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33068
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33069
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33070
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33071
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33075
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33076
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268928262309 IOTRI_OB_ER
(_unit IOTRI_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33135
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 33139
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33143
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33144
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33145
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33146
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33153
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33154
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268928262314 IOTRI_OB_ERE
(_unit IOTRI_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33216
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 33220
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33224
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33225
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33226
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33227
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33231
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33232
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33233
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33234
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33238
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33239
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268928262319 IOTRI_OR_EB
(_unit IOTRI_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33298
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33302
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33306
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33307
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33308
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33309
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33316
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33317
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268928262324 IOTRI_ORE_EB
(_unit IOTRI_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33379
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33383
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33387
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33388
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33389
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33390
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33394
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33395
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33396
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33397
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33401
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33402
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2107 1268928262329 IOTRI_ORE_ERE
(_unit IOTRI_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33477
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33481
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33482
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33483
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33484
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33488
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33489
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33490
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33491
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33495
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33496
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33500
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33504
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33505
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33506
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33507
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1523 1268928262334 IOTRI_OR_ER
(_unit IOTRI_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33568
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33572
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33573
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33574
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33575
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33579
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33580
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33585
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33589
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33590
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33591
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33592
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1237 1268928262339 IOBI_IB_OB_ER
(_unit IOBI_IB_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33654
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33659
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33666
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33670
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33671
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33672
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33673
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33680
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33681
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268928262344 IOBI_IB_OB_ERE
(_unit IOBI_IB_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33753
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33758
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33765
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33769
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33770
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33771
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33772
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33776
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33777
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33778
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33779
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33783
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33784
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1099 1268928262349 IOBI_IB_OR_EB
(_unit IOBI_IB_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33845
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 33847
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33851
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33855
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33856
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33857
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33858
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33865
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33866
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268928262354 IOBI_IB_ORE_EB
(_unit IOBI_IB_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33940
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 33945
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33952
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33956
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33957
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33958
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33959
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33963
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33964
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33965
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33966
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33970
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33971
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1701 1268928262359 IOBI_IB_OR_ER
(_unit IOBI_IB_OR_ER
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34036
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 34043
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34047
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34048
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34049
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34050
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34057
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34058
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34063
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34067
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34068
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34069
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34070
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2285 1268928262364 IOBI_IB_ORE_ERE
(_unit IOBI_IB_ORE_ERE
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34143
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 34148
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34152
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34153
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34154
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34155
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34159
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34160
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34161
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34162
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34166
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34167
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34172
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34176
			(_port E (posedge))
			(_port OCLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34177
			(_port E (negedge))
			(_port OCLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34178
			(_port OCLK (posedge) (_code  7 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34179
			(_port OCLK (posedge) (_code  8 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1241 1268928262369 IOBI_IR_OB_EB
(_unit IOBI_IR_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34239
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 34244
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34249
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34253
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34254
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34255
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34256
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34263
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34264
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1744 1268928262374 IOBI_IRE_OB_EB
(_unit IOBI_IRE_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34333
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 34337
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34341
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34345
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34346
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34347
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34348
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34352
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34353
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34354
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34355
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34359
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34360
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268928262379 IOBI_IR_OB_ER
(_unit IOBI_IR_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34427
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34431
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34435
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34436
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34437
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34438
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34445
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34446
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34451
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34455
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34456
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34457
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34458
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34465
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34466
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928262384 IOBI_IRE_OB_ER
(_unit IOBI_IRE_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34541
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34546
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34550
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34551
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34552
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34553
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34560
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34561
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34566
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34570
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34571
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34572
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34573
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34577
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34578
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34579
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34580
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34584
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34585
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928262389 IOBI_IR_OB_ERE
(_unit IOBI_IR_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34657
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34664
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34668
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34669
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34670
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34671
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34675
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34676
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34677
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34678
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34682
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34683
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34688
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34692
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34693
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34694
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34695
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34702
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34703
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268928262394 IOBI_IRE_OB_ERE
(_unit IOBI_IRE_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34783
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34787
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34791
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34792
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34793
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34794
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34798
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34799
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34800
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34801
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34805
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34806
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34810
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34814
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34815
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34816
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34817
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34821
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34822
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34823
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34824
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34828
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34829
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268928262399 IOBI_IR_OR_EB
(_unit IOBI_IR_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34894
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34898
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34902
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34903
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34904
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34905
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34912
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34913
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34917
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34921
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34922
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34923
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34924
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34931
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34932
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928262404 IOBI_IRE_OR_EB
(_unit IOBI_IRE_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 35002
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 35007
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35011
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35012
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35013
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35014
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35021
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35022
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35026
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35030
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35031
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35032
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35033
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35037
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35038
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35039
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35040
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35044
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35045
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928262409 IOBI_IR_ORE_EB
(_unit IOBI_IR_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 35114
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 35118
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35122
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35123
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35124
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35125
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35129
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35130
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35131
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35132
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35136
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35137
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35141
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35145
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35146
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35147
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35148
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35155
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35156
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268928262414 IOBI_IRE_ORE_EB
(_unit IOBI_IRE_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 35230
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 35235
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35239
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35240
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35241
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35242
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35246
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35247
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35248
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35249
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35253
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35254
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35259
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35263
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35264
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35265
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35266
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35270
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35271
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35272
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35273
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35277
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35278
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2331 1268928262419 IOBI_IR_OR_ER
(_unit IOBI_IR_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35346
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35350
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35351
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35352
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35353
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35355
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35359
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35360
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35361
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35362
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35368
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35369
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35373
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35377
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35378
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35379
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35380
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35385
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35386
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2915 1268928262424 IOBI_IR_ORE_ERE
(_unit IOBI_IR_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35470
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35474
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35475
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35476
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35477
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35481
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35482
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35483
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35484
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35488
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35489
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35493
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35497
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35498
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35499
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35500
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35506
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35510
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35511
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35512
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35513
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35520
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35521
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2834 1268928262429 IOBI_IRE_OR_ER
(_unit IOBI_IRE_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35595
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35599
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35600
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35601
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35602
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35609
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35610
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35614
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35618
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35619
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35620
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35621
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35626
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35630
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35631
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35632
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35633
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35637
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35638
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35639
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35640
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35644
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35645
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3421 1268928262434 IOBI_IRE_ORE_ERE
(_unit IOBI_IRE_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35725
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35729
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35730
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35731
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35732
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35736
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35737
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35738
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35739
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35743
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35744
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35748
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35752
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35753
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35754
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35755
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35758
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35762
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  9 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35763
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  10 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35764
			(_port ICLK (posedge) (_code  11 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35765
			(_port ICLK (posedge) (_code  12 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35769
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35770
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35771
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35772
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35776
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35777
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1419 1268928262439 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 35827
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 35829
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 35830
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 35831
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 35832
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 35834
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35835
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35836
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35837
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35838
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35839
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1755 1268928262444 DDR_OUT
(_unit DDR_OUT
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \ddr_out\)
		(_modpath parallel unknown 0 35892
			(_port CLK in )
			(_port Q out )
		)
		(_modpath parallel positive 0 35893
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 35897
			(_port DR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35898
			(_port DR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35899
			(_port CLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35900
			(_port CLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35902
			(_port DF (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35903
			(_port DF (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35904
			(_port CLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35905
			(_port CLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35910
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35914
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35915
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35916
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35920
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2004 1268928262449 DDR_REG
(_unit DDR_REG
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 35973
			(_port CLK in posedge)
			(_port QR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 35974
			(_port CLR in posedge)
			(_port QR out posedge)
		)
		(_modpath parallel unknown 0 35975
			(_port CLK in )
			(_port QF out )
		)
		(_modpath parallel positive 0 35976
			(_port CLR in posedge)
			(_port QF out posedge)
		)
		(_tchk setup 0 35980
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35981
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35982
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35983
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35985
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35986
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35987
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35988
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35994
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35998
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35999
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36000
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36004
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1886 1268928262454 IOBI_ID_OB_EB
(_unit IOBI_ID_OB_EB
	(_specify
		(_modpath parallel unknown 0 36048
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 36049
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 36051
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel positive 0 36052
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 36054
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 36055
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 36059
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36060
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36061
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36062
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36064
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36065
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36066
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36067
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36069
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36070
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36074
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36075
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36076
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 3277 1268928262459 IOBI_ID_OD_EB
(_unit IOBI_ID_OD_EB
	(_specify
		(_modpath parallel positive 0 36125
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 36126
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 36127
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 36128
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 36129
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 36130
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 36131
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 36135
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36136
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36137
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36138
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36140
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36141
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36142
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36143
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36149
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36153
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36154
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36155
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36159
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36163
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36164
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36165
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36166
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36168
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36169
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36170
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36171
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36176
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36180
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36181
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36182
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36186
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 3711 1268928262464 IOBI_ID_OD_ERC
(_unit IOBI_ID_OD_ERC
	(_specify
		(_modpath parallel positive 0 36238
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 36239
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 36240
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 36241
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 36242
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 36243
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 36244
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_modpath parallel unknown 0 36245
			(_port OCLK in )
			(_port EOUT out )
		)
		(_tchk setup 0 36249
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36250
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36251
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36252
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36254
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36255
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36256
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36257
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36263
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36267
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36268
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36269
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36273
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36276
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36277
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36278
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36279
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36281
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36282
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36283
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36284
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36289
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36293
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36294
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36298
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36300
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36301
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36302
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36303
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2036 1268928262469 IOIN_ID
(_unit IOIN_ID
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 36356
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 36357
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 36358
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 36359
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_tchk setup 0 36363
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36364
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36365
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36366
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36368
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36369
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36370
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36371
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36377
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36381
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36382
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36383
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36387
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1898 1268928262474 IOTRI_OD_EB
(_unit IOTRI_OD_EB
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 36441
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 36442
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 36443
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 36447
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36448
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36449
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36450
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36452
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36453
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36454
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36455
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36461
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36465
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36466
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36467
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36471
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 2412 1268928262479 IOTRI_OD_ERC
(_unit IOTRI_OD_ERC
	(_specify
		(_specparam LibName string \fusion\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 36527
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 36528
			(_port OCLK in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 36529
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel positive 0 36530
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 36534
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36535
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36536
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36537
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36539
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36540
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36541
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36542
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36546
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36550
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36551
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36552
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36556
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36558
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36559
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36560
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36561
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 20963 1268928262484 FIFO4K18
(_unit FIFO4K18
	(_specify
		(_specparam LibName string \fusion\)
		(_modpath parallel positive 0 37450
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 37451
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 37452
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 37453
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 37454
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 37455
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 37456
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 37457
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 37458
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 37459
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 37460
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 37461
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 37462
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 37463
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 37464
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 37465
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 37466
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 37467
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 37469
			(_port RCLK in posedge)
			(_port EMPTY out posedge)
		)
		(_modpath parallel positive 0 37471
			(_code  19 AEMPTYP)
			(_port RCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 37473
			(_code  20 NT*AFULLP)
			(_port RCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 37476
			(_code  21 NT*AEMPTYP)
			(_port WCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 37478
			(_code  22 AFULLP)
			(_port WCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 37479
			(_port WCLK in posedge)
			(_port FULL out posedge)
		)
		(_modpath parallel positive 0 37481
			(_port RESET in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 37482
			(_port RESET in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 37483
			(_port RESET in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 37484
			(_port RESET in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 37485
			(_port RESET in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 37486
			(_port RESET in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 37487
			(_port RESET in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 37488
			(_port RESET in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 37489
			(_port RESET in negedge)
			(_port RD8 out negedge)
			(_datain RD8 in negedge)
		)
		(_modpath parallel positive 0 37490
			(_port RESET in negedge)
			(_port RD9 out negedge)
			(_datain RD9 in negedge)
		)
		(_modpath parallel positive 0 37491
			(_port RESET in negedge)
			(_port RD10 out negedge)
			(_datain RD10 in negedge)
		)
		(_modpath parallel positive 0 37492
			(_port RESET in negedge)
			(_port RD11 out negedge)
			(_datain RD11 in negedge)
		)
		(_modpath parallel positive 0 37493
			(_port RESET in negedge)
			(_port RD12 out negedge)
			(_datain RD12 in negedge)
		)
		(_modpath parallel positive 0 37494
			(_port RESET in negedge)
			(_port RD13 out negedge)
			(_datain RD13 in negedge)
		)
		(_modpath parallel positive 0 37495
			(_port RESET in negedge)
			(_port RD14 out negedge)
			(_datain RD14 in negedge)
		)
		(_modpath parallel positive 0 37496
			(_port RESET in negedge)
			(_port RD15 out negedge)
			(_datain RD15 in negedge)
		)
		(_modpath parallel positive 0 37497
			(_port RESET in negedge)
			(_port RD16 out negedge)
			(_datain RD16 in negedge)
		)
		(_modpath parallel positive 0 37498
			(_port RESET in negedge)
			(_port RD17 out negedge)
			(_datain RD17 in negedge)
		)
		(_modpath parallel positive 0 37500
			(_port RESET in negedge)
			(_port EMPTY out negedge)
		)
		(_modpath parallel positive 0 37501
			(_port RESET in negedge)
			(_port AEMPTY out negedge)
		)
		(_modpath parallel positive 0 37502
			(_port RESET in negedge)
			(_port FULL out negedge)
		)
		(_modpath parallel positive 0 37503
			(_port RESET in negedge)
			(_port AFULL out negedge)
		)
		(_tchk setup 0 37505
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  23 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37506
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  24 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37507
			(_port WCLK (posedge) (_code  25 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37508
			(_port WCLK (posedge) (_code  26 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37509
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  27 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37510
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  28 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37511
			(_port WCLK (posedge) (_code  29 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37512
			(_port WCLK (posedge) (_code  30 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37513
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  31 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37514
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  32 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37515
			(_port WCLK (posedge) (_code  33 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37516
			(_port WCLK (posedge) (_code  34 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37517
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  35 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37518
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  36 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37519
			(_port WCLK (posedge) (_code  37 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37520
			(_port WCLK (posedge) (_code  38 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37521
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  39 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37522
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  40 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37523
			(_port WCLK (posedge) (_code  41 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37524
			(_port WCLK (posedge) (_code  42 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37525
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  43 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37526
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  44 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37527
			(_port WCLK (posedge) (_code  45 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37528
			(_port WCLK (posedge) (_code  46 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37529
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  47 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37530
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37531
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37532
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37533
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37534
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37535
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37536
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37537
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37538
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37539
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37540
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37542
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37543
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37544
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37545
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37546
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37547
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37548
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37549
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37550
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37551
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37552
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37553
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37554
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37555
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37556
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37557
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37558
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37559
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37560
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37561
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37562
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37563
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37564
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37565
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37566
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37567
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37568
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37569
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37570
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37571
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37572
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37573
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37574
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37575
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37576
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37577
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37579
			(_port WEN (posedge))
			(_port WCLK (posedge) (_code  95 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37580
			(_port WEN (negedge))
			(_port WCLK (posedge) (_code  96 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37581
			(_port WCLK (posedge) (_code  97 RESET))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37582
			(_port WCLK (posedge) (_code  98 RESET))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37583
			(_port WBLK (posedge))
			(_port WCLK (posedge) (_code  99 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37584
			(_port WBLK (negedge))
			(_port WCLK (posedge) (_code  100 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37585
			(_port WCLK (posedge) (_code  101 RESET))
			(_port WBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37586
			(_port WCLK (posedge) (_code  102 RESET))
			(_port WBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37588
			(_port FSTOP (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37589
			(_port FSTOP (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37590
			(_port WCLK (posedge))
			(_port FSTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37591
			(_port WCLK (posedge))
			(_port FSTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37593
			(_port WW2 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37594
			(_port WW2 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37595
			(_port WCLK (posedge))
			(_port WW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37596
			(_port WCLK (posedge))
			(_port WW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37597
			(_port WW1 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37598
			(_port WW1 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37599
			(_port WCLK (posedge))
			(_port WW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37600
			(_port WCLK (posedge))
			(_port WW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37601
			(_port WW0 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37602
			(_port WW0 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37603
			(_port WCLK (posedge))
			(_port WW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37604
			(_port WCLK (posedge))
			(_port WW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37606
			(_port REN (posedge))
			(_port RCLK (posedge) (_code  103 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37607
			(_port REN (negedge))
			(_port RCLK (posedge) (_code  104 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37608
			(_port RCLK (posedge) (_code  105 RESET))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37609
			(_port RCLK (posedge) (_code  106 RESET))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37610
			(_port RBLK (posedge))
			(_port RCLK (posedge) (_code  107 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37611
			(_port RBLK (negedge))
			(_port RCLK (posedge) (_code  108 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37612
			(_port RCLK (posedge) (_code  109 RESET))
			(_port RBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37613
			(_port RCLK (posedge) (_code  110 RESET))
			(_port RBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37615
			(_port ESTOP (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37616
			(_port ESTOP (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37617
			(_port RCLK (posedge))
			(_port ESTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37618
			(_port RCLK (posedge))
			(_port ESTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37620
			(_port RW2 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37621
			(_port RW2 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37622
			(_port RCLK (posedge))
			(_port RW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37623
			(_port RCLK (posedge))
			(_port RW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37624
			(_port RW1 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37625
			(_port RW1 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37626
			(_port RCLK (posedge))
			(_port RW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37627
			(_port RCLK (posedge))
			(_port RW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37628
			(_port RW0 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37629
			(_port RW0 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37630
			(_port RCLK (posedge))
			(_port RW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37631
			(_port RCLK (posedge))
			(_port RW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37633
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37634
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37635
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37636
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 37638
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 37639
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37640
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37641
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37643
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4147 1268928262489 UFROM
(_unit UFROM
	(_specify
		(_specparam PATHPULSE$CLK$DO7 real 0.1)
		(_specparam PATHPULSE$CLK$DO6 real 0.1)
		(_specparam PATHPULSE$CLK$DO5 real 0.1)
		(_specparam PATHPULSE$CLK$DO4 real 0.1)
		(_specparam PATHPULSE$CLK$DO3 real 0.1)
		(_specparam PATHPULSE$CLK$DO2 real 0.1)
		(_specparam PATHPULSE$CLK$DO1 real 0.1)
		(_specparam PATHPULSE$CLK$DO0 real 0.1)
		(_tchk setup 0 37789
			(_port ADDR6 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37790
			(_port ADDR6 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37791
			(_port CLK (posedge))
			(_port ADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37792
			(_port CLK (posedge))
			(_port ADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37794
			(_port ADDR5 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37795
			(_port ADDR5 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37796
			(_port CLK (posedge))
			(_port ADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37797
			(_port CLK (posedge))
			(_port ADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37799
			(_port ADDR4 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37800
			(_port ADDR4 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37801
			(_port CLK (posedge))
			(_port ADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37802
			(_port CLK (posedge))
			(_port ADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37804
			(_port ADDR3 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37805
			(_port ADDR3 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37806
			(_port CLK (posedge))
			(_port ADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37807
			(_port CLK (posedge))
			(_port ADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37809
			(_port ADDR2 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37810
			(_port ADDR2 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37811
			(_port CLK (posedge))
			(_port ADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37812
			(_port CLK (posedge))
			(_port ADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37814
			(_port ADDR1 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37815
			(_port ADDR1 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37816
			(_port CLK (posedge))
			(_port ADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37817
			(_port CLK (posedge))
			(_port ADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37819
			(_port ADDR0 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37820
			(_port ADDR0 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37821
			(_port CLK (posedge))
			(_port ADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37822
			(_port CLK (posedge))
			(_port ADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37826
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37827
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 37831
			(_port CLK in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 37832
			(_port CLK in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 37833
			(_port CLK in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 37834
			(_port CLK in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 37835
			(_port CLK in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 37836
			(_port CLK in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 37837
			(_port CLK in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 37838
			(_port CLK in )
			(_port DO0 out )
		)
	)
)
V 000038 56 4148 1268928262494 UFROMH
(_unit UFROMH
	(_specify
		(_specparam PATHPULSE$CLK$DO7 real 0.1)
		(_specparam PATHPULSE$CLK$DO6 real 0.1)
		(_specparam PATHPULSE$CLK$DO5 real 0.1)
		(_specparam PATHPULSE$CLK$DO4 real 0.1)
		(_specparam PATHPULSE$CLK$DO3 real 0.1)
		(_specparam PATHPULSE$CLK$DO2 real 0.1)
		(_specparam PATHPULSE$CLK$DO1 real 0.1)
		(_specparam PATHPULSE$CLK$DO0 real 0.1)
		(_tchk setup 0 37992
			(_port ADDR6 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37993
			(_port ADDR6 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37994
			(_port CLK (posedge))
			(_port ADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37995
			(_port CLK (posedge))
			(_port ADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37997
			(_port ADDR5 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37998
			(_port ADDR5 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37999
			(_port CLK (posedge))
			(_port ADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38000
			(_port CLK (posedge))
			(_port ADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38002
			(_port ADDR4 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38003
			(_port ADDR4 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38004
			(_port CLK (posedge))
			(_port ADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38005
			(_port CLK (posedge))
			(_port ADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38007
			(_port ADDR3 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38008
			(_port ADDR3 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38009
			(_port CLK (posedge))
			(_port ADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38010
			(_port CLK (posedge))
			(_port ADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38012
			(_port ADDR2 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38013
			(_port ADDR2 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38014
			(_port CLK (posedge))
			(_port ADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38015
			(_port CLK (posedge))
			(_port ADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38017
			(_port ADDR1 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38018
			(_port ADDR1 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38019
			(_port CLK (posedge))
			(_port ADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38020
			(_port CLK (posedge))
			(_port ADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38022
			(_port ADDR0 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38023
			(_port ADDR0 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38024
			(_port CLK (posedge))
			(_port ADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38025
			(_port CLK (posedge))
			(_port ADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38029
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38030
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 38034
			(_port CLK in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 38035
			(_port CLK in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 38036
			(_port CLK in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 38037
			(_port CLK in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 38038
			(_port CLK in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 38039
			(_port CLK in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 38040
			(_port CLK in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 38041
			(_port CLK in )
			(_port DO0 out )
		)
	)
)
V 000037 56 5346 1268928262499 UJTAG
(_unit UJTAG
	(_specify
		(_specparam LibName string \fusion\)
		(_modpath parallel positive 0 38224
			(_port TCK in negedge)
			(_port UIREG0 out negedge)
			(_datain UIREG0 in negedge)
		)
		(_modpath parallel positive 0 38225
			(_port TCK in negedge)
			(_port UIREG1 out negedge)
			(_datain UIREG1 in negedge)
		)
		(_modpath parallel positive 0 38226
			(_port TCK in negedge)
			(_port UIREG2 out negedge)
			(_datain UIREG2 in negedge)
		)
		(_modpath parallel positive 0 38227
			(_port TCK in negedge)
			(_port UIREG3 out negedge)
			(_datain UIREG3 in negedge)
		)
		(_modpath parallel positive 0 38228
			(_port TCK in negedge)
			(_port UIREG4 out negedge)
			(_datain UIREG4 in negedge)
		)
		(_modpath parallel positive 0 38229
			(_port TCK in negedge)
			(_port UIREG5 out negedge)
			(_datain UIREG5 in negedge)
		)
		(_modpath parallel positive 0 38230
			(_port TCK in negedge)
			(_port UIREG6 out negedge)
			(_datain UIREG6 in negedge)
		)
		(_modpath parallel positive 0 38231
			(_port TCK in negedge)
			(_port UIREG7 out negedge)
			(_datain UIREG7 in negedge)
		)
		(_modpath parallel positive 0 38233
			(_port TCK in posedge)
			(_port UDRCK out posedge)
		)
		(_modpath parallel positive 0 38234
			(_port TCK in negedge)
			(_port UDRCK out negedge)
		)
		(_modpath parallel positive 0 38236
			(_port TDI in posedge)
			(_port UTDI out posedge)
		)
		(_modpath parallel positive 0 38237
			(_port TDI in negedge)
			(_port UTDI out negedge)
		)
		(_modpath parallel positive 0 38239
			(_port TCK in negedge)
			(_port URSTB out negedge)
			(_datain URSTB in negedge)
		)
		(_modpath parallel positive 0 38240
			(_port TCK in negedge)
			(_port UDRSH out negedge)
			(_datain UDRSH in negedge)
		)
		(_modpath parallel positive 0 38241
			(_port TCK in negedge)
			(_port UDRCAP out negedge)
			(_datain UDRCAP in negedge)
		)
		(_modpath parallel positive 0 38242
			(_port TCK in negedge)
			(_port UDRUPD out negedge)
			(_datain UDRUPD in negedge)
		)
		(_modpath parallel positive 0 38244
			(_port TCK in negedge)
			(_port TDO out negedge)
			(_datain TDO in negedge)
		)
		(_modpath parallel positive 0 38246
			(_port TRSTB in negedge)
			(_port UIREG0 out negedge)
		)
		(_modpath parallel positive 0 38247
			(_port TRSTB in negedge)
			(_port UIREG1 out negedge)
		)
		(_modpath parallel positive 0 38248
			(_port TRSTB in negedge)
			(_port UIREG2 out negedge)
		)
		(_modpath parallel positive 0 38249
			(_port TRSTB in negedge)
			(_port UIREG3 out negedge)
		)
		(_modpath parallel positive 0 38250
			(_port TRSTB in negedge)
			(_port UIREG4 out negedge)
		)
		(_modpath parallel positive 0 38251
			(_port TRSTB in negedge)
			(_port UIREG5 out negedge)
		)
		(_modpath parallel positive 0 38252
			(_port TRSTB in negedge)
			(_port UIREG6 out negedge)
		)
		(_modpath parallel positive 0 38253
			(_port TRSTB in negedge)
			(_port UIREG7 out negedge)
		)
		(_modpath parallel positive 0 38255
			(_port TRSTB in negedge)
			(_port URSTB out negedge)
		)
		(_modpath parallel positive 0 38256
			(_port TRSTB in negedge)
			(_port UDRSH out negedge)
		)
		(_modpath parallel positive 0 38257
			(_port TRSTB in negedge)
			(_port UDRCAP out negedge)
		)
		(_modpath parallel positive 0 38258
			(_port TRSTB in negedge)
			(_port UDRUPD out negedge)
		)
		(_modpath parallel positive 0 38260
			(_port TRSTB in negedge)
			(_port TDO out negedge)
		)
		(_tchk setup 0 38262
			(_port TDI (posedge))
			(_port TCK (posedge) (_code  8 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38263
			(_port TDI (negedge))
			(_port TCK (posedge) (_code  9 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38264
			(_port TCK (posedge) (_code  10 TRSTB))
			(_port TDI (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38265
			(_port TCK (posedge) (_code  11 TRSTB))
			(_port TDI (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38267
			(_port TMS (posedge))
			(_port TCK (posedge) (_code  12 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38268
			(_port TMS (negedge))
			(_port TCK (posedge) (_code  13 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38269
			(_port TCK (posedge) (_code  14 TRSTB))
			(_port TMS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38270
			(_port TCK (posedge) (_code  15 TRSTB))
			(_port TMS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38272
			(_port UTDO (posedge))
			(_port TCK (negedge) (_code  16 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38273
			(_port UTDO (negedge))
			(_port TCK (negedge) (_code  17 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38274
			(_port TCK (negedge) (_code  18 TRSTB))
			(_port UTDO (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38275
			(_port TCK (negedge) (_code  19 TRSTB))
			(_port UTDO (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 38277
			(_port TRSTB (posedge))
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38278
			(_port TCK (posedge))
			(_port TRSTB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38280
			(_port TRSTB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38281
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38282
			(_port TCK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 34 1268928262512 CLKDIV_SDF
(_unit CLKDIV_SDF
	(_specify
	)
)
V 000044 56 266 1268928262517 CLKDIVDLY_SDF
(_unit CLKDIVDLY_SDF
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_specparam PATHPULSE$CLK$GL integer 100)
		(_modpath parallel unknown 0 39092
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000045 56 492 1268928262522 CLKDIVDLY1_SDF
(_unit CLKDIVDLY1_SDF
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_specparam tpdLH_CLK_to_Y integer (100 100 100))
		(_specparam tpdHL_CLK_to_Y integer (100 100 100))
		(_specparam PATHPULSE$CLK$GL integer 100)
		(_specparam PATHPULSE$CLK$Y integer 100)
		(_modpath parallel unknown 0 39150
			(_port CLK in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 39151
			(_port CLK in )
			(_port Y out )
		)
	)
)
V 000041 56 263 1268928262531 CLKDLY_SDF
(_unit CLKDLY_SDF
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_specparam PATHPULSE$CLK$GL integer 100)
		(_modpath parallel unknown 0 39271
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000037 56 239 1268928262536 PLLINT
(_unit PLLINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_A_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 39307
			(_port A in )
			(_port Y out )
		)
	)
)
V 000039 56 447 1268928262545 INBUF_DA
(_unit INBUF_DA
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 39371
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 39374
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39375
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 239 1268928262554 CLKSRC
(_unit CLKSRC
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 39438
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 227 1268928262559 XTLOSC
(_unit XTLOSC
	(_specify
		(_specparam tpdLH_XTL_to_CLKOUT integer (100 100 100))
		(_specparam tpdHL_XTL_to_CLKOUT integer (100 100 100))
		(_modpath parallel unknown 0 39560
			(_port XTL in )
			(_port CLKOUT out )
		)
	)
)
V 000035 56 53180 1268928262564 AB
(_unit AB
	(_specify
		(_specparam tpdLH_VARESEL_to_VAREF integer (100 100 100))
		(_specparam tpdHL_VAREFSEL_to_VAREF integer (100 100 100))
		(_specparam tpdLH_AV_to_DAVOUT integer (100 100 100))
		(_specparam tpdHL_AV_to_DAVOUT integer (100 100 100))
		(_specparam tpdLH_AC_to_DACOUT integer (100 100 100))
		(_specparam tpdHL_AC_to_DACOUT integer (100 100 100))
		(_specparam tpdLH_AT_to_DATOUT integer (100 100 100))
		(_specparam tpdHL_AT_to_DATOUT integer (100 100 100))
		(_specparam tpdLH_ACMCLK_to_ACMRDATA integer (100 100 100))
		(_specparam tpdHL_ACMCLK_to_ACMRDATA integer (100 100 100))
		(_specparam tpdLH_SYSCLK_to_BUSY integer (100 100 100))
		(_specparam tpdHL_SYSCLK_to_BUSY integer (100 100 100))
		(_specparam tpdLH_SYSCLK_to_CALIBRATE integer (100 100 100))
		(_specparam tpdHL_SYSCLK_to_CALIBRATE integer (100 100 100))
		(_specparam tpdLH_SYSCLK_to_DATAVALID integer (100 100 100))
		(_specparam tpdHL_SYSCLK_to_DATAVALID integer (100 100 100))
		(_specparam tpdLH_SYSCLK_to_SAMPLE integer (100 100 100))
		(_specparam tpdHL_SYSCLK_to_SAMPLE integer (100 100 100))
		(_specparam tpdLH_SYSCLK_to_RESULT integer (100 100 100))
		(_specparam tpdHL_SYSCLK_to_RESULT integer (100 100 100))
		(_specparam tpdLH_ADCRESET_to_BUSY integer (100 100 100))
		(_specparam tpdHL_ADCRESET_to_BUSY integer (100 100 100))
		(_specparam tpdLH_ADCRESET_to_CALIBRATE integer (100 100 100))
		(_specparam tpdHL_ADCRESET_to_CALIBRATE integer (100 100 100))
		(_specparam tpdLH_ADCRESET_to_DATAVALID integer (100 100 100))
		(_specparam tpdHL_ADCRESET_to_DATAVALID integer (100 100 100))
		(_specparam tpdLH_ADCRESET_to_SAMPLE integer (100 100 100))
		(_specparam tpdHL_ADCRESET_to_SAMPLE integer (100 100 100))
		(_specparam tpdLH_ADCRESET_to_RESULT integer (100 100 100))
		(_specparam tpdHL_ADCRESET_to_RESULT integer (100 100 100))
		(_modpath parallel unknown 0 42393
			(_port VAREFSEL in )
			(_port VAREF out )
		)
		(_modpath parallel unknown 0 42397
			(_port AV0 in )
			(_port DAVOUT0 out )
		)
		(_modpath parallel unknown 0 42398
			(_port AV1 in )
			(_port DAVOUT1 out )
		)
		(_modpath parallel unknown 0 42399
			(_port AV2 in )
			(_port DAVOUT2 out )
		)
		(_modpath parallel unknown 0 42400
			(_port AV3 in )
			(_port DAVOUT3 out )
		)
		(_modpath parallel unknown 0 42401
			(_port AV4 in )
			(_port DAVOUT4 out )
		)
		(_modpath parallel unknown 0 42402
			(_port AV5 in )
			(_port DAVOUT5 out )
		)
		(_modpath parallel unknown 0 42403
			(_port AV6 in )
			(_port DAVOUT6 out )
		)
		(_modpath parallel unknown 0 42404
			(_port AV7 in )
			(_port DAVOUT7 out )
		)
		(_modpath parallel unknown 0 42405
			(_port AV8 in )
			(_port DAVOUT8 out )
		)
		(_modpath parallel unknown 0 42406
			(_port AV9 in )
			(_port DAVOUT9 out )
		)
		(_modpath parallel unknown 0 42407
			(_port AC0 in )
			(_port DACOUT0 out )
		)
		(_modpath parallel unknown 0 42408
			(_port AC1 in )
			(_port DACOUT1 out )
		)
		(_modpath parallel unknown 0 42409
			(_port AC2 in )
			(_port DACOUT2 out )
		)
		(_modpath parallel unknown 0 42410
			(_port AC3 in )
			(_port DACOUT3 out )
		)
		(_modpath parallel unknown 0 42411
			(_port AC4 in )
			(_port DACOUT4 out )
		)
		(_modpath parallel unknown 0 42412
			(_port AC5 in )
			(_port DACOUT5 out )
		)
		(_modpath parallel unknown 0 42413
			(_port AC6 in )
			(_port DACOUT6 out )
		)
		(_modpath parallel unknown 0 42414
			(_port AC7 in )
			(_port DACOUT7 out )
		)
		(_modpath parallel unknown 0 42415
			(_port AC8 in )
			(_port DACOUT8 out )
		)
		(_modpath parallel unknown 0 42416
			(_port AC9 in )
			(_port DACOUT9 out )
		)
		(_modpath parallel unknown 0 42417
			(_port AT0 in )
			(_port DATOUT0 out )
		)
		(_modpath parallel unknown 0 42418
			(_port AT1 in )
			(_port DATOUT1 out )
		)
		(_modpath parallel unknown 0 42419
			(_port AT2 in )
			(_port DATOUT2 out )
		)
		(_modpath parallel unknown 0 42420
			(_port AT3 in )
			(_port DATOUT3 out )
		)
		(_modpath parallel unknown 0 42421
			(_port AT4 in )
			(_port DATOUT4 out )
		)
		(_modpath parallel unknown 0 42422
			(_port AT5 in )
			(_port DATOUT5 out )
		)
		(_modpath parallel unknown 0 42423
			(_port AT6 in )
			(_port DATOUT6 out )
		)
		(_modpath parallel unknown 0 42424
			(_port AT7 in )
			(_port DATOUT7 out )
		)
		(_modpath parallel unknown 0 42425
			(_port AT8 in )
			(_port DATOUT8 out )
		)
		(_modpath parallel unknown 0 42426
			(_port AT9 in )
			(_port DATOUT9 out )
		)
		(_modpath parallel positive 0 42430
			(_port ACMCLK in posedge)
			(_port ACMRDATA (_constant \0\) out posedge)
			(_datain ACMRDATA (_constant \0\) in posedge)
		)
		(_modpath parallel positive 0 42431
			(_port ACMCLK in posedge)
			(_port ACMRDATA (_constant \1\) out posedge)
			(_datain ACMRDATA (_constant \1\) in posedge)
		)
		(_modpath parallel positive 0 42432
			(_port ACMCLK in posedge)
			(_port ACMRDATA (_constant \2\) out posedge)
			(_datain ACMRDATA (_constant \2\) in posedge)
		)
		(_modpath parallel positive 0 42433
			(_port ACMCLK in posedge)
			(_port ACMRDATA (_constant \3\) out posedge)
			(_datain ACMRDATA (_constant \3\) in posedge)
		)
		(_modpath parallel positive 0 42434
			(_port ACMCLK in posedge)
			(_port ACMRDATA (_constant \4\) out posedge)
			(_datain ACMRDATA (_constant \4\) in posedge)
		)
		(_modpath parallel positive 0 42435
			(_port ACMCLK in posedge)
			(_port ACMRDATA (_constant \5\) out posedge)
			(_datain ACMRDATA (_constant \5\) in posedge)
		)
		(_modpath parallel positive 0 42436
			(_port ACMCLK in posedge)
			(_port ACMRDATA (_constant \6\) out posedge)
			(_datain ACMRDATA (_constant \6\) in posedge)
		)
		(_modpath parallel positive 0 42437
			(_port ACMCLK in posedge)
			(_port ACMRDATA (_constant \7\) out posedge)
			(_datain ACMRDATA (_constant \7\) in posedge)
		)
		(_modpath parallel positive 0 42452
			(_port SYSCLK in posedge)
			(_port BUSY out posedge)
			(_datain BUSY in posedge)
		)
		(_modpath parallel positive 0 42453
			(_port SYSCLK in posedge)
			(_port CALIBRATE out posedge)
			(_datain CALIBRATE in posedge)
		)
		(_modpath parallel positive 0 42454
			(_port SYSCLK in posedge)
			(_port DATAVALID out posedge)
			(_datain DATAVALID in posedge)
		)
		(_modpath parallel positive 0 42455
			(_port SYSCLK in posedge)
			(_port SAMPLE out posedge)
			(_datain SAMPLE in posedge)
		)
		(_modpath parallel positive 0 42456
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \0\) out posedge)
			(_datain RESULT (_constant \0\) in posedge)
		)
		(_modpath parallel positive 0 42457
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \1\) out posedge)
			(_datain RESULT (_constant \1\) in posedge)
		)
		(_modpath parallel positive 0 42458
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \2\) out posedge)
			(_datain RESULT (_constant \2\) in posedge)
		)
		(_modpath parallel positive 0 42459
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \3\) out posedge)
			(_datain RESULT (_constant \3\) in posedge)
		)
		(_modpath parallel positive 0 42460
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \4\) out posedge)
			(_datain RESULT (_constant \4\) in posedge)
		)
		(_modpath parallel positive 0 42461
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \5\) out posedge)
			(_datain RESULT (_constant \5\) in posedge)
		)
		(_modpath parallel positive 0 42462
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \6\) out posedge)
			(_datain RESULT (_constant \6\) in posedge)
		)
		(_modpath parallel positive 0 42463
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \7\) out posedge)
			(_datain RESULT (_constant \7\) in posedge)
		)
		(_modpath parallel positive 0 42464
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \8\) out posedge)
			(_datain RESULT (_constant \8\) in posedge)
		)
		(_modpath parallel positive 0 42465
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \9\) out posedge)
			(_datain RESULT (_constant \9\) in posedge)
		)
		(_modpath parallel positive 0 42466
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \10\) out posedge)
			(_datain RESULT (_constant \10\) in posedge)
		)
		(_modpath parallel positive 0 42467
			(_port SYSCLK in posedge)
			(_port RESULT (_constant \11\) out posedge)
			(_datain RESULT (_constant \11\) in posedge)
		)
		(_modpath parallel positive 0 42468
			(_port ADCRESET in posedge)
			(_port BUSY out posedge)
		)
		(_modpath parallel positive 0 42469
			(_port ADCRESET in posedge)
			(_port CALIBRATE out posedge)
		)
		(_modpath parallel positive 0 42470
			(_port ADCRESET in posedge)
			(_port DATAVALID out posedge)
		)
		(_modpath parallel positive 0 42471
			(_port ADCRESET in posedge)
			(_port SAMPLE out posedge)
		)
		(_modpath parallel positive 0 42472
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \0\) out posedge)
		)
		(_modpath parallel positive 0 42473
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \1\) out posedge)
		)
		(_modpath parallel positive 0 42474
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \2\) out posedge)
		)
		(_modpath parallel positive 0 42475
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \3\) out posedge)
		)
		(_modpath parallel positive 0 42476
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \4\) out posedge)
		)
		(_modpath parallel positive 0 42477
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \5\) out posedge)
		)
		(_modpath parallel positive 0 42478
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \6\) out posedge)
		)
		(_modpath parallel positive 0 42479
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \7\) out posedge)
		)
		(_modpath parallel positive 0 42480
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \8\) out posedge)
		)
		(_modpath parallel positive 0 42481
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \9\) out posedge)
		)
		(_modpath parallel positive 0 42482
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \10\) out posedge)
		)
		(_modpath parallel positive 0 42483
			(_port ADCRESET in posedge)
			(_port RESULT (_constant \11\) out posedge)
		)
		(_tchk setup 0 42487
			(_port MODE (_constant \0\) (posedge))
			(_port SYSCLK (posedge) (_code  390 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42488
			(_port MODE (_constant \0\) (negedge))
			(_port SYSCLK (posedge) (_code  391 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42489
			(_port SYSCLK (posedge) (_code  392 LATCH_ADC))
			(_port MODE (_constant \0\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42490
			(_port SYSCLK (posedge) (_code  393 LATCH_ADC))
			(_port MODE (_constant \0\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42491
			(_port MODE (_constant \1\) (posedge))
			(_port SYSCLK (posedge) (_code  394 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42492
			(_port MODE (_constant \1\) (negedge))
			(_port SYSCLK (posedge) (_code  395 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42493
			(_port SYSCLK (posedge) (_code  396 LATCH_ADC))
			(_port MODE (_constant \1\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42494
			(_port SYSCLK (posedge) (_code  397 LATCH_ADC))
			(_port MODE (_constant \1\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42495
			(_port MODE (_constant \2\) (posedge))
			(_port SYSCLK (posedge) (_code  398 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42496
			(_port MODE (_constant \2\) (negedge))
			(_port SYSCLK (posedge) (_code  399 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42497
			(_port SYSCLK (posedge) (_code  400 LATCH_ADC))
			(_port MODE (_constant \2\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42498
			(_port SYSCLK (posedge) (_code  401 LATCH_ADC))
			(_port MODE (_constant \2\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42499
			(_port MODE (_constant \3\) (posedge))
			(_port SYSCLK (posedge) (_code  402 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42500
			(_port MODE (_constant \3\) (negedge))
			(_port SYSCLK (posedge) (_code  403 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42501
			(_port SYSCLK (posedge) (_code  404 LATCH_ADC))
			(_port MODE (_constant \3\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42502
			(_port SYSCLK (posedge) (_code  405 LATCH_ADC))
			(_port MODE (_constant \3\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42503
			(_port TVC (_constant \0\) (posedge))
			(_port SYSCLK (posedge) (_code  406 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42504
			(_port TVC (_constant \0\) (negedge))
			(_port SYSCLK (posedge) (_code  407 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42505
			(_port SYSCLK (posedge) (_code  408 LATCH_ADC))
			(_port TVC (_constant \0\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42506
			(_port SYSCLK (posedge) (_code  409 LATCH_ADC))
			(_port TVC (_constant \0\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42507
			(_port TVC (_constant \1\) (posedge))
			(_port SYSCLK (posedge) (_code  410 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42508
			(_port TVC (_constant \1\) (negedge))
			(_port SYSCLK (posedge) (_code  411 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42509
			(_port SYSCLK (posedge) (_code  412 LATCH_ADC))
			(_port TVC (_constant \1\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42510
			(_port SYSCLK (posedge) (_code  413 LATCH_ADC))
			(_port TVC (_constant \1\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42511
			(_port TVC (_constant \2\) (posedge))
			(_port SYSCLK (posedge) (_code  414 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42512
			(_port TVC (_constant \2\) (negedge))
			(_port SYSCLK (posedge) (_code  415 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42513
			(_port SYSCLK (posedge) (_code  416 LATCH_ADC))
			(_port TVC (_constant \2\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42514
			(_port SYSCLK (posedge) (_code  417 LATCH_ADC))
			(_port TVC (_constant \2\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42515
			(_port TVC (_constant \3\) (posedge))
			(_port SYSCLK (posedge) (_code  418 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42516
			(_port TVC (_constant \3\) (negedge))
			(_port SYSCLK (posedge) (_code  419 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42517
			(_port SYSCLK (posedge) (_code  420 LATCH_ADC))
			(_port TVC (_constant \3\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42518
			(_port SYSCLK (posedge) (_code  421 LATCH_ADC))
			(_port TVC (_constant \3\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42519
			(_port TVC (_constant \4\) (posedge))
			(_port SYSCLK (posedge) (_code  422 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42520
			(_port TVC (_constant \4\) (negedge))
			(_port SYSCLK (posedge) (_code  423 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42521
			(_port SYSCLK (posedge) (_code  424 LATCH_ADC))
			(_port TVC (_constant \4\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42522
			(_port SYSCLK (posedge) (_code  425 LATCH_ADC))
			(_port TVC (_constant \4\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42523
			(_port TVC (_constant \5\) (posedge))
			(_port SYSCLK (posedge) (_code  426 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42524
			(_port TVC (_constant \5\) (negedge))
			(_port SYSCLK (posedge) (_code  427 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42525
			(_port SYSCLK (posedge) (_code  428 LATCH_ADC))
			(_port TVC (_constant \5\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42526
			(_port SYSCLK (posedge) (_code  429 LATCH_ADC))
			(_port TVC (_constant \5\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42527
			(_port TVC (_constant \6\) (posedge))
			(_port SYSCLK (posedge) (_code  430 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42528
			(_port TVC (_constant \6\) (negedge))
			(_port SYSCLK (posedge) (_code  431 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42529
			(_port SYSCLK (posedge) (_code  432 LATCH_ADC))
			(_port TVC (_constant \6\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42530
			(_port SYSCLK (posedge) (_code  433 LATCH_ADC))
			(_port TVC (_constant \6\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42531
			(_port TVC (_constant \7\) (posedge))
			(_port SYSCLK (posedge) (_code  434 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42532
			(_port TVC (_constant \7\) (negedge))
			(_port SYSCLK (posedge) (_code  435 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42533
			(_port SYSCLK (posedge) (_code  436 LATCH_ADC))
			(_port TVC (_constant \7\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42534
			(_port SYSCLK (posedge) (_code  437 LATCH_ADC))
			(_port TVC (_constant \7\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42535
			(_port STC (_constant \0\) (posedge))
			(_port SYSCLK (posedge) (_code  438 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42536
			(_port STC (_constant \0\) (negedge))
			(_port SYSCLK (posedge) (_code  439 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42537
			(_port SYSCLK (posedge) (_code  440 LATCH_ADC))
			(_port STC (_constant \0\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42538
			(_port SYSCLK (posedge) (_code  441 LATCH_ADC))
			(_port STC (_constant \0\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42539
			(_port STC (_constant \1\) (posedge))
			(_port SYSCLK (posedge) (_code  442 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42540
			(_port STC (_constant \1\) (negedge))
			(_port SYSCLK (posedge) (_code  443 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42541
			(_port SYSCLK (posedge) (_code  444 LATCH_ADC))
			(_port STC (_constant \1\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42542
			(_port SYSCLK (posedge) (_code  445 LATCH_ADC))
			(_port STC (_constant \1\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42543
			(_port STC (_constant \2\) (posedge))
			(_port SYSCLK (posedge) (_code  446 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42544
			(_port STC (_constant \2\) (negedge))
			(_port SYSCLK (posedge) (_code  447 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42545
			(_port SYSCLK (posedge) (_code  448 LATCH_ADC))
			(_port STC (_constant \2\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42546
			(_port SYSCLK (posedge) (_code  449 LATCH_ADC))
			(_port STC (_constant \2\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42547
			(_port STC (_constant \3\) (posedge))
			(_port SYSCLK (posedge) (_code  450 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42548
			(_port STC (_constant \3\) (negedge))
			(_port SYSCLK (posedge) (_code  451 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42549
			(_port SYSCLK (posedge) (_code  452 LATCH_ADC))
			(_port STC (_constant \3\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42550
			(_port SYSCLK (posedge) (_code  453 LATCH_ADC))
			(_port STC (_constant \3\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42551
			(_port STC (_constant \4\) (posedge))
			(_port SYSCLK (posedge) (_code  454 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42552
			(_port STC (_constant \4\) (negedge))
			(_port SYSCLK (posedge) (_code  455 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42553
			(_port SYSCLK (posedge) (_code  456 LATCH_ADC))
			(_port STC (_constant \4\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42554
			(_port SYSCLK (posedge) (_code  457 LATCH_ADC))
			(_port STC (_constant \4\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42555
			(_port STC (_constant \5\) (posedge))
			(_port SYSCLK (posedge) (_code  458 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42556
			(_port STC (_constant \5\) (negedge))
			(_port SYSCLK (posedge) (_code  459 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42557
			(_port SYSCLK (posedge) (_code  460 LATCH_ADC))
			(_port STC (_constant \5\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42558
			(_port SYSCLK (posedge) (_code  461 LATCH_ADC))
			(_port STC (_constant \5\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42559
			(_port STC (_constant \6\) (posedge))
			(_port SYSCLK (posedge) (_code  462 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42560
			(_port STC (_constant \6\) (negedge))
			(_port SYSCLK (posedge) (_code  463 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42561
			(_port SYSCLK (posedge) (_code  464 LATCH_ADC))
			(_port STC (_constant \6\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42562
			(_port SYSCLK (posedge) (_code  465 LATCH_ADC))
			(_port STC (_constant \6\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42563
			(_port STC (_constant \7\) (posedge))
			(_port SYSCLK (posedge) (_code  466 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42564
			(_port STC (_constant \7\) (negedge))
			(_port SYSCLK (posedge) (_code  467 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42565
			(_port SYSCLK (posedge) (_code  468 LATCH_ADC))
			(_port STC (_constant \7\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42566
			(_port SYSCLK (posedge) (_code  469 LATCH_ADC))
			(_port STC (_constant \7\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42567
			(_port CHNUMBER (_constant \0\) (posedge))
			(_port SYSCLK (posedge) (_code  470 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42568
			(_port CHNUMBER (_constant \0\) (negedge))
			(_port SYSCLK (posedge) (_code  471 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42569
			(_port SYSCLK (posedge) (_code  472 LATCH_ADC))
			(_port CHNUMBER (_constant \0\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42570
			(_port SYSCLK (posedge) (_code  473 LATCH_ADC))
			(_port CHNUMBER (_constant \0\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42571
			(_port CHNUMBER (_constant \1\) (posedge))
			(_port SYSCLK (posedge) (_code  474 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42572
			(_port CHNUMBER (_constant \1\) (negedge))
			(_port SYSCLK (posedge) (_code  475 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42573
			(_port SYSCLK (posedge) (_code  476 LATCH_ADC))
			(_port CHNUMBER (_constant \1\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42574
			(_port SYSCLK (posedge) (_code  477 LATCH_ADC))
			(_port CHNUMBER (_constant \1\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42575
			(_port CHNUMBER (_constant \2\) (posedge))
			(_port SYSCLK (posedge) (_code  478 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42576
			(_port CHNUMBER (_constant \2\) (negedge))
			(_port SYSCLK (posedge) (_code  479 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42577
			(_port SYSCLK (posedge) (_code  480 LATCH_ADC))
			(_port CHNUMBER (_constant \2\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42578
			(_port SYSCLK (posedge) (_code  481 LATCH_ADC))
			(_port CHNUMBER (_constant \2\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42579
			(_port CHNUMBER (_constant \3\) (posedge))
			(_port SYSCLK (posedge) (_code  482 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42580
			(_port CHNUMBER (_constant \3\) (negedge))
			(_port SYSCLK (posedge) (_code  483 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42581
			(_port SYSCLK (posedge) (_code  484 LATCH_ADC))
			(_port CHNUMBER (_constant \3\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42582
			(_port SYSCLK (posedge) (_code  485 LATCH_ADC))
			(_port CHNUMBER (_constant \3\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42583
			(_port CHNUMBER (_constant \4\) (posedge))
			(_port SYSCLK (posedge) (_code  486 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42584
			(_port CHNUMBER (_constant \4\) (negedge))
			(_port SYSCLK (posedge) (_code  487 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42585
			(_port SYSCLK (posedge) (_code  488 LATCH_ADC))
			(_port CHNUMBER (_constant \4\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42586
			(_port SYSCLK (posedge) (_code  489 LATCH_ADC))
			(_port CHNUMBER (_constant \4\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42587
			(_port VAREFSEL (posedge))
			(_port SYSCLK (posedge) (_code  490 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42588
			(_port VAREFSEL (negedge))
			(_port SYSCLK (posedge) (_code  491 LATCH_ADC))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42589
			(_port SYSCLK (posedge) (_code  492 LATCH_ADC))
			(_port VAREFSEL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42590
			(_port SYSCLK (posedge) (_code  493 LATCH_ADC))
			(_port VAREFSEL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42592
			(_port ADCSTART (posedge))
			(_port SYSCLK (posedge) (_code  494 ADCRESETb))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42593
			(_port ADCSTART (negedge))
			(_port SYSCLK (posedge) (_code  495 ADCRESETb))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42594
			(_port SYSCLK (posedge) (_code  496 ADCRESETb))
			(_port ADCSTART (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42595
			(_port SYSCLK (posedge) (_code  497 ADCRESETb))
			(_port ADCSTART (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42600
			(_port ACMWEN (posedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42601
			(_port ACMWEN (negedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42602
			(_port ACMCLK (posedge))
			(_port ACMWEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42603
			(_port ACMCLK (posedge))
			(_port ACMWEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42605
			(_port ACMADDR (_constant \0\) (posedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42606
			(_port ACMADDR (_constant \0\) (negedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42607
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \0\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42608
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \0\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42609
			(_port ACMADDR (_constant \1\) (posedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42610
			(_port ACMADDR (_constant \1\) (negedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42611
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \1\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42612
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \1\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42613
			(_port ACMADDR (_constant \2\) (posedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42614
			(_port ACMADDR (_constant \2\) (negedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42615
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \2\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42616
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \2\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42617
			(_port ACMADDR (_constant \3\) (posedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42618
			(_port ACMADDR (_constant \3\) (negedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42619
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \3\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42620
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \3\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42621
			(_port ACMADDR (_constant \4\) (posedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42622
			(_port ACMADDR (_constant \4\) (negedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42623
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \4\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42624
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \4\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42625
			(_port ACMADDR (_constant \5\) (posedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42626
			(_port ACMADDR (_constant \5\) (negedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42627
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \5\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42628
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \5\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42629
			(_port ACMADDR (_constant \6\) (posedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42630
			(_port ACMADDR (_constant \6\) (negedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42631
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \6\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42632
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \6\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42633
			(_port ACMADDR (_constant \7\) (posedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42634
			(_port ACMADDR (_constant \7\) (negedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42635
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \7\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42636
			(_port ACMCLK (posedge))
			(_port ACMADDR (_constant \7\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42640
			(_port ACMWDATA (_constant \0\) (posedge))
			(_port ACMCLK (posedge) (_code  498 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42641
			(_port ACMWDATA (_constant \0\) (negedge))
			(_port ACMCLK (posedge) (_code  499 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42642
			(_port ACMCLK (posedge) (_code  500 ACMWEN))
			(_port ACMWDATA (_constant \0\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42643
			(_port ACMCLK (posedge) (_code  501 ACMWEN))
			(_port ACMWDATA (_constant \0\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42644
			(_port ACMWDATA (_constant \1\) (posedge))
			(_port ACMCLK (posedge) (_code  502 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42645
			(_port ACMWDATA (_constant \1\) (negedge))
			(_port ACMCLK (posedge) (_code  503 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42646
			(_port ACMCLK (posedge) (_code  504 ACMWEN))
			(_port ACMWDATA (_constant \1\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42647
			(_port ACMCLK (posedge) (_code  505 ACMWEN))
			(_port ACMWDATA (_constant \1\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42648
			(_port ACMWDATA (_constant \2\) (posedge))
			(_port ACMCLK (posedge) (_code  506 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42649
			(_port ACMWDATA (_constant \2\) (negedge))
			(_port ACMCLK (posedge) (_code  507 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42650
			(_port ACMCLK (posedge) (_code  508 ACMWEN))
			(_port ACMWDATA (_constant \2\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42651
			(_port ACMCLK (posedge) (_code  509 ACMWEN))
			(_port ACMWDATA (_constant \2\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42652
			(_port ACMWDATA (_constant \3\) (posedge))
			(_port ACMCLK (posedge) (_code  510 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42653
			(_port ACMWDATA (_constant \3\) (negedge))
			(_port ACMCLK (posedge) (_code  511 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42654
			(_port ACMCLK (posedge) (_code  512 ACMWEN))
			(_port ACMWDATA (_constant \3\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42655
			(_port ACMCLK (posedge) (_code  513 ACMWEN))
			(_port ACMWDATA (_constant \3\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42656
			(_port ACMWDATA (_constant \4\) (posedge))
			(_port ACMCLK (posedge) (_code  514 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42657
			(_port ACMWDATA (_constant \4\) (negedge))
			(_port ACMCLK (posedge) (_code  515 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42658
			(_port ACMCLK (posedge) (_code  516 ACMWEN))
			(_port ACMWDATA (_constant \4\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42659
			(_port ACMCLK (posedge) (_code  517 ACMWEN))
			(_port ACMWDATA (_constant \4\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42660
			(_port ACMWDATA (_constant \5\) (posedge))
			(_port ACMCLK (posedge) (_code  518 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42661
			(_port ACMWDATA (_constant \5\) (negedge))
			(_port ACMCLK (posedge) (_code  519 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42662
			(_port ACMCLK (posedge) (_code  520 ACMWEN))
			(_port ACMWDATA (_constant \5\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42663
			(_port ACMCLK (posedge) (_code  521 ACMWEN))
			(_port ACMWDATA (_constant \5\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42664
			(_port ACMWDATA (_constant \6\) (posedge))
			(_port ACMCLK (posedge) (_code  522 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42665
			(_port ACMWDATA (_constant \6\) (negedge))
			(_port ACMCLK (posedge) (_code  523 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42666
			(_port ACMCLK (posedge) (_code  524 ACMWEN))
			(_port ACMWDATA (_constant \6\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42667
			(_port ACMCLK (posedge) (_code  525 ACMWEN))
			(_port ACMWDATA (_constant \6\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42668
			(_port ACMWDATA (_constant \7\) (posedge))
			(_port ACMCLK (posedge) (_code  526 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42669
			(_port ACMWDATA (_constant \7\) (negedge))
			(_port ACMCLK (posedge) (_code  527 ACMWEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42670
			(_port ACMCLK (posedge) (_code  528 ACMWEN))
			(_port ACMWDATA (_constant \7\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42671
			(_port ACMCLK (posedge) (_code  529 ACMWEN))
			(_port ACMWDATA (_constant \7\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 42677
			(_port ADCRESET (negedge))
			(_port SYSCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42678
			(_port SYSCLK (posedge))
			(_port ADCRESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 42682
			(_port ACMRESET (posedge))
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42683
			(_port ACMCLK (posedge))
			(_port ACMRESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 42687
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 42688
			(_port ACMCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 42690
			(_port RTCCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 42691
			(_port RTCCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 42693
			(_port SYSCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 42694
			(_port SYSCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42698
			(_port ACMRESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42699
			(_port ACMRESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42700
			(_port ADCRESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42701
			(_port ADCRESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42702
			(_port SYSCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42703
			(_port SYSCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42704
			(_port ACMCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42705
			(_port ACMCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42706
			(_port RTCCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42707
			(_port RTCCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42708
			(_port AV0 (posedge) (_code  530 DENAV0))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42709
			(_port AV0 (negedge) (_code  531 DENAV0))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42710
			(_port AC0 (posedge) (_code  532 DENAC0))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42711
			(_port AC0 (negedge) (_code  533 DENAC0))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42712
			(_port AT0 (posedge) (_code  534 DENAT0))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42713
			(_port AT0 (negedge) (_code  535 DENAT0))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42714
			(_port AV1 (posedge) (_code  536 DENAV1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42715
			(_port AV1 (negedge) (_code  537 DENAV1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42716
			(_port AC1 (posedge) (_code  538 DENAC1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42717
			(_port AC1 (negedge) (_code  539 DENAC1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42718
			(_port AT1 (posedge) (_code  540 DENAT1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42719
			(_port AT1 (negedge) (_code  541 DENAT1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42720
			(_port AV2 (posedge) (_code  542 DENAV2))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42721
			(_port AV2 (negedge) (_code  543 DENAV2))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42722
			(_port AC2 (posedge) (_code  544 DENAC2))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42723
			(_port AC2 (negedge) (_code  545 DENAC2))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42724
			(_port AT2 (posedge) (_code  546 DENAT2))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42725
			(_port AT2 (negedge) (_code  547 DENAT2))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42726
			(_port AV3 (posedge) (_code  548 DENAV3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42727
			(_port AV3 (negedge) (_code  549 DENAV3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42728
			(_port AC3 (posedge) (_code  550 DENAC3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42729
			(_port AC3 (negedge) (_code  551 DENAC3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42730
			(_port AT3 (posedge) (_code  552 DENAT3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42731
			(_port AT3 (negedge) (_code  553 DENAT3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42732
			(_port AV4 (posedge) (_code  554 DENAV4))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42733
			(_port AV4 (negedge) (_code  555 DENAV4))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42734
			(_port AC4 (posedge) (_code  556 DENAC4))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42735
			(_port AC4 (negedge) (_code  557 DENAC4))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42736
			(_port AT4 (posedge) (_code  558 DENAT4))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42737
			(_port AT4 (negedge) (_code  559 DENAT4))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42738
			(_port AV5 (posedge) (_code  560 DENAV5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42739
			(_port AV5 (negedge) (_code  561 DENAV5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42740
			(_port AC5 (posedge) (_code  562 DENAC5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42741
			(_port AC5 (negedge) (_code  563 DENAC5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42742
			(_port AT5 (posedge) (_code  564 DENAT5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42743
			(_port AT5 (negedge) (_code  565 DENAT5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42744
			(_port AV6 (posedge) (_code  566 DENAV6))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42745
			(_port AV6 (negedge) (_code  567 DENAV6))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42746
			(_port AC6 (posedge) (_code  568 DENAC6))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42747
			(_port AC6 (negedge) (_code  569 DENAC6))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42748
			(_port AT6 (posedge) (_code  570 DENAT6))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42749
			(_port AT6 (negedge) (_code  571 DENAT6))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42750
			(_port AV7 (posedge) (_code  572 DENAV7))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42751
			(_port AV7 (negedge) (_code  573 DENAV7))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42752
			(_port AC7 (posedge) (_code  574 DENAC7))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42753
			(_port AC7 (negedge) (_code  575 DENAC7))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42754
			(_port AT7 (posedge) (_code  576 DENAT7))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42755
			(_port AT7 (negedge) (_code  577 DENAT7))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42756
			(_port AV8 (posedge) (_code  578 DENAV8))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42757
			(_port AV8 (negedge) (_code  579 DENAV8))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42758
			(_port AC8 (posedge) (_code  580 DENAC8))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42759
			(_port AC8 (negedge) (_code  581 DENAC8))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42760
			(_port AT8 (posedge) (_code  582 DENAT8))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42761
			(_port AT8 (negedge) (_code  583 DENAT8))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42762
			(_port AV9 (posedge) (_code  584 DENAV9))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42763
			(_port AV9 (negedge) (_code  585 DENAV9))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42764
			(_port AC9 (posedge) (_code  586 DENAC9))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42765
			(_port AC9 (negedge) (_code  587 DENAC9))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42766
			(_port AT9 (posedge) (_code  588 DENAT9))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42767
			(_port AT9 (negedge) (_code  589 DENAT9))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42768
			(_port DENAV0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42769
			(_port DENAV0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42770
			(_port DENAV1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42771
			(_port DENAV1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42772
			(_port DENAV2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42773
			(_port DENAV2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42774
			(_port DENAV3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42775
			(_port DENAV3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42776
			(_port DENAV4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42777
			(_port DENAV4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42778
			(_port DENAV5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42779
			(_port DENAV5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42780
			(_port DENAV6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42781
			(_port DENAV6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42782
			(_port DENAV7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42783
			(_port DENAV7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42784
			(_port DENAV8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42785
			(_port DENAV8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42786
			(_port DENAV9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42787
			(_port DENAV9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42788
			(_port DENAC0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42789
			(_port DENAC0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42790
			(_port DENAC1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42791
			(_port DENAC1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42792
			(_port DENAC2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42793
			(_port DENAC2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42794
			(_port DENAC3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42795
			(_port DENAC3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42796
			(_port DENAC4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42797
			(_port DENAC4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42798
			(_port DENAC5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42799
			(_port DENAC5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42800
			(_port DENAC6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42801
			(_port DENAC6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42802
			(_port DENAC7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42803
			(_port DENAC7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42804
			(_port DENAC8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42805
			(_port DENAC8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42806
			(_port DENAC9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42807
			(_port DENAC9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42808
			(_port DENAT0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42809
			(_port DENAT0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42810
			(_port DENAT1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42811
			(_port DENAT1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42812
			(_port DENAT2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42813
			(_port DENAT2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42814
			(_port DENAT3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42815
			(_port DENAT3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42816
			(_port DENAT4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42817
			(_port DENAT4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42818
			(_port DENAT5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42819
			(_port DENAT5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42820
			(_port DENAT6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42821
			(_port DENAT6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42822
			(_port DENAT7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42823
			(_port DENAT7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42824
			(_port DENAT8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42825
			(_port DENAT8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42826
			(_port DENAT9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42827
			(_port DENAT9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42828
			(_port CMSTB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42829
			(_port CMSTB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42830
			(_port CMSTB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42831
			(_port CMSTB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42832
			(_port CMSTB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42833
			(_port CMSTB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42834
			(_port CMSTB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42835
			(_port CMSTB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42836
			(_port CMSTB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42837
			(_port CMSTB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42838
			(_port CMSTB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42839
			(_port CMSTB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42840
			(_port CMSTB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42841
			(_port CMSTB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42842
			(_port CMSTB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42843
			(_port CMSTB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42844
			(_port CMSTB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42845
			(_port CMSTB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42846
			(_port CMSTB9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42847
			(_port CMSTB9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42848
			(_port TMSTB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42849
			(_port TMSTB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42850
			(_port TMSTB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42851
			(_port TMSTB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42852
			(_port TMSTB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42853
			(_port TMSTB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42854
			(_port TMSTB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42855
			(_port TMSTB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42856
			(_port TMSTB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42857
			(_port TMSTB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42858
			(_port TMSTB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42859
			(_port TMSTB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42860
			(_port TMSTB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42861
			(_port TMSTB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42862
			(_port TMSTB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42863
			(_port TMSTB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42864
			(_port TMSTB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42865
			(_port TMSTB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42866
			(_port TMSTB9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42867
			(_port TMSTB9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42868
			(_port TMSTBINT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42869
			(_port TMSTBINT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42870
			(_port GDON0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42871
			(_port GDON0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42872
			(_port GDON1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42873
			(_port GDON1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42874
			(_port GDON2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42875
			(_port GDON2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42876
			(_port GDON3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42877
			(_port GDON3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42878
			(_port GDON4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42879
			(_port GDON4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42880
			(_port GDON5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42881
			(_port GDON5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42882
			(_port GDON6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42883
			(_port GDON6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42884
			(_port GDON7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42885
			(_port GDON7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42886
			(_port GDON8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42887
			(_port GDON8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42888
			(_port GDON9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42889
			(_port GDON9 (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 249 1268928262569 IOPAD_A_IN
(_unit IOPAD_A_IN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_PAD_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 42923
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 450 1268928262574 IOPAD_DA_IN
(_unit IOPAD_DA_IN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_PAD_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 42961
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 42963
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42964
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 250 1268928262579 IOPAD_A_OUT
(_unit IOPAD_A_OUT
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_D_to_PAD real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 43002
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000036 56 819 1268928262588 NGMUX
(_unit NGMUX
	(_specify
		(_specparam tpdLH_CLK0_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK0_to_GL integer (100 100 100))
		(_specparam tpdLH_CLK1_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK1_to_GL integer (100 100 100))
		(_modpath parallel unknown 0 43216
			(_port CLK0 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 43217
			(_port CLK1 in )
			(_port GL out )
		)
		(_tchk setup 0 43221
			(_port S (negedge))
			(_port CLK1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43222
			(_port CLK1 (posedge))
			(_port S (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43223
			(_port S (posedge))
			(_port CLK0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43224
			(_port CLK0 (posedge))
			(_port S (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1026 1268928262593 UNGMUXHW1
(_unit UNGMUXHW1
	(_specify
		(_specparam tpdLH_CLK0_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK0_to_GL integer (100 100 100))
		(_specparam tpdLH_CLK1_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK1_to_GL integer (100 100 100))
		(_specparam tpdLH_CLK1_to_GLC integer (100 100 100))
		(_specparam tpdHL_CLK1_to_GLC integer (100 100 100))
		(_modpath parallel unknown 0 43288
			(_port CLK0 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 43289
			(_port CLK1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 43290
			(_port CLK1 in )
			(_port GLC out )
		)
		(_tchk setup 0 43294
			(_port SEL0 (negedge))
			(_port CLK1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43295
			(_port CLK1 (posedge))
			(_port SEL0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43296
			(_port SEL0 (posedge))
			(_port CLK0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43297
			(_port CLK0 (posedge))
			(_port SEL0 (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 425 1268928262602 VRPSM
(_unit VRPSM
	(_specify
		(_specparam LibName string \fusion\)
		(_modpath parallel unknown 0 43472
			(_port PUB in )
			(_port FPGAGOOD out )
		)
		(_modpath parallel unknown 0 43473
			(_port VRPU in )
			(_port FPGAGOOD out )
		)
		(_modpath parallel unknown 0 43474
			(_port RTCPSMMATCH in )
			(_port FPGAGOOD out )
		)
		(_modpath parallel unknown 0 43478
			(_port VRINITSTATE in )
			(_port FPGAGOOD out )
		)
	)
)
V 000035 56 1348 1268928262611 PLL
(_unit PLL
	(_specify
		(_modpath parallel unknown 0 45343
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 45344
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 45345
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 45347
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 45348
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 45349
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 45351
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 45352
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 45353
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 45355
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 45356
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 45357
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 45359
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 45360
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 45361
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 45363
			(_port CLKA in )
			(_port LOCK out )
		)
	)
)
V 000038 56 3203 1268928262620 DYNCCC
(_unit DYNCCC
	(_specify
		(_specparam LibName string \fusion\)
		(_modpath parallel unknown 0 45928
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 45929
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 45930
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 45931
			(_port OADIVRST in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 45933
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 45934
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 45935
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 45936
			(_port OBDIVRST in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 45938
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 45939
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 45940
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 45941
			(_port OCDIVRST in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 45943
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 45944
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 45945
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 45946
			(_port OBDIVRST in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 45948
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 45949
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 45950
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 45951
			(_port OCDIVRST in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 45953
			(_port CLKA in )
			(_port LOCK out )
		)
		(_modpath parallel positive 0 45959
			(_port SCLK in posedge)
			(_port SDOUT out posedge)
			(_datain SDOUT in posedge)
		)
		(_tchk setup 0 45963
			(_port SDIN (posedge))
			(_port SCLK (posedge) (_code  4 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45964
			(_port SDIN (negedge))
			(_port SCLK (posedge) (_code  5 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45965
			(_port SCLK (posedge) (_code  6 SSHIFT))
			(_port SDIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45966
			(_port SCLK (posedge) (_code  7 SSHIFT))
			(_port SDIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45970
			(_port SSHIFT (posedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45971
			(_port SSHIFT (negedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45972
			(_port SCLK (posedge))
			(_port SSHIFT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45973
			(_port SCLK (posedge))
			(_port SSHIFT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45977
			(_port SUPDATE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45978
			(_port SUPDATE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45979
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45980
			(_port SCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 28731 1268928262633 RAM4K9
(_unit RAM4K9
	(_specify
		(_specparam LibName string \fusion\)
		(_modpath parallel positive 0 47966
			(_port CLKA in posedge)
			(_port DOUTA0 out posedge)
			(_datain DOUTA0 in posedge)
		)
		(_modpath parallel positive 0 47967
			(_port CLKA in posedge)
			(_port DOUTA1 out posedge)
			(_datain DOUTA1 in posedge)
		)
		(_modpath parallel positive 0 47968
			(_port CLKA in posedge)
			(_port DOUTA2 out posedge)
			(_datain DOUTA2 in posedge)
		)
		(_modpath parallel positive 0 47969
			(_port CLKA in posedge)
			(_port DOUTA3 out posedge)
			(_datain DOUTA3 in posedge)
		)
		(_modpath parallel positive 0 47970
			(_port CLKA in posedge)
			(_port DOUTA4 out posedge)
			(_datain DOUTA4 in posedge)
		)
		(_modpath parallel positive 0 47971
			(_port CLKA in posedge)
			(_port DOUTA5 out posedge)
			(_datain DOUTA5 in posedge)
		)
		(_modpath parallel positive 0 47972
			(_port CLKA in posedge)
			(_port DOUTA6 out posedge)
			(_datain DOUTA6 in posedge)
		)
		(_modpath parallel positive 0 47973
			(_port CLKA in posedge)
			(_port DOUTA7 out posedge)
			(_datain DOUTA7 in posedge)
		)
		(_modpath parallel positive 0 47974
			(_port CLKA in posedge)
			(_port DOUTA8 out posedge)
			(_datain DOUTA8 in posedge)
		)
		(_modpath parallel positive 0 47976
			(_port CLKB in posedge)
			(_port DOUTB0 out posedge)
			(_datain DOUTB0 in posedge)
		)
		(_modpath parallel positive 0 47977
			(_port CLKB in posedge)
			(_port DOUTB1 out posedge)
			(_datain DOUTB1 in posedge)
		)
		(_modpath parallel positive 0 47978
			(_port CLKB in posedge)
			(_port DOUTB2 out posedge)
			(_datain DOUTB2 in posedge)
		)
		(_modpath parallel positive 0 47979
			(_port CLKB in posedge)
			(_port DOUTB3 out posedge)
			(_datain DOUTB3 in posedge)
		)
		(_modpath parallel positive 0 47980
			(_port CLKB in posedge)
			(_port DOUTB4 out posedge)
			(_datain DOUTB4 in posedge)
		)
		(_modpath parallel positive 0 47981
			(_port CLKB in posedge)
			(_port DOUTB5 out posedge)
			(_datain DOUTB5 in posedge)
		)
		(_modpath parallel positive 0 47982
			(_port CLKB in posedge)
			(_port DOUTB6 out posedge)
			(_datain DOUTB6 in posedge)
		)
		(_modpath parallel positive 0 47983
			(_port CLKB in posedge)
			(_port DOUTB7 out posedge)
			(_datain DOUTB7 in posedge)
		)
		(_modpath parallel positive 0 47984
			(_port CLKB in posedge)
			(_port DOUTB8 out posedge)
			(_datain DOUTB8 in posedge)
		)
		(_modpath parallel positive 0 47987
			(_port RESET in negedge)
			(_port DOUTA0 out negedge)
		)
		(_modpath parallel positive 0 47988
			(_port RESET in negedge)
			(_port DOUTA1 out negedge)
		)
		(_modpath parallel positive 0 47989
			(_port RESET in negedge)
			(_port DOUTA2 out negedge)
		)
		(_modpath parallel positive 0 47990
			(_port RESET in negedge)
			(_port DOUTA3 out negedge)
		)
		(_modpath parallel positive 0 47991
			(_port RESET in negedge)
			(_port DOUTA4 out negedge)
		)
		(_modpath parallel positive 0 47992
			(_port RESET in negedge)
			(_port DOUTA5 out negedge)
		)
		(_modpath parallel positive 0 47993
			(_port RESET in negedge)
			(_port DOUTA6 out negedge)
		)
		(_modpath parallel positive 0 47994
			(_port RESET in negedge)
			(_port DOUTA7 out negedge)
		)
		(_modpath parallel positive 0 47995
			(_port RESET in negedge)
			(_port DOUTA8 out negedge)
		)
		(_modpath parallel positive 0 47997
			(_port RESET in negedge)
			(_port DOUTB0 out negedge)
		)
		(_modpath parallel positive 0 47998
			(_port RESET in negedge)
			(_port DOUTB1 out negedge)
		)
		(_modpath parallel positive 0 47999
			(_port RESET in negedge)
			(_port DOUTB2 out negedge)
		)
		(_modpath parallel positive 0 48000
			(_port RESET in negedge)
			(_port DOUTB3 out negedge)
		)
		(_modpath parallel positive 0 48001
			(_port RESET in negedge)
			(_port DOUTB4 out negedge)
		)
		(_modpath parallel positive 0 48002
			(_port RESET in negedge)
			(_port DOUTB5 out negedge)
		)
		(_modpath parallel positive 0 48003
			(_port RESET in negedge)
			(_port DOUTB6 out negedge)
		)
		(_modpath parallel positive 0 48004
			(_port RESET in negedge)
			(_port DOUTB7 out negedge)
		)
		(_modpath parallel positive 0 48005
			(_port RESET in negedge)
			(_port DOUTB8 out negedge)
		)
		(_tchk width 0 48008
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48009
			(_port CLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48010
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48011
			(_port CLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48014
			(_port ADDRA11 (posedge))
			(_port CLKA (posedge) (_code  5 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48015
			(_port ADDRA11 (negedge))
			(_port CLKA (posedge) (_code  6 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48016
			(_port CLKA (posedge) (_code  7 BLKA_EN))
			(_port ADDRA11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48017
			(_port CLKA (posedge) (_code  8 BLKA_EN))
			(_port ADDRA11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48018
			(_port ADDRA10 (posedge))
			(_port CLKA (posedge) (_code  9 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48019
			(_port ADDRA10 (negedge))
			(_port CLKA (posedge) (_code  10 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48020
			(_port CLKA (posedge) (_code  11 BLKA_EN))
			(_port ADDRA10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48021
			(_port CLKA (posedge) (_code  12 BLKA_EN))
			(_port ADDRA10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48022
			(_port ADDRA9 (posedge))
			(_port CLKA (posedge) (_code  13 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48023
			(_port ADDRA9 (negedge))
			(_port CLKA (posedge) (_code  14 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48024
			(_port CLKA (posedge) (_code  15 BLKA_EN))
			(_port ADDRA9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48025
			(_port CLKA (posedge) (_code  16 BLKA_EN))
			(_port ADDRA9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48026
			(_port ADDRA8 (posedge))
			(_port CLKA (posedge) (_code  17 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48027
			(_port ADDRA8 (negedge))
			(_port CLKA (posedge) (_code  18 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48028
			(_port CLKA (posedge) (_code  19 BLKA_EN))
			(_port ADDRA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48029
			(_port CLKA (posedge) (_code  20 BLKA_EN))
			(_port ADDRA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48030
			(_port ADDRA7 (posedge))
			(_port CLKA (posedge) (_code  21 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48031
			(_port ADDRA7 (negedge))
			(_port CLKA (posedge) (_code  22 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48032
			(_port CLKA (posedge) (_code  23 BLKA_EN))
			(_port ADDRA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48033
			(_port CLKA (posedge) (_code  24 BLKA_EN))
			(_port ADDRA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48034
			(_port ADDRA6 (posedge))
			(_port CLKA (posedge) (_code  25 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48035
			(_port ADDRA6 (negedge))
			(_port CLKA (posedge) (_code  26 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48036
			(_port CLKA (posedge) (_code  27 BLKA_EN))
			(_port ADDRA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48037
			(_port CLKA (posedge) (_code  28 BLKA_EN))
			(_port ADDRA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48038
			(_port ADDRA5 (posedge))
			(_port CLKA (posedge) (_code  29 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48039
			(_port ADDRA5 (negedge))
			(_port CLKA (posedge) (_code  30 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48040
			(_port CLKA (posedge) (_code  31 BLKA_EN))
			(_port ADDRA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48041
			(_port CLKA (posedge) (_code  32 BLKA_EN))
			(_port ADDRA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48042
			(_port ADDRA4 (posedge))
			(_port CLKA (posedge) (_code  33 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48043
			(_port ADDRA4 (negedge))
			(_port CLKA (posedge) (_code  34 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48044
			(_port CLKA (posedge) (_code  35 BLKA_EN))
			(_port ADDRA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48045
			(_port CLKA (posedge) (_code  36 BLKA_EN))
			(_port ADDRA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48046
			(_port ADDRA3 (posedge))
			(_port CLKA (posedge) (_code  37 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48047
			(_port ADDRA3 (negedge))
			(_port CLKA (posedge) (_code  38 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48048
			(_port CLKA (posedge) (_code  39 BLKA_EN))
			(_port ADDRA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48049
			(_port CLKA (posedge) (_code  40 BLKA_EN))
			(_port ADDRA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48050
			(_port ADDRA2 (posedge))
			(_port CLKA (posedge) (_code  41 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48051
			(_port ADDRA2 (negedge))
			(_port CLKA (posedge) (_code  42 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48052
			(_port CLKA (posedge) (_code  43 BLKA_EN))
			(_port ADDRA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48053
			(_port CLKA (posedge) (_code  44 BLKA_EN))
			(_port ADDRA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48054
			(_port ADDRA1 (posedge))
			(_port CLKA (posedge) (_code  45 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48055
			(_port ADDRA1 (negedge))
			(_port CLKA (posedge) (_code  46 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48056
			(_port CLKA (posedge) (_code  47 BLKA_EN))
			(_port ADDRA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48057
			(_port CLKA (posedge) (_code  48 BLKA_EN))
			(_port ADDRA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48058
			(_port ADDRA0 (posedge))
			(_port CLKA (posedge) (_code  49 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48059
			(_port ADDRA0 (negedge))
			(_port CLKA (posedge) (_code  50 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48060
			(_port CLKA (posedge) (_code  51 BLKA_EN))
			(_port ADDRA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48061
			(_port CLKA (posedge) (_code  52 BLKA_EN))
			(_port ADDRA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48063
			(_port DINA8 (posedge))
			(_port CLKA (posedge) (_code  53 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48064
			(_port DINA8 (negedge))
			(_port CLKA (posedge) (_code  54 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48065
			(_port CLKA (posedge) (_code  55 BLKA_WEN))
			(_port DINA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48066
			(_port CLKA (posedge) (_code  56 BLKA_WEN))
			(_port DINA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48067
			(_port DINA7 (posedge))
			(_port CLKA (posedge) (_code  57 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48068
			(_port DINA7 (negedge))
			(_port CLKA (posedge) (_code  58 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48069
			(_port CLKA (posedge) (_code  59 BLKA_WEN))
			(_port DINA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48070
			(_port CLKA (posedge) (_code  60 BLKA_WEN))
			(_port DINA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48071
			(_port DINA6 (posedge))
			(_port CLKA (posedge) (_code  61 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48072
			(_port DINA6 (negedge))
			(_port CLKA (posedge) (_code  62 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48073
			(_port CLKA (posedge) (_code  63 BLKA_WEN))
			(_port DINA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48074
			(_port CLKA (posedge) (_code  64 BLKA_WEN))
			(_port DINA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48075
			(_port DINA5 (posedge))
			(_port CLKA (posedge) (_code  65 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48076
			(_port DINA5 (negedge))
			(_port CLKA (posedge) (_code  66 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48077
			(_port CLKA (posedge) (_code  67 BLKA_WEN))
			(_port DINA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48078
			(_port CLKA (posedge) (_code  68 BLKA_WEN))
			(_port DINA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48079
			(_port DINA4 (posedge))
			(_port CLKA (posedge) (_code  69 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48080
			(_port DINA4 (negedge))
			(_port CLKA (posedge) (_code  70 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48081
			(_port CLKA (posedge) (_code  71 BLKA_WEN))
			(_port DINA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48082
			(_port CLKA (posedge) (_code  72 BLKA_WEN))
			(_port DINA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48083
			(_port DINA3 (posedge))
			(_port CLKA (posedge) (_code  73 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48084
			(_port DINA3 (negedge))
			(_port CLKA (posedge) (_code  74 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48085
			(_port CLKA (posedge) (_code  75 BLKA_WEN))
			(_port DINA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48086
			(_port CLKA (posedge) (_code  76 BLKA_WEN))
			(_port DINA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48087
			(_port DINA2 (posedge))
			(_port CLKA (posedge) (_code  77 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48088
			(_port DINA2 (negedge))
			(_port CLKA (posedge) (_code  78 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48089
			(_port CLKA (posedge) (_code  79 BLKA_WEN))
			(_port DINA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48090
			(_port CLKA (posedge) (_code  80 BLKA_WEN))
			(_port DINA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48091
			(_port DINA1 (posedge))
			(_port CLKA (posedge) (_code  81 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48092
			(_port DINA1 (negedge))
			(_port CLKA (posedge) (_code  82 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48093
			(_port CLKA (posedge) (_code  83 BLKA_WEN))
			(_port DINA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48094
			(_port CLKA (posedge) (_code  84 BLKA_WEN))
			(_port DINA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48095
			(_port DINA0 (posedge))
			(_port CLKA (posedge) (_code  85 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48096
			(_port DINA0 (negedge))
			(_port CLKA (posedge) (_code  86 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48097
			(_port CLKA (posedge) (_code  87 BLKA_WEN))
			(_port DINA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48098
			(_port CLKA (posedge) (_code  88 BLKA_WEN))
			(_port DINA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48101
			(_port WENA (posedge))
			(_port CLKA (posedge) (_code  89 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48102
			(_port WENA (negedge))
			(_port CLKA (posedge) (_code  90 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48103
			(_port CLKA (posedge) (_code  91 RESET))
			(_port WENA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48104
			(_port CLKA (posedge) (_code  92 RESET))
			(_port WENA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48106
			(_port BLKA (posedge))
			(_port CLKA (posedge) (_code  93 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48107
			(_port BLKA (negedge))
			(_port CLKA (posedge) (_code  94 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48108
			(_port CLKA (posedge) (_code  95 RESET))
			(_port BLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48109
			(_port CLKA (posedge) (_code  96 RESET))
			(_port BLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 48111
			(_port RESET (posedge))
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48112
			(_port CLKA (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 48114
			(_port RESET (posedge))
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48115
			(_port CLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48117
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48120
			(_port ADDRB11 (posedge))
			(_port CLKB (posedge) (_code  97 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48121
			(_port ADDRB11 (negedge))
			(_port CLKB (posedge) (_code  98 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48122
			(_port CLKB (posedge) (_code  99 BLKB_EN))
			(_port ADDRB11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48123
			(_port CLKB (posedge) (_code  100 BLKB_EN))
			(_port ADDRB11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48124
			(_port ADDRB10 (posedge))
			(_port CLKB (posedge) (_code  101 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48125
			(_port ADDRB10 (negedge))
			(_port CLKB (posedge) (_code  102 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48126
			(_port CLKB (posedge) (_code  103 BLKB_EN))
			(_port ADDRB10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48127
			(_port CLKB (posedge) (_code  104 BLKB_EN))
			(_port ADDRB10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48128
			(_port ADDRB9 (posedge))
			(_port CLKB (posedge) (_code  105 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48129
			(_port ADDRB9 (negedge))
			(_port CLKB (posedge) (_code  106 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48130
			(_port CLKB (posedge) (_code  107 BLKB_EN))
			(_port ADDRB9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48131
			(_port CLKB (posedge) (_code  108 BLKB_EN))
			(_port ADDRB9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48132
			(_port ADDRB8 (posedge))
			(_port CLKB (posedge) (_code  109 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48133
			(_port ADDRB8 (negedge))
			(_port CLKB (posedge) (_code  110 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48134
			(_port CLKB (posedge) (_code  111 BLKB_EN))
			(_port ADDRB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48135
			(_port CLKB (posedge) (_code  112 BLKB_EN))
			(_port ADDRB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48136
			(_port ADDRB7 (posedge))
			(_port CLKB (posedge) (_code  113 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48137
			(_port ADDRB7 (negedge))
			(_port CLKB (posedge) (_code  114 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48138
			(_port CLKB (posedge) (_code  115 BLKB_EN))
			(_port ADDRB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48139
			(_port CLKB (posedge) (_code  116 BLKB_EN))
			(_port ADDRB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48140
			(_port ADDRB6 (posedge))
			(_port CLKB (posedge) (_code  117 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48141
			(_port ADDRB6 (negedge))
			(_port CLKB (posedge) (_code  118 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48142
			(_port CLKB (posedge) (_code  119 BLKB_EN))
			(_port ADDRB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48143
			(_port CLKB (posedge) (_code  120 BLKB_EN))
			(_port ADDRB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48144
			(_port ADDRB5 (posedge))
			(_port CLKB (posedge) (_code  121 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48145
			(_port ADDRB5 (negedge))
			(_port CLKB (posedge) (_code  122 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48146
			(_port CLKB (posedge) (_code  123 BLKB_EN))
			(_port ADDRB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48147
			(_port CLKB (posedge) (_code  124 BLKB_EN))
			(_port ADDRB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48148
			(_port ADDRB4 (posedge))
			(_port CLKB (posedge) (_code  125 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48149
			(_port ADDRB4 (negedge))
			(_port CLKB (posedge) (_code  126 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48150
			(_port CLKB (posedge) (_code  127 BLKB_EN))
			(_port ADDRB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48151
			(_port CLKB (posedge) (_code  128 BLKB_EN))
			(_port ADDRB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48152
			(_port ADDRB3 (posedge))
			(_port CLKB (posedge) (_code  129 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48153
			(_port ADDRB3 (negedge))
			(_port CLKB (posedge) (_code  130 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48154
			(_port CLKB (posedge) (_code  131 BLKB_EN))
			(_port ADDRB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48155
			(_port CLKB (posedge) (_code  132 BLKB_EN))
			(_port ADDRB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48156
			(_port ADDRB2 (posedge))
			(_port CLKB (posedge) (_code  133 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48157
			(_port ADDRB2 (negedge))
			(_port CLKB (posedge) (_code  134 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48158
			(_port CLKB (posedge) (_code  135 BLKB_EN))
			(_port ADDRB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48159
			(_port CLKB (posedge) (_code  136 BLKB_EN))
			(_port ADDRB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48160
			(_port ADDRB1 (posedge))
			(_port CLKB (posedge) (_code  137 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48161
			(_port ADDRB1 (negedge))
			(_port CLKB (posedge) (_code  138 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48162
			(_port CLKB (posedge) (_code  139 BLKB_EN))
			(_port ADDRB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48163
			(_port CLKB (posedge) (_code  140 BLKB_EN))
			(_port ADDRB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48164
			(_port ADDRB0 (posedge))
			(_port CLKB (posedge) (_code  141 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48165
			(_port ADDRB0 (negedge))
			(_port CLKB (posedge) (_code  142 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48166
			(_port CLKB (posedge) (_code  143 BLKB_EN))
			(_port ADDRB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48167
			(_port CLKB (posedge) (_code  144 BLKB_EN))
			(_port ADDRB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48169
			(_port DINB8 (posedge))
			(_port CLKB (posedge) (_code  145 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48170
			(_port DINB8 (negedge))
			(_port CLKB (posedge) (_code  146 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48171
			(_port CLKB (posedge) (_code  147 BLKB_WEN))
			(_port DINB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48172
			(_port CLKB (posedge) (_code  148 BLKB_WEN))
			(_port DINB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48173
			(_port DINB7 (posedge))
			(_port CLKB (posedge) (_code  149 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48174
			(_port DINB7 (negedge))
			(_port CLKB (posedge) (_code  150 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48175
			(_port CLKB (posedge) (_code  151 BLKB_WEN))
			(_port DINB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48176
			(_port CLKB (posedge) (_code  152 BLKB_WEN))
			(_port DINB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48177
			(_port DINB6 (posedge))
			(_port CLKB (posedge) (_code  153 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48178
			(_port DINB6 (negedge))
			(_port CLKB (posedge) (_code  154 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48179
			(_port CLKB (posedge) (_code  155 BLKB_WEN))
			(_port DINB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48180
			(_port CLKB (posedge) (_code  156 BLKB_WEN))
			(_port DINB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48181
			(_port DINB5 (posedge))
			(_port CLKB (posedge) (_code  157 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48182
			(_port DINB5 (negedge))
			(_port CLKB (posedge) (_code  158 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48183
			(_port CLKB (posedge) (_code  159 BLKB_WEN))
			(_port DINB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48184
			(_port CLKB (posedge) (_code  160 BLKB_WEN))
			(_port DINB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48185
			(_port DINB4 (posedge))
			(_port CLKB (posedge) (_code  161 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48186
			(_port DINB4 (negedge))
			(_port CLKB (posedge) (_code  162 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48187
			(_port CLKB (posedge) (_code  163 BLKB_WEN))
			(_port DINB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48188
			(_port CLKB (posedge) (_code  164 BLKB_WEN))
			(_port DINB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48189
			(_port DINB3 (posedge))
			(_port CLKB (posedge) (_code  165 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48190
			(_port DINB3 (negedge))
			(_port CLKB (posedge) (_code  166 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48191
			(_port CLKB (posedge) (_code  167 BLKB_WEN))
			(_port DINB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48192
			(_port CLKB (posedge) (_code  168 BLKB_WEN))
			(_port DINB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48193
			(_port DINB2 (posedge))
			(_port CLKB (posedge) (_code  169 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48194
			(_port DINB2 (negedge))
			(_port CLKB (posedge) (_code  170 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48195
			(_port CLKB (posedge) (_code  171 BLKB_WEN))
			(_port DINB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48196
			(_port CLKB (posedge) (_code  172 BLKB_WEN))
			(_port DINB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48197
			(_port DINB1 (posedge))
			(_port CLKB (posedge) (_code  173 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48198
			(_port DINB1 (negedge))
			(_port CLKB (posedge) (_code  174 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48199
			(_port CLKB (posedge) (_code  175 BLKB_WEN))
			(_port DINB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48200
			(_port CLKB (posedge) (_code  176 BLKB_WEN))
			(_port DINB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48201
			(_port DINB0 (posedge))
			(_port CLKB (posedge) (_code  177 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48202
			(_port DINB0 (negedge))
			(_port CLKB (posedge) (_code  178 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48203
			(_port CLKB (posedge) (_code  179 BLKB_WEN))
			(_port DINB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48204
			(_port CLKB (posedge) (_code  180 BLKB_WEN))
			(_port DINB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48207
			(_port WENB (posedge))
			(_port CLKB (posedge) (_code  181 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48208
			(_port WENB (negedge))
			(_port CLKB (posedge) (_code  182 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48209
			(_port CLKB (posedge) (_code  183 RESET))
			(_port WENB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48210
			(_port CLKB (posedge) (_code  184 RESET))
			(_port WENB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48212
			(_port BLKB (posedge))
			(_port CLKB (posedge) (_code  185 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48213
			(_port BLKB (negedge))
			(_port CLKB (posedge) (_code  186 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48214
			(_port CLKB (posedge) (_code  187 RESET))
			(_port BLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48215
			(_port CLKB (posedge) (_code  188 RESET))
			(_port BLKB (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 24120 1268928262638 RAM512X18
(_unit RAM512X18
	(_specify
		(_specparam LibName string \fusion\)
		(_modpath parallel positive 0 48380
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 48381
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 48382
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 48383
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 48384
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 48385
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 48386
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 48387
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 48388
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 48389
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 48390
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 48391
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 48392
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 48393
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 48394
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 48395
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 48396
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 48397
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 48399
			(_port RESET in negedge)
			(_port RD0 out negedge)
		)
		(_modpath parallel positive 0 48400
			(_port RESET in negedge)
			(_port RD1 out negedge)
		)
		(_modpath parallel positive 0 48401
			(_port RESET in negedge)
			(_port RD2 out negedge)
		)
		(_modpath parallel positive 0 48402
			(_port RESET in negedge)
			(_port RD3 out negedge)
		)
		(_modpath parallel positive 0 48403
			(_port RESET in negedge)
			(_port RD4 out negedge)
		)
		(_modpath parallel positive 0 48404
			(_port RESET in negedge)
			(_port RD5 out negedge)
		)
		(_modpath parallel positive 0 48405
			(_port RESET in negedge)
			(_port RD6 out negedge)
		)
		(_modpath parallel positive 0 48406
			(_port RESET in negedge)
			(_port RD7 out negedge)
		)
		(_modpath parallel positive 0 48407
			(_port RESET in negedge)
			(_port RD8 out negedge)
		)
		(_modpath parallel positive 0 48408
			(_port RESET in negedge)
			(_port RD9 out negedge)
		)
		(_modpath parallel positive 0 48409
			(_port RESET in negedge)
			(_port RD10 out negedge)
		)
		(_modpath parallel positive 0 48410
			(_port RESET in negedge)
			(_port RD11 out negedge)
		)
		(_modpath parallel positive 0 48411
			(_port RESET in negedge)
			(_port RD12 out negedge)
		)
		(_modpath parallel positive 0 48412
			(_port RESET in negedge)
			(_port RD13 out negedge)
		)
		(_modpath parallel positive 0 48413
			(_port RESET in negedge)
			(_port RD14 out negedge)
		)
		(_modpath parallel positive 0 48414
			(_port RESET in negedge)
			(_port RD15 out negedge)
		)
		(_modpath parallel positive 0 48415
			(_port RESET in negedge)
			(_port RD16 out negedge)
		)
		(_modpath parallel positive 0 48416
			(_port RESET in negedge)
			(_port RD17 out negedge)
		)
		(_tchk setup 0 48419
			(_port RADDR8 (posedge))
			(_port RCLK (posedge) (_code  3 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48420
			(_port RADDR8 (negedge))
			(_port RCLK (posedge) (_code  4 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48421
			(_port RCLK (posedge) (_code  5 RENABLE))
			(_port RADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48422
			(_port RCLK (posedge) (_code  6 RENABLE))
			(_port RADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48423
			(_port RADDR7 (posedge))
			(_port RCLK (posedge) (_code  7 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48424
			(_port RADDR7 (negedge))
			(_port RCLK (posedge) (_code  8 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48425
			(_port RCLK (posedge) (_code  9 RENABLE))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48426
			(_port RCLK (posedge) (_code  10 RENABLE))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48427
			(_port RADDR6 (posedge))
			(_port RCLK (posedge) (_code  11 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48428
			(_port RADDR6 (negedge))
			(_port RCLK (posedge) (_code  12 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48429
			(_port RCLK (posedge) (_code  13 RENABLE))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48430
			(_port RCLK (posedge) (_code  14 RENABLE))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48431
			(_port RADDR5 (posedge))
			(_port RCLK (posedge) (_code  15 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48432
			(_port RADDR5 (negedge))
			(_port RCLK (posedge) (_code  16 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48433
			(_port RCLK (posedge) (_code  17 RENABLE))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48434
			(_port RCLK (posedge) (_code  18 RENABLE))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48435
			(_port RADDR4 (posedge))
			(_port RCLK (posedge) (_code  19 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48436
			(_port RADDR4 (negedge))
			(_port RCLK (posedge) (_code  20 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48437
			(_port RCLK (posedge) (_code  21 RENABLE))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48438
			(_port RCLK (posedge) (_code  22 RENABLE))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48439
			(_port RADDR3 (posedge))
			(_port RCLK (posedge) (_code  23 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48440
			(_port RADDR3 (negedge))
			(_port RCLK (posedge) (_code  24 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48441
			(_port RCLK (posedge) (_code  25 RENABLE))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48442
			(_port RCLK (posedge) (_code  26 RENABLE))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48443
			(_port RADDR2 (posedge))
			(_port RCLK (posedge) (_code  27 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48444
			(_port RADDR2 (negedge))
			(_port RCLK (posedge) (_code  28 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48445
			(_port RCLK (posedge) (_code  29 RENABLE))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48446
			(_port RCLK (posedge) (_code  30 RENABLE))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48447
			(_port RADDR1 (posedge))
			(_port RCLK (posedge) (_code  31 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48448
			(_port RADDR1 (negedge))
			(_port RCLK (posedge) (_code  32 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48449
			(_port RCLK (posedge) (_code  33 RENABLE))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48450
			(_port RCLK (posedge) (_code  34 RENABLE))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48451
			(_port RADDR0 (posedge))
			(_port RCLK (posedge) (_code  35 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48452
			(_port RADDR0 (negedge))
			(_port RCLK (posedge) (_code  36 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48453
			(_port RCLK (posedge) (_code  37 RENABLE))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48454
			(_port RCLK (posedge) (_code  38 RENABLE))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48456
			(_port REN (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48457
			(_port REN (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48458
			(_port RCLK (posedge))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48459
			(_port RCLK (posedge))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48462
			(_port WADDR8 (posedge))
			(_port WCLK (posedge) (_code  39 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48463
			(_port WADDR8 (negedge))
			(_port WCLK (posedge) (_code  40 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48464
			(_port WCLK (posedge) (_code  41 WENABLE))
			(_port WADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48465
			(_port WCLK (posedge) (_code  42 WENABLE))
			(_port WADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48466
			(_port WADDR7 (posedge))
			(_port WCLK (posedge) (_code  43 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48467
			(_port WADDR7 (negedge))
			(_port WCLK (posedge) (_code  44 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48468
			(_port WCLK (posedge) (_code  45 WENABLE))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48469
			(_port WCLK (posedge) (_code  46 WENABLE))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48470
			(_port WADDR6 (posedge))
			(_port WCLK (posedge) (_code  47 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48471
			(_port WADDR6 (negedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48472
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48473
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48474
			(_port WADDR5 (posedge))
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48475
			(_port WADDR5 (negedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48476
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48477
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48478
			(_port WADDR4 (posedge))
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48479
			(_port WADDR4 (negedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48480
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48481
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48482
			(_port WADDR3 (posedge))
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48483
			(_port WADDR3 (negedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48484
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48485
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48486
			(_port WADDR2 (posedge))
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48487
			(_port WADDR2 (negedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48488
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48489
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48490
			(_port WADDR1 (posedge))
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48491
			(_port WADDR1 (negedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48492
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48493
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48494
			(_port WADDR0 (posedge))
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48495
			(_port WADDR0 (negedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48496
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48497
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48499
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48500
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48501
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48502
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48503
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48504
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48505
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48506
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48507
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48508
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48509
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48510
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48511
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48512
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48513
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48514
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48515
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48516
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48517
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48518
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48519
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  95 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48520
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  96 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48521
			(_port WCLK (posedge) (_code  97 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48522
			(_port WCLK (posedge) (_code  98 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48523
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  99 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48524
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  100 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48525
			(_port WCLK (posedge) (_code  101 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48526
			(_port WCLK (posedge) (_code  102 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48527
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  103 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48528
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  104 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48529
			(_port WCLK (posedge) (_code  105 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48530
			(_port WCLK (posedge) (_code  106 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48531
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  107 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48532
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  108 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48533
			(_port WCLK (posedge) (_code  109 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48534
			(_port WCLK (posedge) (_code  110 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48536
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  111 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48537
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  112 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48538
			(_port WCLK (posedge) (_code  113 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48539
			(_port WCLK (posedge) (_code  114 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48540
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  115 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48541
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  116 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48542
			(_port WCLK (posedge) (_code  117 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48543
			(_port WCLK (posedge) (_code  118 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48544
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  119 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48545
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  120 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48546
			(_port WCLK (posedge) (_code  121 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48547
			(_port WCLK (posedge) (_code  122 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48548
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  123 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48549
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  124 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48550
			(_port WCLK (posedge) (_code  125 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48551
			(_port WCLK (posedge) (_code  126 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48552
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  127 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48553
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  128 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48554
			(_port WCLK (posedge) (_code  129 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48555
			(_port WCLK (posedge) (_code  130 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48556
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  131 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48557
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  132 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48558
			(_port WCLK (posedge) (_code  133 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48559
			(_port WCLK (posedge) (_code  134 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48560
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  135 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48561
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  136 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48562
			(_port WCLK (posedge) (_code  137 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48563
			(_port WCLK (posedge) (_code  138 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48564
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  139 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48565
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  140 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48566
			(_port WCLK (posedge) (_code  141 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48567
			(_port WCLK (posedge) (_code  142 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48568
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  143 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48569
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  144 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48570
			(_port WCLK (posedge) (_code  145 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48571
			(_port WCLK (posedge) (_code  146 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48573
			(_port WEN (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48574
			(_port WEN (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48575
			(_port WCLK (posedge))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48576
			(_port WCLK (posedge))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 48578
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48579
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 48581
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48582
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48584
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48585
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48586
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48587
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48588
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 28735 1268928262643 FLEXRAM4K9
(_unit FLEXRAM4K9
	(_specify
		(_specparam LibName string \fusion\)
		(_modpath parallel positive 0 48774
			(_port CLKA in posedge)
			(_port DOUTA0 out posedge)
			(_datain DOUTA0 in posedge)
		)
		(_modpath parallel positive 0 48775
			(_port CLKA in posedge)
			(_port DOUTA1 out posedge)
			(_datain DOUTA1 in posedge)
		)
		(_modpath parallel positive 0 48776
			(_port CLKA in posedge)
			(_port DOUTA2 out posedge)
			(_datain DOUTA2 in posedge)
		)
		(_modpath parallel positive 0 48777
			(_port CLKA in posedge)
			(_port DOUTA3 out posedge)
			(_datain DOUTA3 in posedge)
		)
		(_modpath parallel positive 0 48778
			(_port CLKA in posedge)
			(_port DOUTA4 out posedge)
			(_datain DOUTA4 in posedge)
		)
		(_modpath parallel positive 0 48779
			(_port CLKA in posedge)
			(_port DOUTA5 out posedge)
			(_datain DOUTA5 in posedge)
		)
		(_modpath parallel positive 0 48780
			(_port CLKA in posedge)
			(_port DOUTA6 out posedge)
			(_datain DOUTA6 in posedge)
		)
		(_modpath parallel positive 0 48781
			(_port CLKA in posedge)
			(_port DOUTA7 out posedge)
			(_datain DOUTA7 in posedge)
		)
		(_modpath parallel positive 0 48782
			(_port CLKA in posedge)
			(_port DOUTA8 out posedge)
			(_datain DOUTA8 in posedge)
		)
		(_modpath parallel positive 0 48784
			(_port CLKB in posedge)
			(_port DOUTB0 out posedge)
			(_datain DOUTB0 in posedge)
		)
		(_modpath parallel positive 0 48785
			(_port CLKB in posedge)
			(_port DOUTB1 out posedge)
			(_datain DOUTB1 in posedge)
		)
		(_modpath parallel positive 0 48786
			(_port CLKB in posedge)
			(_port DOUTB2 out posedge)
			(_datain DOUTB2 in posedge)
		)
		(_modpath parallel positive 0 48787
			(_port CLKB in posedge)
			(_port DOUTB3 out posedge)
			(_datain DOUTB3 in posedge)
		)
		(_modpath parallel positive 0 48788
			(_port CLKB in posedge)
			(_port DOUTB4 out posedge)
			(_datain DOUTB4 in posedge)
		)
		(_modpath parallel positive 0 48789
			(_port CLKB in posedge)
			(_port DOUTB5 out posedge)
			(_datain DOUTB5 in posedge)
		)
		(_modpath parallel positive 0 48790
			(_port CLKB in posedge)
			(_port DOUTB6 out posedge)
			(_datain DOUTB6 in posedge)
		)
		(_modpath parallel positive 0 48791
			(_port CLKB in posedge)
			(_port DOUTB7 out posedge)
			(_datain DOUTB7 in posedge)
		)
		(_modpath parallel positive 0 48792
			(_port CLKB in posedge)
			(_port DOUTB8 out posedge)
			(_datain DOUTB8 in posedge)
		)
		(_modpath parallel positive 0 48795
			(_port RESET in negedge)
			(_port DOUTA0 out negedge)
		)
		(_modpath parallel positive 0 48796
			(_port RESET in negedge)
			(_port DOUTA1 out negedge)
		)
		(_modpath parallel positive 0 48797
			(_port RESET in negedge)
			(_port DOUTA2 out negedge)
		)
		(_modpath parallel positive 0 48798
			(_port RESET in negedge)
			(_port DOUTA3 out negedge)
		)
		(_modpath parallel positive 0 48799
			(_port RESET in negedge)
			(_port DOUTA4 out negedge)
		)
		(_modpath parallel positive 0 48800
			(_port RESET in negedge)
			(_port DOUTA5 out negedge)
		)
		(_modpath parallel positive 0 48801
			(_port RESET in negedge)
			(_port DOUTA6 out negedge)
		)
		(_modpath parallel positive 0 48802
			(_port RESET in negedge)
			(_port DOUTA7 out negedge)
		)
		(_modpath parallel positive 0 48803
			(_port RESET in negedge)
			(_port DOUTA8 out negedge)
		)
		(_modpath parallel positive 0 48805
			(_port RESET in negedge)
			(_port DOUTB0 out negedge)
		)
		(_modpath parallel positive 0 48806
			(_port RESET in negedge)
			(_port DOUTB1 out negedge)
		)
		(_modpath parallel positive 0 48807
			(_port RESET in negedge)
			(_port DOUTB2 out negedge)
		)
		(_modpath parallel positive 0 48808
			(_port RESET in negedge)
			(_port DOUTB3 out negedge)
		)
		(_modpath parallel positive 0 48809
			(_port RESET in negedge)
			(_port DOUTB4 out negedge)
		)
		(_modpath parallel positive 0 48810
			(_port RESET in negedge)
			(_port DOUTB5 out negedge)
		)
		(_modpath parallel positive 0 48811
			(_port RESET in negedge)
			(_port DOUTB6 out negedge)
		)
		(_modpath parallel positive 0 48812
			(_port RESET in negedge)
			(_port DOUTB7 out negedge)
		)
		(_modpath parallel positive 0 48813
			(_port RESET in negedge)
			(_port DOUTB8 out negedge)
		)
		(_tchk width 0 48816
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48817
			(_port CLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48818
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48819
			(_port CLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48822
			(_port ADDRA11 (posedge))
			(_port CLKA (posedge) (_code  5 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48823
			(_port ADDRA11 (negedge))
			(_port CLKA (posedge) (_code  6 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48824
			(_port CLKA (posedge) (_code  7 BLKA_EN))
			(_port ADDRA11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48825
			(_port CLKA (posedge) (_code  8 BLKA_EN))
			(_port ADDRA11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48826
			(_port ADDRA10 (posedge))
			(_port CLKA (posedge) (_code  9 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48827
			(_port ADDRA10 (negedge))
			(_port CLKA (posedge) (_code  10 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48828
			(_port CLKA (posedge) (_code  11 BLKA_EN))
			(_port ADDRA10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48829
			(_port CLKA (posedge) (_code  12 BLKA_EN))
			(_port ADDRA10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48830
			(_port ADDRA9 (posedge))
			(_port CLKA (posedge) (_code  13 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48831
			(_port ADDRA9 (negedge))
			(_port CLKA (posedge) (_code  14 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48832
			(_port CLKA (posedge) (_code  15 BLKA_EN))
			(_port ADDRA9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48833
			(_port CLKA (posedge) (_code  16 BLKA_EN))
			(_port ADDRA9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48834
			(_port ADDRA8 (posedge))
			(_port CLKA (posedge) (_code  17 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48835
			(_port ADDRA8 (negedge))
			(_port CLKA (posedge) (_code  18 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48836
			(_port CLKA (posedge) (_code  19 BLKA_EN))
			(_port ADDRA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48837
			(_port CLKA (posedge) (_code  20 BLKA_EN))
			(_port ADDRA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48838
			(_port ADDRA7 (posedge))
			(_port CLKA (posedge) (_code  21 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48839
			(_port ADDRA7 (negedge))
			(_port CLKA (posedge) (_code  22 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48840
			(_port CLKA (posedge) (_code  23 BLKA_EN))
			(_port ADDRA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48841
			(_port CLKA (posedge) (_code  24 BLKA_EN))
			(_port ADDRA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48842
			(_port ADDRA6 (posedge))
			(_port CLKA (posedge) (_code  25 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48843
			(_port ADDRA6 (negedge))
			(_port CLKA (posedge) (_code  26 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48844
			(_port CLKA (posedge) (_code  27 BLKA_EN))
			(_port ADDRA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48845
			(_port CLKA (posedge) (_code  28 BLKA_EN))
			(_port ADDRA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48846
			(_port ADDRA5 (posedge))
			(_port CLKA (posedge) (_code  29 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48847
			(_port ADDRA5 (negedge))
			(_port CLKA (posedge) (_code  30 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48848
			(_port CLKA (posedge) (_code  31 BLKA_EN))
			(_port ADDRA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48849
			(_port CLKA (posedge) (_code  32 BLKA_EN))
			(_port ADDRA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48850
			(_port ADDRA4 (posedge))
			(_port CLKA (posedge) (_code  33 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48851
			(_port ADDRA4 (negedge))
			(_port CLKA (posedge) (_code  34 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48852
			(_port CLKA (posedge) (_code  35 BLKA_EN))
			(_port ADDRA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48853
			(_port CLKA (posedge) (_code  36 BLKA_EN))
			(_port ADDRA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48854
			(_port ADDRA3 (posedge))
			(_port CLKA (posedge) (_code  37 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48855
			(_port ADDRA3 (negedge))
			(_port CLKA (posedge) (_code  38 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48856
			(_port CLKA (posedge) (_code  39 BLKA_EN))
			(_port ADDRA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48857
			(_port CLKA (posedge) (_code  40 BLKA_EN))
			(_port ADDRA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48858
			(_port ADDRA2 (posedge))
			(_port CLKA (posedge) (_code  41 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48859
			(_port ADDRA2 (negedge))
			(_port CLKA (posedge) (_code  42 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48860
			(_port CLKA (posedge) (_code  43 BLKA_EN))
			(_port ADDRA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48861
			(_port CLKA (posedge) (_code  44 BLKA_EN))
			(_port ADDRA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48862
			(_port ADDRA1 (posedge))
			(_port CLKA (posedge) (_code  45 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48863
			(_port ADDRA1 (negedge))
			(_port CLKA (posedge) (_code  46 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48864
			(_port CLKA (posedge) (_code  47 BLKA_EN))
			(_port ADDRA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48865
			(_port CLKA (posedge) (_code  48 BLKA_EN))
			(_port ADDRA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48866
			(_port ADDRA0 (posedge))
			(_port CLKA (posedge) (_code  49 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48867
			(_port ADDRA0 (negedge))
			(_port CLKA (posedge) (_code  50 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48868
			(_port CLKA (posedge) (_code  51 BLKA_EN))
			(_port ADDRA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48869
			(_port CLKA (posedge) (_code  52 BLKA_EN))
			(_port ADDRA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48871
			(_port DINA8 (posedge))
			(_port CLKA (posedge) (_code  53 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48872
			(_port DINA8 (negedge))
			(_port CLKA (posedge) (_code  54 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48873
			(_port CLKA (posedge) (_code  55 BLKA_WEN))
			(_port DINA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48874
			(_port CLKA (posedge) (_code  56 BLKA_WEN))
			(_port DINA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48875
			(_port DINA7 (posedge))
			(_port CLKA (posedge) (_code  57 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48876
			(_port DINA7 (negedge))
			(_port CLKA (posedge) (_code  58 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48877
			(_port CLKA (posedge) (_code  59 BLKA_WEN))
			(_port DINA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48878
			(_port CLKA (posedge) (_code  60 BLKA_WEN))
			(_port DINA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48879
			(_port DINA6 (posedge))
			(_port CLKA (posedge) (_code  61 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48880
			(_port DINA6 (negedge))
			(_port CLKA (posedge) (_code  62 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48881
			(_port CLKA (posedge) (_code  63 BLKA_WEN))
			(_port DINA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48882
			(_port CLKA (posedge) (_code  64 BLKA_WEN))
			(_port DINA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48883
			(_port DINA5 (posedge))
			(_port CLKA (posedge) (_code  65 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48884
			(_port DINA5 (negedge))
			(_port CLKA (posedge) (_code  66 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48885
			(_port CLKA (posedge) (_code  67 BLKA_WEN))
			(_port DINA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48886
			(_port CLKA (posedge) (_code  68 BLKA_WEN))
			(_port DINA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48887
			(_port DINA4 (posedge))
			(_port CLKA (posedge) (_code  69 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48888
			(_port DINA4 (negedge))
			(_port CLKA (posedge) (_code  70 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48889
			(_port CLKA (posedge) (_code  71 BLKA_WEN))
			(_port DINA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48890
			(_port CLKA (posedge) (_code  72 BLKA_WEN))
			(_port DINA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48891
			(_port DINA3 (posedge))
			(_port CLKA (posedge) (_code  73 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48892
			(_port DINA3 (negedge))
			(_port CLKA (posedge) (_code  74 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48893
			(_port CLKA (posedge) (_code  75 BLKA_WEN))
			(_port DINA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48894
			(_port CLKA (posedge) (_code  76 BLKA_WEN))
			(_port DINA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48895
			(_port DINA2 (posedge))
			(_port CLKA (posedge) (_code  77 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48896
			(_port DINA2 (negedge))
			(_port CLKA (posedge) (_code  78 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48897
			(_port CLKA (posedge) (_code  79 BLKA_WEN))
			(_port DINA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48898
			(_port CLKA (posedge) (_code  80 BLKA_WEN))
			(_port DINA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48899
			(_port DINA1 (posedge))
			(_port CLKA (posedge) (_code  81 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48900
			(_port DINA1 (negedge))
			(_port CLKA (posedge) (_code  82 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48901
			(_port CLKA (posedge) (_code  83 BLKA_WEN))
			(_port DINA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48902
			(_port CLKA (posedge) (_code  84 BLKA_WEN))
			(_port DINA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48903
			(_port DINA0 (posedge))
			(_port CLKA (posedge) (_code  85 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48904
			(_port DINA0 (negedge))
			(_port CLKA (posedge) (_code  86 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48905
			(_port CLKA (posedge) (_code  87 BLKA_WEN))
			(_port DINA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48906
			(_port CLKA (posedge) (_code  88 BLKA_WEN))
			(_port DINA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48909
			(_port WENA (posedge))
			(_port CLKA (posedge) (_code  89 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48910
			(_port WENA (negedge))
			(_port CLKA (posedge) (_code  90 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48911
			(_port CLKA (posedge) (_code  91 RESET))
			(_port WENA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48912
			(_port CLKA (posedge) (_code  92 RESET))
			(_port WENA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48914
			(_port BLKA (posedge))
			(_port CLKA (posedge) (_code  93 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48915
			(_port BLKA (negedge))
			(_port CLKA (posedge) (_code  94 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48916
			(_port CLKA (posedge) (_code  95 RESET))
			(_port BLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48917
			(_port CLKA (posedge) (_code  96 RESET))
			(_port BLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 48919
			(_port RESET (posedge))
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48920
			(_port CLKA (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 48922
			(_port RESET (posedge))
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48923
			(_port CLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 48925
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48928
			(_port ADDRB11 (posedge))
			(_port CLKB (posedge) (_code  97 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48929
			(_port ADDRB11 (negedge))
			(_port CLKB (posedge) (_code  98 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48930
			(_port CLKB (posedge) (_code  99 BLKB_EN))
			(_port ADDRB11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48931
			(_port CLKB (posedge) (_code  100 BLKB_EN))
			(_port ADDRB11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48932
			(_port ADDRB10 (posedge))
			(_port CLKB (posedge) (_code  101 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48933
			(_port ADDRB10 (negedge))
			(_port CLKB (posedge) (_code  102 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48934
			(_port CLKB (posedge) (_code  103 BLKB_EN))
			(_port ADDRB10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48935
			(_port CLKB (posedge) (_code  104 BLKB_EN))
			(_port ADDRB10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48936
			(_port ADDRB9 (posedge))
			(_port CLKB (posedge) (_code  105 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48937
			(_port ADDRB9 (negedge))
			(_port CLKB (posedge) (_code  106 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48938
			(_port CLKB (posedge) (_code  107 BLKB_EN))
			(_port ADDRB9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48939
			(_port CLKB (posedge) (_code  108 BLKB_EN))
			(_port ADDRB9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48940
			(_port ADDRB8 (posedge))
			(_port CLKB (posedge) (_code  109 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48941
			(_port ADDRB8 (negedge))
			(_port CLKB (posedge) (_code  110 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48942
			(_port CLKB (posedge) (_code  111 BLKB_EN))
			(_port ADDRB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48943
			(_port CLKB (posedge) (_code  112 BLKB_EN))
			(_port ADDRB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48944
			(_port ADDRB7 (posedge))
			(_port CLKB (posedge) (_code  113 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48945
			(_port ADDRB7 (negedge))
			(_port CLKB (posedge) (_code  114 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48946
			(_port CLKB (posedge) (_code  115 BLKB_EN))
			(_port ADDRB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48947
			(_port CLKB (posedge) (_code  116 BLKB_EN))
			(_port ADDRB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48948
			(_port ADDRB6 (posedge))
			(_port CLKB (posedge) (_code  117 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48949
			(_port ADDRB6 (negedge))
			(_port CLKB (posedge) (_code  118 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48950
			(_port CLKB (posedge) (_code  119 BLKB_EN))
			(_port ADDRB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48951
			(_port CLKB (posedge) (_code  120 BLKB_EN))
			(_port ADDRB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48952
			(_port ADDRB5 (posedge))
			(_port CLKB (posedge) (_code  121 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48953
			(_port ADDRB5 (negedge))
			(_port CLKB (posedge) (_code  122 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48954
			(_port CLKB (posedge) (_code  123 BLKB_EN))
			(_port ADDRB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48955
			(_port CLKB (posedge) (_code  124 BLKB_EN))
			(_port ADDRB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48956
			(_port ADDRB4 (posedge))
			(_port CLKB (posedge) (_code  125 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48957
			(_port ADDRB4 (negedge))
			(_port CLKB (posedge) (_code  126 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48958
			(_port CLKB (posedge) (_code  127 BLKB_EN))
			(_port ADDRB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48959
			(_port CLKB (posedge) (_code  128 BLKB_EN))
			(_port ADDRB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48960
			(_port ADDRB3 (posedge))
			(_port CLKB (posedge) (_code  129 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48961
			(_port ADDRB3 (negedge))
			(_port CLKB (posedge) (_code  130 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48962
			(_port CLKB (posedge) (_code  131 BLKB_EN))
			(_port ADDRB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48963
			(_port CLKB (posedge) (_code  132 BLKB_EN))
			(_port ADDRB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48964
			(_port ADDRB2 (posedge))
			(_port CLKB (posedge) (_code  133 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48965
			(_port ADDRB2 (negedge))
			(_port CLKB (posedge) (_code  134 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48966
			(_port CLKB (posedge) (_code  135 BLKB_EN))
			(_port ADDRB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48967
			(_port CLKB (posedge) (_code  136 BLKB_EN))
			(_port ADDRB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48968
			(_port ADDRB1 (posedge))
			(_port CLKB (posedge) (_code  137 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48969
			(_port ADDRB1 (negedge))
			(_port CLKB (posedge) (_code  138 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48970
			(_port CLKB (posedge) (_code  139 BLKB_EN))
			(_port ADDRB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48971
			(_port CLKB (posedge) (_code  140 BLKB_EN))
			(_port ADDRB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48972
			(_port ADDRB0 (posedge))
			(_port CLKB (posedge) (_code  141 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48973
			(_port ADDRB0 (negedge))
			(_port CLKB (posedge) (_code  142 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48974
			(_port CLKB (posedge) (_code  143 BLKB_EN))
			(_port ADDRB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48975
			(_port CLKB (posedge) (_code  144 BLKB_EN))
			(_port ADDRB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48977
			(_port DINB8 (posedge))
			(_port CLKB (posedge) (_code  145 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48978
			(_port DINB8 (negedge))
			(_port CLKB (posedge) (_code  146 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48979
			(_port CLKB (posedge) (_code  147 BLKB_WEN))
			(_port DINB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48980
			(_port CLKB (posedge) (_code  148 BLKB_WEN))
			(_port DINB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48981
			(_port DINB7 (posedge))
			(_port CLKB (posedge) (_code  149 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48982
			(_port DINB7 (negedge))
			(_port CLKB (posedge) (_code  150 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48983
			(_port CLKB (posedge) (_code  151 BLKB_WEN))
			(_port DINB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48984
			(_port CLKB (posedge) (_code  152 BLKB_WEN))
			(_port DINB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48985
			(_port DINB6 (posedge))
			(_port CLKB (posedge) (_code  153 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48986
			(_port DINB6 (negedge))
			(_port CLKB (posedge) (_code  154 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48987
			(_port CLKB (posedge) (_code  155 BLKB_WEN))
			(_port DINB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48988
			(_port CLKB (posedge) (_code  156 BLKB_WEN))
			(_port DINB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48989
			(_port DINB5 (posedge))
			(_port CLKB (posedge) (_code  157 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48990
			(_port DINB5 (negedge))
			(_port CLKB (posedge) (_code  158 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48991
			(_port CLKB (posedge) (_code  159 BLKB_WEN))
			(_port DINB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48992
			(_port CLKB (posedge) (_code  160 BLKB_WEN))
			(_port DINB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48993
			(_port DINB4 (posedge))
			(_port CLKB (posedge) (_code  161 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48994
			(_port DINB4 (negedge))
			(_port CLKB (posedge) (_code  162 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48995
			(_port CLKB (posedge) (_code  163 BLKB_WEN))
			(_port DINB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48996
			(_port CLKB (posedge) (_code  164 BLKB_WEN))
			(_port DINB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48997
			(_port DINB3 (posedge))
			(_port CLKB (posedge) (_code  165 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 48998
			(_port DINB3 (negedge))
			(_port CLKB (posedge) (_code  166 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 48999
			(_port CLKB (posedge) (_code  167 BLKB_WEN))
			(_port DINB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49000
			(_port CLKB (posedge) (_code  168 BLKB_WEN))
			(_port DINB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49001
			(_port DINB2 (posedge))
			(_port CLKB (posedge) (_code  169 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49002
			(_port DINB2 (negedge))
			(_port CLKB (posedge) (_code  170 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49003
			(_port CLKB (posedge) (_code  171 BLKB_WEN))
			(_port DINB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49004
			(_port CLKB (posedge) (_code  172 BLKB_WEN))
			(_port DINB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49005
			(_port DINB1 (posedge))
			(_port CLKB (posedge) (_code  173 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49006
			(_port DINB1 (negedge))
			(_port CLKB (posedge) (_code  174 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49007
			(_port CLKB (posedge) (_code  175 BLKB_WEN))
			(_port DINB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49008
			(_port CLKB (posedge) (_code  176 BLKB_WEN))
			(_port DINB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49009
			(_port DINB0 (posedge))
			(_port CLKB (posedge) (_code  177 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49010
			(_port DINB0 (negedge))
			(_port CLKB (posedge) (_code  178 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49011
			(_port CLKB (posedge) (_code  179 BLKB_WEN))
			(_port DINB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49012
			(_port CLKB (posedge) (_code  180 BLKB_WEN))
			(_port DINB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49015
			(_port WENB (posedge))
			(_port CLKB (posedge) (_code  181 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49016
			(_port WENB (negedge))
			(_port CLKB (posedge) (_code  182 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49017
			(_port CLKB (posedge) (_code  183 RESET))
			(_port WENB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49018
			(_port CLKB (posedge) (_code  184 RESET))
			(_port WENB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49020
			(_port BLKB (posedge))
			(_port CLKB (posedge) (_code  185 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49021
			(_port BLKB (negedge))
			(_port CLKB (posedge) (_code  186 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49022
			(_port CLKB (posedge) (_code  187 RESET))
			(_port BLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49023
			(_port CLKB (posedge) (_code  188 RESET))
			(_port BLKB (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 24124 1268928262648 FLEXRAM512X18
(_unit FLEXRAM512X18
	(_specify
		(_specparam LibName string \fusion\)
		(_modpath parallel positive 0 49186
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 49187
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 49188
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 49189
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 49190
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 49191
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 49192
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 49193
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 49194
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 49195
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 49196
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 49197
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 49198
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 49199
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 49200
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 49201
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 49202
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 49203
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 49205
			(_port RESET in negedge)
			(_port RD0 out negedge)
		)
		(_modpath parallel positive 0 49206
			(_port RESET in negedge)
			(_port RD1 out negedge)
		)
		(_modpath parallel positive 0 49207
			(_port RESET in negedge)
			(_port RD2 out negedge)
		)
		(_modpath parallel positive 0 49208
			(_port RESET in negedge)
			(_port RD3 out negedge)
		)
		(_modpath parallel positive 0 49209
			(_port RESET in negedge)
			(_port RD4 out negedge)
		)
		(_modpath parallel positive 0 49210
			(_port RESET in negedge)
			(_port RD5 out negedge)
		)
		(_modpath parallel positive 0 49211
			(_port RESET in negedge)
			(_port RD6 out negedge)
		)
		(_modpath parallel positive 0 49212
			(_port RESET in negedge)
			(_port RD7 out negedge)
		)
		(_modpath parallel positive 0 49213
			(_port RESET in negedge)
			(_port RD8 out negedge)
		)
		(_modpath parallel positive 0 49214
			(_port RESET in negedge)
			(_port RD9 out negedge)
		)
		(_modpath parallel positive 0 49215
			(_port RESET in negedge)
			(_port RD10 out negedge)
		)
		(_modpath parallel positive 0 49216
			(_port RESET in negedge)
			(_port RD11 out negedge)
		)
		(_modpath parallel positive 0 49217
			(_port RESET in negedge)
			(_port RD12 out negedge)
		)
		(_modpath parallel positive 0 49218
			(_port RESET in negedge)
			(_port RD13 out negedge)
		)
		(_modpath parallel positive 0 49219
			(_port RESET in negedge)
			(_port RD14 out negedge)
		)
		(_modpath parallel positive 0 49220
			(_port RESET in negedge)
			(_port RD15 out negedge)
		)
		(_modpath parallel positive 0 49221
			(_port RESET in negedge)
			(_port RD16 out negedge)
		)
		(_modpath parallel positive 0 49222
			(_port RESET in negedge)
			(_port RD17 out negedge)
		)
		(_tchk setup 0 49225
			(_port RADDR8 (posedge))
			(_port RCLK (posedge) (_code  3 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49226
			(_port RADDR8 (negedge))
			(_port RCLK (posedge) (_code  4 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49227
			(_port RCLK (posedge) (_code  5 RENABLE))
			(_port RADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49228
			(_port RCLK (posedge) (_code  6 RENABLE))
			(_port RADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49229
			(_port RADDR7 (posedge))
			(_port RCLK (posedge) (_code  7 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49230
			(_port RADDR7 (negedge))
			(_port RCLK (posedge) (_code  8 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49231
			(_port RCLK (posedge) (_code  9 RENABLE))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49232
			(_port RCLK (posedge) (_code  10 RENABLE))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49233
			(_port RADDR6 (posedge))
			(_port RCLK (posedge) (_code  11 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49234
			(_port RADDR6 (negedge))
			(_port RCLK (posedge) (_code  12 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49235
			(_port RCLK (posedge) (_code  13 RENABLE))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49236
			(_port RCLK (posedge) (_code  14 RENABLE))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49237
			(_port RADDR5 (posedge))
			(_port RCLK (posedge) (_code  15 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49238
			(_port RADDR5 (negedge))
			(_port RCLK (posedge) (_code  16 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49239
			(_port RCLK (posedge) (_code  17 RENABLE))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49240
			(_port RCLK (posedge) (_code  18 RENABLE))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49241
			(_port RADDR4 (posedge))
			(_port RCLK (posedge) (_code  19 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49242
			(_port RADDR4 (negedge))
			(_port RCLK (posedge) (_code  20 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49243
			(_port RCLK (posedge) (_code  21 RENABLE))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49244
			(_port RCLK (posedge) (_code  22 RENABLE))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49245
			(_port RADDR3 (posedge))
			(_port RCLK (posedge) (_code  23 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49246
			(_port RADDR3 (negedge))
			(_port RCLK (posedge) (_code  24 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49247
			(_port RCLK (posedge) (_code  25 RENABLE))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49248
			(_port RCLK (posedge) (_code  26 RENABLE))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49249
			(_port RADDR2 (posedge))
			(_port RCLK (posedge) (_code  27 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49250
			(_port RADDR2 (negedge))
			(_port RCLK (posedge) (_code  28 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49251
			(_port RCLK (posedge) (_code  29 RENABLE))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49252
			(_port RCLK (posedge) (_code  30 RENABLE))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49253
			(_port RADDR1 (posedge))
			(_port RCLK (posedge) (_code  31 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49254
			(_port RADDR1 (negedge))
			(_port RCLK (posedge) (_code  32 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49255
			(_port RCLK (posedge) (_code  33 RENABLE))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49256
			(_port RCLK (posedge) (_code  34 RENABLE))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49257
			(_port RADDR0 (posedge))
			(_port RCLK (posedge) (_code  35 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49258
			(_port RADDR0 (negedge))
			(_port RCLK (posedge) (_code  36 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49259
			(_port RCLK (posedge) (_code  37 RENABLE))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49260
			(_port RCLK (posedge) (_code  38 RENABLE))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49262
			(_port REN (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49263
			(_port REN (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49264
			(_port RCLK (posedge))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49265
			(_port RCLK (posedge))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49268
			(_port WADDR8 (posedge))
			(_port WCLK (posedge) (_code  39 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49269
			(_port WADDR8 (negedge))
			(_port WCLK (posedge) (_code  40 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49270
			(_port WCLK (posedge) (_code  41 WENABLE))
			(_port WADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49271
			(_port WCLK (posedge) (_code  42 WENABLE))
			(_port WADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49272
			(_port WADDR7 (posedge))
			(_port WCLK (posedge) (_code  43 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49273
			(_port WADDR7 (negedge))
			(_port WCLK (posedge) (_code  44 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49274
			(_port WCLK (posedge) (_code  45 WENABLE))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49275
			(_port WCLK (posedge) (_code  46 WENABLE))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49276
			(_port WADDR6 (posedge))
			(_port WCLK (posedge) (_code  47 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49277
			(_port WADDR6 (negedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49278
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49279
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49280
			(_port WADDR5 (posedge))
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49281
			(_port WADDR5 (negedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49282
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49283
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49284
			(_port WADDR4 (posedge))
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49285
			(_port WADDR4 (negedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49286
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49287
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49288
			(_port WADDR3 (posedge))
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49289
			(_port WADDR3 (negedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49290
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49291
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49292
			(_port WADDR2 (posedge))
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49293
			(_port WADDR2 (negedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49294
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49295
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49296
			(_port WADDR1 (posedge))
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49297
			(_port WADDR1 (negedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49298
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49299
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49300
			(_port WADDR0 (posedge))
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49301
			(_port WADDR0 (negedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49302
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49303
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49305
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49306
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49307
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49308
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49309
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49310
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49311
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49312
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49313
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49314
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49315
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49316
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49317
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49318
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49319
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49320
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49321
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49322
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49323
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49324
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49325
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  95 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49326
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  96 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49327
			(_port WCLK (posedge) (_code  97 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49328
			(_port WCLK (posedge) (_code  98 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49329
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  99 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49330
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  100 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49331
			(_port WCLK (posedge) (_code  101 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49332
			(_port WCLK (posedge) (_code  102 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49333
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  103 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49334
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  104 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49335
			(_port WCLK (posedge) (_code  105 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49336
			(_port WCLK (posedge) (_code  106 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49337
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  107 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49338
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  108 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49339
			(_port WCLK (posedge) (_code  109 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49340
			(_port WCLK (posedge) (_code  110 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49342
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  111 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49343
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  112 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49344
			(_port WCLK (posedge) (_code  113 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49345
			(_port WCLK (posedge) (_code  114 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49346
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  115 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49347
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  116 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49348
			(_port WCLK (posedge) (_code  117 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49349
			(_port WCLK (posedge) (_code  118 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49350
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  119 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49351
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  120 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49352
			(_port WCLK (posedge) (_code  121 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49353
			(_port WCLK (posedge) (_code  122 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49354
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  123 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49355
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  124 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49356
			(_port WCLK (posedge) (_code  125 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49357
			(_port WCLK (posedge) (_code  126 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49358
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  127 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49359
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  128 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49360
			(_port WCLK (posedge) (_code  129 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49361
			(_port WCLK (posedge) (_code  130 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49362
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  131 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49363
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  132 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49364
			(_port WCLK (posedge) (_code  133 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49365
			(_port WCLK (posedge) (_code  134 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49366
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  135 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49367
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  136 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49368
			(_port WCLK (posedge) (_code  137 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49369
			(_port WCLK (posedge) (_code  138 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49370
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  139 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49371
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  140 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49372
			(_port WCLK (posedge) (_code  141 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49373
			(_port WCLK (posedge) (_code  142 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49374
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  143 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49375
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  144 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49376
			(_port WCLK (posedge) (_code  145 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49377
			(_port WCLK (posedge) (_code  146 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49379
			(_port WEN (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 49380
			(_port WEN (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49381
			(_port WCLK (posedge))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49382
			(_port WCLK (posedge))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 49384
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49385
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 49387
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 49388
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 49390
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 49391
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 49392
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 49393
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 49394
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 49215 1268928262653 NVM
(_unit NVM
	(_specify
		(_specparam LibName string \fusion\)
		(_modpath parallel positive 0 52336
			(_port CLK in posedge)
			(_port RD (_constant \31\) out posedge)
			(_datain RD (_constant \31\) in posedge)
		)
		(_modpath parallel positive 0 52337
			(_port CLK in posedge)
			(_port RD (_constant \30\) out posedge)
			(_datain RD (_constant \30\) in posedge)
		)
		(_modpath parallel positive 0 52338
			(_port CLK in posedge)
			(_port RD (_constant \29\) out posedge)
			(_datain RD (_constant \29\) in posedge)
		)
		(_modpath parallel positive 0 52339
			(_port CLK in posedge)
			(_port RD (_constant \28\) out posedge)
			(_datain RD (_constant \28\) in posedge)
		)
		(_modpath parallel positive 0 52340
			(_port CLK in posedge)
			(_port RD (_constant \27\) out posedge)
			(_datain RD (_constant \27\) in posedge)
		)
		(_modpath parallel positive 0 52341
			(_port CLK in posedge)
			(_port RD (_constant \26\) out posedge)
			(_datain RD (_constant \26\) in posedge)
		)
		(_modpath parallel positive 0 52342
			(_port CLK in posedge)
			(_port RD (_constant \25\) out posedge)
			(_datain RD (_constant \25\) in posedge)
		)
		(_modpath parallel positive 0 52343
			(_port CLK in posedge)
			(_port RD (_constant \24\) out posedge)
			(_datain RD (_constant \24\) in posedge)
		)
		(_modpath parallel positive 0 52344
			(_port CLK in posedge)
			(_port RD (_constant \23\) out posedge)
			(_datain RD (_constant \23\) in posedge)
		)
		(_modpath parallel positive 0 52345
			(_port CLK in posedge)
			(_port RD (_constant \22\) out posedge)
			(_datain RD (_constant \22\) in posedge)
		)
		(_modpath parallel positive 0 52346
			(_port CLK in posedge)
			(_port RD (_constant \21\) out posedge)
			(_datain RD (_constant \21\) in posedge)
		)
		(_modpath parallel positive 0 52347
			(_port CLK in posedge)
			(_port RD (_constant \20\) out posedge)
			(_datain RD (_constant \20\) in posedge)
		)
		(_modpath parallel positive 0 52348
			(_port CLK in posedge)
			(_port RD (_constant \19\) out posedge)
			(_datain RD (_constant \19\) in posedge)
		)
		(_modpath parallel positive 0 52349
			(_port CLK in posedge)
			(_port RD (_constant \18\) out posedge)
			(_datain RD (_constant \18\) in posedge)
		)
		(_modpath parallel positive 0 52350
			(_port CLK in posedge)
			(_port RD (_constant \17\) out posedge)
			(_datain RD (_constant \17\) in posedge)
		)
		(_modpath parallel positive 0 52351
			(_port CLK in posedge)
			(_port RD (_constant \16\) out posedge)
			(_datain RD (_constant \16\) in posedge)
		)
		(_modpath parallel positive 0 52352
			(_port CLK in posedge)
			(_port RD (_constant \15\) out posedge)
			(_datain RD (_constant \15\) in posedge)
		)
		(_modpath parallel positive 0 52353
			(_port CLK in posedge)
			(_port RD (_constant \14\) out posedge)
			(_datain RD (_constant \14\) in posedge)
		)
		(_modpath parallel positive 0 52354
			(_port CLK in posedge)
			(_port RD (_constant \13\) out posedge)
			(_datain RD (_constant \13\) in posedge)
		)
		(_modpath parallel positive 0 52355
			(_port CLK in posedge)
			(_port RD (_constant \12\) out posedge)
			(_datain RD (_constant \12\) in posedge)
		)
		(_modpath parallel positive 0 52356
			(_port CLK in posedge)
			(_port RD (_constant \11\) out posedge)
			(_datain RD (_constant \11\) in posedge)
		)
		(_modpath parallel positive 0 52357
			(_port CLK in posedge)
			(_port RD (_constant \10\) out posedge)
			(_datain RD (_constant \10\) in posedge)
		)
		(_modpath parallel positive 0 52358
			(_port CLK in posedge)
			(_port RD (_constant \9\) out posedge)
			(_datain RD (_constant \9\) in posedge)
		)
		(_modpath parallel positive 0 52359
			(_port CLK in posedge)
			(_port RD (_constant \8\) out posedge)
			(_datain RD (_constant \8\) in posedge)
		)
		(_modpath parallel positive 0 52360
			(_port CLK in posedge)
			(_port RD (_constant \7\) out posedge)
			(_datain RD (_constant \7\) in posedge)
		)
		(_modpath parallel positive 0 52361
			(_port CLK in posedge)
			(_port RD (_constant \6\) out posedge)
			(_datain RD (_constant \6\) in posedge)
		)
		(_modpath parallel positive 0 52362
			(_port CLK in posedge)
			(_port RD (_constant \5\) out posedge)
			(_datain RD (_constant \5\) in posedge)
		)
		(_modpath parallel positive 0 52363
			(_port CLK in posedge)
			(_port RD (_constant \4\) out posedge)
			(_datain RD (_constant \4\) in posedge)
		)
		(_modpath parallel positive 0 52364
			(_port CLK in posedge)
			(_port RD (_constant \3\) out posedge)
			(_datain RD (_constant \3\) in posedge)
		)
		(_modpath parallel positive 0 52365
			(_port CLK in posedge)
			(_port RD (_constant \2\) out posedge)
			(_datain RD (_constant \2\) in posedge)
		)
		(_modpath parallel positive 0 52366
			(_port CLK in posedge)
			(_port RD (_constant \1\) out posedge)
			(_datain RD (_constant \1\) in posedge)
		)
		(_modpath parallel positive 0 52367
			(_port CLK in posedge)
			(_port RD (_constant \0\) out posedge)
			(_datain RD (_constant \0\) in posedge)
		)
		(_modpath parallel positive 0 52371
			(_port RESET in negedge)
			(_port RD (_constant \31\) out negedge)
		)
		(_modpath parallel positive 0 52372
			(_port RESET in negedge)
			(_port RD (_constant \30\) out negedge)
		)
		(_modpath parallel positive 0 52373
			(_port RESET in negedge)
			(_port RD (_constant \29\) out negedge)
		)
		(_modpath parallel positive 0 52374
			(_port RESET in negedge)
			(_port RD (_constant \28\) out negedge)
		)
		(_modpath parallel positive 0 52375
			(_port RESET in negedge)
			(_port RD (_constant \27\) out negedge)
		)
		(_modpath parallel positive 0 52376
			(_port RESET in negedge)
			(_port RD (_constant \26\) out negedge)
		)
		(_modpath parallel positive 0 52377
			(_port RESET in negedge)
			(_port RD (_constant \25\) out negedge)
		)
		(_modpath parallel positive 0 52378
			(_port RESET in negedge)
			(_port RD (_constant \24\) out negedge)
		)
		(_modpath parallel positive 0 52379
			(_port RESET in negedge)
			(_port RD (_constant \23\) out negedge)
		)
		(_modpath parallel positive 0 52380
			(_port RESET in negedge)
			(_port RD (_constant \22\) out negedge)
		)
		(_modpath parallel positive 0 52381
			(_port RESET in negedge)
			(_port RD (_constant \21\) out negedge)
		)
		(_modpath parallel positive 0 52382
			(_port RESET in negedge)
			(_port RD (_constant \20\) out negedge)
		)
		(_modpath parallel positive 0 52383
			(_port RESET in negedge)
			(_port RD (_constant \19\) out negedge)
		)
		(_modpath parallel positive 0 52384
			(_port RESET in negedge)
			(_port RD (_constant \18\) out negedge)
		)
		(_modpath parallel positive 0 52385
			(_port RESET in negedge)
			(_port RD (_constant \17\) out negedge)
		)
		(_modpath parallel positive 0 52386
			(_port RESET in negedge)
			(_port RD (_constant \16\) out negedge)
		)
		(_modpath parallel positive 0 52387
			(_port RESET in negedge)
			(_port RD (_constant \15\) out negedge)
		)
		(_modpath parallel positive 0 52388
			(_port RESET in negedge)
			(_port RD (_constant \14\) out negedge)
		)
		(_modpath parallel positive 0 52389
			(_port RESET in negedge)
			(_port RD (_constant \13\) out negedge)
		)
		(_modpath parallel positive 0 52390
			(_port RESET in negedge)
			(_port RD (_constant \12\) out negedge)
		)
		(_modpath parallel positive 0 52391
			(_port RESET in negedge)
			(_port RD (_constant \11\) out negedge)
		)
		(_modpath parallel positive 0 52392
			(_port RESET in negedge)
			(_port RD (_constant \10\) out negedge)
		)
		(_modpath parallel positive 0 52393
			(_port RESET in negedge)
			(_port RD (_constant \9\) out negedge)
		)
		(_modpath parallel positive 0 52394
			(_port RESET in negedge)
			(_port RD (_constant \8\) out negedge)
		)
		(_modpath parallel positive 0 52395
			(_port RESET in negedge)
			(_port RD (_constant \7\) out negedge)
		)
		(_modpath parallel positive 0 52396
			(_port RESET in negedge)
			(_port RD (_constant \6\) out negedge)
		)
		(_modpath parallel positive 0 52397
			(_port RESET in negedge)
			(_port RD (_constant \5\) out negedge)
		)
		(_modpath parallel positive 0 52398
			(_port RESET in negedge)
			(_port RD (_constant \4\) out negedge)
		)
		(_modpath parallel positive 0 52399
			(_port RESET in negedge)
			(_port RD (_constant \3\) out negedge)
		)
		(_modpath parallel positive 0 52400
			(_port RESET in negedge)
			(_port RD (_constant \2\) out negedge)
		)
		(_modpath parallel positive 0 52401
			(_port RESET in negedge)
			(_port RD (_constant \1\) out negedge)
		)
		(_modpath parallel positive 0 52402
			(_port RESET in negedge)
			(_port RD (_constant \0\) out negedge)
		)
		(_modpath parallel positive 0 52406
			(_port CLK in posedge)
			(_port BUSY out posedge)
			(_datain BUSY in posedge)
		)
		(_modpath parallel positive 0 52407
			(_port RESET in posedge)
			(_port BUSY out posedge)
			(_datain BUSY in posedge)
		)
		(_modpath parallel positive 0 52408
			(_port RESET in negedge)
			(_port BUSY out negedge)
			(_datain BUSY in negedge)
		)
		(_modpath parallel positive 0 52412
			(_port CLK in posedge)
			(_port STATUS (_constant \1\) out posedge)
			(_datain STATUS (_constant \1\) in posedge)
		)
		(_modpath parallel positive 0 52413
			(_port CLK in posedge)
			(_port STATUS (_constant \0\) out posedge)
			(_datain STATUS (_constant \0\) in posedge)
		)
		(_modpath parallel positive 0 52414
			(_port RESET in negedge)
			(_port STATUS (_constant \1\) out negedge)
			(_datain STATUS (_constant \1\) in negedge)
		)
		(_modpath parallel positive 0 52415
			(_port RESET in negedge)
			(_port STATUS (_constant \0\) out negedge)
			(_datain STATUS (_constant \0\) in negedge)
		)
		(_tchk setup 0 52421
			(_port REN (posedge))
			(_port CLK (posedge) (_code  50 SAMPLE_REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52422
			(_port REN (negedge))
			(_port CLK (posedge) (_code  51 SAMPLE_REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52423
			(_port CLK (posedge) (_code  52 SAMPLE_REN))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52424
			(_port CLK (posedge) (_code  53 SAMPLE_REN))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52428
			(_port WEN (posedge))
			(_port CLK (posedge) (_code  54 SAMPLE_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52429
			(_port WEN (negedge))
			(_port CLK (posedge) (_code  55 SAMPLE_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52430
			(_port CLK (posedge) (_code  56 SAMPLE_WEN))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52431
			(_port CLK (posedge) (_code  57 SAMPLE_WEN))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52435
			(_port ERASEPAGE (posedge))
			(_port CLK (posedge) (_code  58 SAMPLE_ERASEPAGE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52436
			(_port ERASEPAGE (negedge))
			(_port CLK (posedge) (_code  59 SAMPLE_ERASEPAGE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52437
			(_port CLK (posedge) (_code  60 SAMPLE_ERASEPAGE))
			(_port ERASEPAGE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52438
			(_port CLK (posedge) (_code  61 SAMPLE_ERASEPAGE))
			(_port ERASEPAGE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52442
			(_port PROGRAM (posedge))
			(_port CLK (posedge) (_code  62 SAMPLE_PROGRAM))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52443
			(_port PROGRAM (negedge))
			(_port CLK (posedge) (_code  63 SAMPLE_PROGRAM))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52444
			(_port CLK (posedge) (_code  64 SAMPLE_PROGRAM))
			(_port PROGRAM (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52445
			(_port CLK (posedge) (_code  65 SAMPLE_PROGRAM))
			(_port PROGRAM (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52449
			(_port UNPROTECTPAGE (posedge))
			(_port CLK (posedge) (_code  66 SAMPLE_UNPROTECT))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52450
			(_port UNPROTECTPAGE (negedge))
			(_port CLK (posedge) (_code  67 SAMPLE_UNPROTECT))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52451
			(_port CLK (posedge) (_code  68 SAMPLE_UNPROTECT))
			(_port UNPROTECTPAGE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52452
			(_port CLK (posedge) (_code  69 SAMPLE_UNPROTECT))
			(_port UNPROTECTPAGE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52456
			(_port DISCARDPAGE (posedge))
			(_port CLK (posedge) (_code  70 SAMPLE_DISCARD))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52457
			(_port DISCARDPAGE (negedge))
			(_port CLK (posedge) (_code  71 SAMPLE_DISCARD))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52458
			(_port CLK (posedge) (_code  72 SAMPLE_DISCARD))
			(_port DISCARDPAGE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52459
			(_port CLK (posedge) (_code  73 SAMPLE_DISCARD))
			(_port DISCARDPAGE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52466
			(_port ADDR (_constant \17\) (posedge))
			(_port CLK (posedge) (_code  74 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52467
			(_port ADDR (_constant \17\) (negedge))
			(_port CLK (posedge) (_code  75 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52468
			(_port CLK (posedge) (_code  76 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \17\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52469
			(_port CLK (posedge) (_code  77 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \17\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52470
			(_port ADDR (_constant \16\) (posedge))
			(_port CLK (posedge) (_code  78 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52471
			(_port ADDR (_constant \16\) (negedge))
			(_port CLK (posedge) (_code  79 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52472
			(_port CLK (posedge) (_code  80 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \16\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52473
			(_port CLK (posedge) (_code  81 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \16\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52474
			(_port ADDR (_constant \15\) (posedge))
			(_port CLK (posedge) (_code  82 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52475
			(_port ADDR (_constant \15\) (negedge))
			(_port CLK (posedge) (_code  83 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52476
			(_port CLK (posedge) (_code  84 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \15\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52477
			(_port CLK (posedge) (_code  85 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \15\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52478
			(_port ADDR (_constant \14\) (posedge))
			(_port CLK (posedge) (_code  86 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52479
			(_port ADDR (_constant \14\) (negedge))
			(_port CLK (posedge) (_code  87 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52480
			(_port CLK (posedge) (_code  88 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \14\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52481
			(_port CLK (posedge) (_code  89 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \14\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52482
			(_port ADDR (_constant \13\) (posedge))
			(_port CLK (posedge) (_code  90 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52483
			(_port ADDR (_constant \13\) (negedge))
			(_port CLK (posedge) (_code  91 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52484
			(_port CLK (posedge) (_code  92 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \13\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52485
			(_port CLK (posedge) (_code  93 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \13\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52486
			(_port ADDR (_constant \12\) (posedge))
			(_port CLK (posedge) (_code  94 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52487
			(_port ADDR (_constant \12\) (negedge))
			(_port CLK (posedge) (_code  95 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52488
			(_port CLK (posedge) (_code  96 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \12\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52489
			(_port CLK (posedge) (_code  97 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \12\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52490
			(_port ADDR (_constant \11\) (posedge))
			(_port CLK (posedge) (_code  98 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52491
			(_port ADDR (_constant \11\) (negedge))
			(_port CLK (posedge) (_code  99 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52492
			(_port CLK (posedge) (_code  100 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \11\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52493
			(_port CLK (posedge) (_code  101 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \11\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52494
			(_port ADDR (_constant \10\) (posedge))
			(_port CLK (posedge) (_code  102 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52495
			(_port ADDR (_constant \10\) (negedge))
			(_port CLK (posedge) (_code  103 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52496
			(_port CLK (posedge) (_code  104 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \10\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52497
			(_port CLK (posedge) (_code  105 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \10\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52498
			(_port ADDR (_constant \9\) (posedge))
			(_port CLK (posedge) (_code  106 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52499
			(_port ADDR (_constant \9\) (negedge))
			(_port CLK (posedge) (_code  107 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52500
			(_port CLK (posedge) (_code  108 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \9\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52501
			(_port CLK (posedge) (_code  109 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \9\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52502
			(_port ADDR (_constant \8\) (posedge))
			(_port CLK (posedge) (_code  110 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52503
			(_port ADDR (_constant \8\) (negedge))
			(_port CLK (posedge) (_code  111 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52504
			(_port CLK (posedge) (_code  112 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \8\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52505
			(_port CLK (posedge) (_code  113 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \8\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52506
			(_port ADDR (_constant \7\) (posedge))
			(_port CLK (posedge) (_code  114 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52507
			(_port ADDR (_constant \7\) (negedge))
			(_port CLK (posedge) (_code  115 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52508
			(_port CLK (posedge) (_code  116 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \7\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52509
			(_port CLK (posedge) (_code  117 TCHK_PAGE_ADDR))
			(_port ADDR (_constant \7\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52510
			(_port ADDR (_constant \6\) (posedge))
			(_port CLK (posedge) (_code  118 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52511
			(_port ADDR (_constant \6\) (negedge))
			(_port CLK (posedge) (_code  119 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52512
			(_port CLK (posedge) (_code  120 TCHK_BLK_ADDR))
			(_port ADDR (_constant \6\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52513
			(_port CLK (posedge) (_code  121 TCHK_BLK_ADDR))
			(_port ADDR (_constant \6\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52514
			(_port ADDR (_constant \5\) (posedge))
			(_port CLK (posedge) (_code  122 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52515
			(_port ADDR (_constant \5\) (negedge))
			(_port CLK (posedge) (_code  123 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52516
			(_port CLK (posedge) (_code  124 TCHK_BLK_ADDR))
			(_port ADDR (_constant \5\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52517
			(_port CLK (posedge) (_code  125 TCHK_BLK_ADDR))
			(_port ADDR (_constant \5\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52518
			(_port ADDR (_constant \4\) (posedge))
			(_port CLK (posedge) (_code  126 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52519
			(_port ADDR (_constant \4\) (negedge))
			(_port CLK (posedge) (_code  127 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52520
			(_port CLK (posedge) (_code  128 TCHK_BLK_ADDR))
			(_port ADDR (_constant \4\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52521
			(_port CLK (posedge) (_code  129 TCHK_BLK_ADDR))
			(_port ADDR (_constant \4\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52522
			(_port ADDR (_constant \3\) (posedge))
			(_port CLK (posedge) (_code  130 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52523
			(_port ADDR (_constant \3\) (negedge))
			(_port CLK (posedge) (_code  131 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52524
			(_port CLK (posedge) (_code  132 TCHK_BLK_ADDR))
			(_port ADDR (_constant \3\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52525
			(_port CLK (posedge) (_code  133 TCHK_BLK_ADDR))
			(_port ADDR (_constant \3\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52526
			(_port ADDR (_constant \2\) (posedge))
			(_port CLK (posedge) (_code  134 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52527
			(_port ADDR (_constant \2\) (negedge))
			(_port CLK (posedge) (_code  135 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52528
			(_port CLK (posedge) (_code  136 TCHK_BLK_ADDR))
			(_port ADDR (_constant \2\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52529
			(_port CLK (posedge) (_code  137 TCHK_BLK_ADDR))
			(_port ADDR (_constant \2\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52530
			(_port ADDR (_constant \1\) (posedge))
			(_port CLK (posedge) (_code  138 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52531
			(_port ADDR (_constant \1\) (negedge))
			(_port CLK (posedge) (_code  139 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52532
			(_port CLK (posedge) (_code  140 TCHK_BLK_ADDR))
			(_port ADDR (_constant \1\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52533
			(_port CLK (posedge) (_code  141 TCHK_BLK_ADDR))
			(_port ADDR (_constant \1\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52534
			(_port ADDR (_constant \0\) (posedge))
			(_port CLK (posedge) (_code  142 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52535
			(_port ADDR (_constant \0\) (negedge))
			(_port CLK (posedge) (_code  143 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52536
			(_port CLK (posedge) (_code  144 TCHK_BLK_ADDR))
			(_port ADDR (_constant \0\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52537
			(_port CLK (posedge) (_code  145 TCHK_BLK_ADDR))
			(_port ADDR (_constant \0\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52541
			(_port SPAREPAGE (posedge))
			(_port CLK (posedge) (_code  146 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52542
			(_port SPAREPAGE (negedge))
			(_port CLK (posedge) (_code  147 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52543
			(_port CLK (posedge) (_code  148 TCHK_PAGE_ADDR))
			(_port SPAREPAGE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52544
			(_port CLK (posedge) (_code  149 TCHK_PAGE_ADDR))
			(_port SPAREPAGE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52548
			(_port AUXBLOCK (posedge))
			(_port CLK (posedge) (_code  150 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52549
			(_port AUXBLOCK (negedge))
			(_port CLK (posedge) (_code  151 TCHK_PAGE_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52550
			(_port CLK (posedge) (_code  152 TCHK_PAGE_ADDR))
			(_port AUXBLOCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52551
			(_port CLK (posedge) (_code  153 TCHK_PAGE_ADDR))
			(_port AUXBLOCK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52555
			(_port DATAWIDTH (_constant \1\) (posedge))
			(_port CLK (posedge) (_code  154 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52556
			(_port DATAWIDTH (_constant \1\) (negedge))
			(_port CLK (posedge) (_code  155 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52557
			(_port CLK (posedge) (_code  156 TCHK_BLK_ADDR))
			(_port DATAWIDTH (_constant \1\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52558
			(_port CLK (posedge) (_code  157 TCHK_BLK_ADDR))
			(_port DATAWIDTH (_constant \1\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52559
			(_port DATAWIDTH (_constant \0\) (posedge))
			(_port CLK (posedge) (_code  158 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52560
			(_port DATAWIDTH (_constant \0\) (negedge))
			(_port CLK (posedge) (_code  159 TCHK_BLK_ADDR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52561
			(_port CLK (posedge) (_code  160 TCHK_BLK_ADDR))
			(_port DATAWIDTH (_constant \0\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52562
			(_port CLK (posedge) (_code  161 TCHK_BLK_ADDR))
			(_port DATAWIDTH (_constant \0\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52566
			(_port WD (_constant \31\) (posedge))
			(_port CLK (posedge) (_code  162 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52567
			(_port WD (_constant \31\) (negedge))
			(_port CLK (posedge) (_code  163 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52568
			(_port CLK (posedge) (_code  164 TCHK_WEN))
			(_port WD (_constant \31\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52569
			(_port CLK (posedge) (_code  165 TCHK_WEN))
			(_port WD (_constant \31\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52570
			(_port WD (_constant \30\) (posedge))
			(_port CLK (posedge) (_code  166 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52571
			(_port WD (_constant \30\) (negedge))
			(_port CLK (posedge) (_code  167 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52572
			(_port CLK (posedge) (_code  168 TCHK_WEN))
			(_port WD (_constant \30\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52573
			(_port CLK (posedge) (_code  169 TCHK_WEN))
			(_port WD (_constant \30\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52574
			(_port WD (_constant \29\) (posedge))
			(_port CLK (posedge) (_code  170 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52575
			(_port WD (_constant \29\) (negedge))
			(_port CLK (posedge) (_code  171 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52576
			(_port CLK (posedge) (_code  172 TCHK_WEN))
			(_port WD (_constant \29\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52577
			(_port CLK (posedge) (_code  173 TCHK_WEN))
			(_port WD (_constant \29\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52578
			(_port WD (_constant \28\) (posedge))
			(_port CLK (posedge) (_code  174 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52579
			(_port WD (_constant \28\) (negedge))
			(_port CLK (posedge) (_code  175 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52580
			(_port CLK (posedge) (_code  176 TCHK_WEN))
			(_port WD (_constant \28\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52581
			(_port CLK (posedge) (_code  177 TCHK_WEN))
			(_port WD (_constant \28\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52582
			(_port WD (_constant \27\) (posedge))
			(_port CLK (posedge) (_code  178 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52583
			(_port WD (_constant \27\) (negedge))
			(_port CLK (posedge) (_code  179 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52584
			(_port CLK (posedge) (_code  180 TCHK_WEN))
			(_port WD (_constant \27\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52585
			(_port CLK (posedge) (_code  181 TCHK_WEN))
			(_port WD (_constant \27\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52586
			(_port WD (_constant \26\) (posedge))
			(_port CLK (posedge) (_code  182 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52587
			(_port WD (_constant \26\) (negedge))
			(_port CLK (posedge) (_code  183 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52588
			(_port CLK (posedge) (_code  184 TCHK_WEN))
			(_port WD (_constant \26\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52589
			(_port CLK (posedge) (_code  185 TCHK_WEN))
			(_port WD (_constant \26\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52590
			(_port WD (_constant \25\) (posedge))
			(_port CLK (posedge) (_code  186 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52591
			(_port WD (_constant \25\) (negedge))
			(_port CLK (posedge) (_code  187 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52592
			(_port CLK (posedge) (_code  188 TCHK_WEN))
			(_port WD (_constant \25\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52593
			(_port CLK (posedge) (_code  189 TCHK_WEN))
			(_port WD (_constant \25\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52594
			(_port WD (_constant \24\) (posedge))
			(_port CLK (posedge) (_code  190 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52595
			(_port WD (_constant \24\) (negedge))
			(_port CLK (posedge) (_code  191 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52596
			(_port CLK (posedge) (_code  192 TCHK_WEN))
			(_port WD (_constant \24\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52597
			(_port CLK (posedge) (_code  193 TCHK_WEN))
			(_port WD (_constant \24\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52598
			(_port WD (_constant \23\) (posedge))
			(_port CLK (posedge) (_code  194 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52599
			(_port WD (_constant \23\) (negedge))
			(_port CLK (posedge) (_code  195 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52600
			(_port CLK (posedge) (_code  196 TCHK_WEN))
			(_port WD (_constant \23\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52601
			(_port CLK (posedge) (_code  197 TCHK_WEN))
			(_port WD (_constant \23\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52602
			(_port WD (_constant \22\) (posedge))
			(_port CLK (posedge) (_code  198 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52603
			(_port WD (_constant \22\) (negedge))
			(_port CLK (posedge) (_code  199 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52604
			(_port CLK (posedge) (_code  200 TCHK_WEN))
			(_port WD (_constant \22\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52605
			(_port CLK (posedge) (_code  201 TCHK_WEN))
			(_port WD (_constant \22\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52606
			(_port WD (_constant \21\) (posedge))
			(_port CLK (posedge) (_code  202 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52607
			(_port WD (_constant \21\) (negedge))
			(_port CLK (posedge) (_code  203 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52608
			(_port CLK (posedge) (_code  204 TCHK_WEN))
			(_port WD (_constant \21\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52609
			(_port CLK (posedge) (_code  205 TCHK_WEN))
			(_port WD (_constant \21\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52610
			(_port WD (_constant \20\) (posedge))
			(_port CLK (posedge) (_code  206 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52611
			(_port WD (_constant \20\) (negedge))
			(_port CLK (posedge) (_code  207 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52612
			(_port CLK (posedge) (_code  208 TCHK_WEN))
			(_port WD (_constant \20\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52613
			(_port CLK (posedge) (_code  209 TCHK_WEN))
			(_port WD (_constant \20\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52614
			(_port WD (_constant \19\) (posedge))
			(_port CLK (posedge) (_code  210 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52615
			(_port WD (_constant \19\) (negedge))
			(_port CLK (posedge) (_code  211 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52616
			(_port CLK (posedge) (_code  212 TCHK_WEN))
			(_port WD (_constant \19\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52617
			(_port CLK (posedge) (_code  213 TCHK_WEN))
			(_port WD (_constant \19\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52618
			(_port WD (_constant \18\) (posedge))
			(_port CLK (posedge) (_code  214 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52619
			(_port WD (_constant \18\) (negedge))
			(_port CLK (posedge) (_code  215 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52620
			(_port CLK (posedge) (_code  216 TCHK_WEN))
			(_port WD (_constant \18\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52621
			(_port CLK (posedge) (_code  217 TCHK_WEN))
			(_port WD (_constant \18\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52622
			(_port WD (_constant \17\) (posedge))
			(_port CLK (posedge) (_code  218 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52623
			(_port WD (_constant \17\) (negedge))
			(_port CLK (posedge) (_code  219 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52624
			(_port CLK (posedge) (_code  220 TCHK_WEN))
			(_port WD (_constant \17\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52625
			(_port CLK (posedge) (_code  221 TCHK_WEN))
			(_port WD (_constant \17\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52626
			(_port WD (_constant \16\) (posedge))
			(_port CLK (posedge) (_code  222 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52627
			(_port WD (_constant \16\) (negedge))
			(_port CLK (posedge) (_code  223 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52628
			(_port CLK (posedge) (_code  224 TCHK_WEN))
			(_port WD (_constant \16\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52629
			(_port CLK (posedge) (_code  225 TCHK_WEN))
			(_port WD (_constant \16\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52630
			(_port WD (_constant \15\) (posedge))
			(_port CLK (posedge) (_code  226 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52631
			(_port WD (_constant \15\) (negedge))
			(_port CLK (posedge) (_code  227 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52632
			(_port CLK (posedge) (_code  228 TCHK_WEN))
			(_port WD (_constant \15\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52633
			(_port CLK (posedge) (_code  229 TCHK_WEN))
			(_port WD (_constant \15\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52634
			(_port WD (_constant \14\) (posedge))
			(_port CLK (posedge) (_code  230 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52635
			(_port WD (_constant \14\) (negedge))
			(_port CLK (posedge) (_code  231 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52636
			(_port CLK (posedge) (_code  232 TCHK_WEN))
			(_port WD (_constant \14\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52637
			(_port CLK (posedge) (_code  233 TCHK_WEN))
			(_port WD (_constant \14\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52638
			(_port WD (_constant \13\) (posedge))
			(_port CLK (posedge) (_code  234 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52639
			(_port WD (_constant \13\) (negedge))
			(_port CLK (posedge) (_code  235 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52640
			(_port CLK (posedge) (_code  236 TCHK_WEN))
			(_port WD (_constant \13\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52641
			(_port CLK (posedge) (_code  237 TCHK_WEN))
			(_port WD (_constant \13\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52642
			(_port WD (_constant \12\) (posedge))
			(_port CLK (posedge) (_code  238 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52643
			(_port WD (_constant \12\) (negedge))
			(_port CLK (posedge) (_code  239 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52644
			(_port CLK (posedge) (_code  240 TCHK_WEN))
			(_port WD (_constant \12\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52645
			(_port CLK (posedge) (_code  241 TCHK_WEN))
			(_port WD (_constant \12\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52646
			(_port WD (_constant \11\) (posedge))
			(_port CLK (posedge) (_code  242 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52647
			(_port WD (_constant \11\) (negedge))
			(_port CLK (posedge) (_code  243 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52648
			(_port CLK (posedge) (_code  244 TCHK_WEN))
			(_port WD (_constant \11\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52649
			(_port CLK (posedge) (_code  245 TCHK_WEN))
			(_port WD (_constant \11\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52650
			(_port WD (_constant \10\) (posedge))
			(_port CLK (posedge) (_code  246 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52651
			(_port WD (_constant \10\) (negedge))
			(_port CLK (posedge) (_code  247 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52652
			(_port CLK (posedge) (_code  248 TCHK_WEN))
			(_port WD (_constant \10\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52653
			(_port CLK (posedge) (_code  249 TCHK_WEN))
			(_port WD (_constant \10\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52654
			(_port WD (_constant \9\) (posedge))
			(_port CLK (posedge) (_code  250 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52655
			(_port WD (_constant \9\) (negedge))
			(_port CLK (posedge) (_code  251 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52656
			(_port CLK (posedge) (_code  252 TCHK_WEN))
			(_port WD (_constant \9\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52657
			(_port CLK (posedge) (_code  253 TCHK_WEN))
			(_port WD (_constant \9\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52658
			(_port WD (_constant \8\) (posedge))
			(_port CLK (posedge) (_code  254 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52659
			(_port WD (_constant \8\) (negedge))
			(_port CLK (posedge) (_code  255 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52660
			(_port CLK (posedge) (_code  256 TCHK_WEN))
			(_port WD (_constant \8\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52661
			(_port CLK (posedge) (_code  257 TCHK_WEN))
			(_port WD (_constant \8\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52662
			(_port WD (_constant \7\) (posedge))
			(_port CLK (posedge) (_code  258 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52663
			(_port WD (_constant \7\) (negedge))
			(_port CLK (posedge) (_code  259 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52664
			(_port CLK (posedge) (_code  260 TCHK_WEN))
			(_port WD (_constant \7\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52665
			(_port CLK (posedge) (_code  261 TCHK_WEN))
			(_port WD (_constant \7\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52666
			(_port WD (_constant \6\) (posedge))
			(_port CLK (posedge) (_code  262 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52667
			(_port WD (_constant \6\) (negedge))
			(_port CLK (posedge) (_code  263 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52668
			(_port CLK (posedge) (_code  264 TCHK_WEN))
			(_port WD (_constant \6\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52669
			(_port CLK (posedge) (_code  265 TCHK_WEN))
			(_port WD (_constant \6\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52670
			(_port WD (_constant \5\) (posedge))
			(_port CLK (posedge) (_code  266 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52671
			(_port WD (_constant \5\) (negedge))
			(_port CLK (posedge) (_code  267 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52672
			(_port CLK (posedge) (_code  268 TCHK_WEN))
			(_port WD (_constant \5\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52673
			(_port CLK (posedge) (_code  269 TCHK_WEN))
			(_port WD (_constant \5\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52674
			(_port WD (_constant \4\) (posedge))
			(_port CLK (posedge) (_code  270 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52675
			(_port WD (_constant \4\) (negedge))
			(_port CLK (posedge) (_code  271 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52676
			(_port CLK (posedge) (_code  272 TCHK_WEN))
			(_port WD (_constant \4\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52677
			(_port CLK (posedge) (_code  273 TCHK_WEN))
			(_port WD (_constant \4\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52678
			(_port WD (_constant \3\) (posedge))
			(_port CLK (posedge) (_code  274 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52679
			(_port WD (_constant \3\) (negedge))
			(_port CLK (posedge) (_code  275 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52680
			(_port CLK (posedge) (_code  276 TCHK_WEN))
			(_port WD (_constant \3\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52681
			(_port CLK (posedge) (_code  277 TCHK_WEN))
			(_port WD (_constant \3\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52682
			(_port WD (_constant \2\) (posedge))
			(_port CLK (posedge) (_code  278 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52683
			(_port WD (_constant \2\) (negedge))
			(_port CLK (posedge) (_code  279 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52684
			(_port CLK (posedge) (_code  280 TCHK_WEN))
			(_port WD (_constant \2\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52685
			(_port CLK (posedge) (_code  281 TCHK_WEN))
			(_port WD (_constant \2\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52686
			(_port WD (_constant \1\) (posedge))
			(_port CLK (posedge) (_code  282 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52687
			(_port WD (_constant \1\) (negedge))
			(_port CLK (posedge) (_code  283 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52688
			(_port CLK (posedge) (_code  284 TCHK_WEN))
			(_port WD (_constant \1\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52689
			(_port CLK (posedge) (_code  285 TCHK_WEN))
			(_port WD (_constant \1\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52690
			(_port WD (_constant \0\) (posedge))
			(_port CLK (posedge) (_code  286 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52691
			(_port WD (_constant \0\) (negedge))
			(_port CLK (posedge) (_code  287 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52692
			(_port CLK (posedge) (_code  288 TCHK_WEN))
			(_port WD (_constant \0\) (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52693
			(_port CLK (posedge) (_code  289 TCHK_WEN))
			(_port WD (_constant \0\) (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52697
			(_port PAGELOSSPROTECT (posedge))
			(_port CLK (posedge) (_code  290 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52698
			(_port PAGELOSSPROTECT (negedge))
			(_port CLK (posedge) (_code  291 TCHK_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52699
			(_port CLK (posedge) (_code  292 TCHK_WEN))
			(_port PAGELOSSPROTECT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52700
			(_port CLK (posedge) (_code  293 TCHK_WEN))
			(_port PAGELOSSPROTECT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52704
			(_port READNEXT (posedge))
			(_port CLK (posedge) (_code  294 TCHK_REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52705
			(_port READNEXT (negedge))
			(_port CLK (posedge) (_code  295 TCHK_REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52706
			(_port CLK (posedge) (_code  296 TCHK_REN))
			(_port READNEXT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52707
			(_port CLK (posedge) (_code  297 TCHK_REN))
			(_port READNEXT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52711
			(_port PAGESTATUS (posedge))
			(_port CLK (posedge) (_code  298 TCHK_REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52712
			(_port PAGESTATUS (negedge))
			(_port CLK (posedge) (_code  299 TCHK_REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52713
			(_port CLK (posedge) (_code  300 TCHK_REN))
			(_port PAGESTATUS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52714
			(_port CLK (posedge) (_code  301 TCHK_REN))
			(_port PAGESTATUS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52725
			(_port PAGELOSSPROTECT (posedge))
			(_port CLK (posedge) (_code  302 TCHK_ERASEPAGE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52726
			(_port PAGELOSSPROTECT (negedge))
			(_port CLK (posedge) (_code  303 TCHK_ERASEPAGE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52727
			(_port CLK (posedge) (_code  304 TCHK_ERASEPAGE))
			(_port PAGELOSSPROTECT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52728
			(_port CLK (posedge) (_code  305 TCHK_ERASEPAGE))
			(_port PAGELOSSPROTECT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52732
			(_port PAGELOSSPROTECT (posedge))
			(_port CLK (posedge) (_code  306 TCHK_PROGRAM))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52733
			(_port PAGELOSSPROTECT (negedge))
			(_port CLK (posedge) (_code  307 TCHK_PROGRAM))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52734
			(_port CLK (posedge) (_code  308 TCHK_PROGRAM))
			(_port PAGELOSSPROTECT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52735
			(_port CLK (posedge) (_code  309 TCHK_PROGRAM))
			(_port PAGELOSSPROTECT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52739
			(_port OVERWRITEPAGE (posedge))
			(_port CLK (posedge) (_code  310 TCHK_PROGRAM))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52740
			(_port OVERWRITEPAGE (negedge))
			(_port CLK (posedge) (_code  311 TCHK_PROGRAM))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52741
			(_port CLK (posedge) (_code  312 TCHK_PROGRAM))
			(_port OVERWRITEPAGE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52742
			(_port CLK (posedge) (_code  313 TCHK_PROGRAM))
			(_port OVERWRITEPAGE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52746
			(_port OVERWRITEPROTECT (posedge))
			(_port CLK (posedge) (_code  314 TCHK_PROGRAM))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52747
			(_port OVERWRITEPROTECT (negedge))
			(_port CLK (posedge) (_code  315 TCHK_PROGRAM))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52748
			(_port CLK (posedge) (_code  316 TCHK_PROGRAM))
			(_port OVERWRITEPROTECT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52749
			(_port CLK (posedge) (_code  317 TCHK_PROGRAM))
			(_port OVERWRITEPROTECT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52753
			(_port LOCKREQUEST (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 52754
			(_port LOCKREQUEST (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52755
			(_port CLK (posedge))
			(_port LOCKREQUEST (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52756
			(_port CLK (posedge))
			(_port LOCKREQUEST (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 52760
			(_port RESET (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 52761
			(_port CLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 52763
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 52764
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 52765
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 52766
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 52768
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 52769
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
