<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cornell_v0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../src/system/cdce/cdce_phase_mon_v2/dpram/ttclk_distributed_dpram.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../../src/system/cdce/cdce_phase_mon_v2/dpram/ttclk_distributed_dpram.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../../src/system/cdce/cdce_phase_mon_v2/dpram/ttclk_distributed_dpram.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../../src/system/cdce/cdce_phase_mon_v2/pll/ttclk_mmcm.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../../src/system/cdce/cdce_phase_mon_v2/pll/ttclk_mmcm.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../src/system/ipbus/ipbus_glib/dpbr8/dpbr8.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../../src/system/ipbus/ipbus_glib/dpbr8/dpbr8.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../../src/system/ipbus/ipbus_glib/dpbr8/dpbr8.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../src/system/ipbus/ipbus_glib/dpbr_8_32/dpbr_8_32.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../../src/system/ipbus/ipbus_glib/dpbr_8_32/dpbr_8_32.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../../src/system/ipbus/ipbus_glib/dpbr_8_32/dpbr_8_32.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram/ezdma2_ctrl_dpram.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram/ezdma2_ctrl_dpram.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram/ipbus_ctrl_dpram.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram/ipbus_ctrl_dpram.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo/slv_rd_fifo.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo/slv_rd_fifo.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo/slv_wr_fifo.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo/slv_wr_fifo.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../../src/system/pll/mmcm_no_ibufg.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../../src/user/ipcore_dir/TS_tracklet_fifo_core.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Data_FSM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="blk_mem_gen_v7_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="glib_top_guide.ncd" xil_pn:origination="imported"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1417803696" xil_pn:in_ck="-399801928682007934" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1417803695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
