#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep 25 21:59:11 2023
# Process ID: 11736
# Current directory: C:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_awgn_inv_mapping_0_0_synth_1
# Command line: vivado.exe -log design_1_awgn_inv_mapping_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_awgn_inv_mapping_0_0.tcl
# Log file: C:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_awgn_inv_mapping_0_0_synth_1/design_1_awgn_inv_mapping_0_0.vds
# Journal file: C:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_awgn_inv_mapping_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_awgn_inv_mapping_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Downloads/project/test_bram'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/User/Downloads/project/test_bram' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_awgn_inv_mapping_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_awgn_inv_mapping_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 415.484 ; gain = 112.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_awgn_inv_mapping_0_0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/synth/design_1_awgn_inv_mapping_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:17150]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_default_clock_driver' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:17128]
INFO: [Synth 8-6157] synthesizing module 'xlclockdriver' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/xlclockdriver_rd.v:22]
	Parameter log_2_period bound to: 32'sb00000000000000000000000000000001 
	Parameter period bound to: 32'sb00000000000000000000000000000001 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter pipeline_regs bound to: 32'sb00000000000000000000000000000101 
	Parameter max_pipeline_regs bound to: 32'sb00000000000000000000000000001000 
	Parameter num_pipeline_regs bound to: 32'sb00000000000000000000000000000101 
	Parameter factor bound to: 32'sb00000000000000000000000000000101 
	Parameter rem_pipeline_regs bound to: 32'sb00000000000000000000000000000001 
	Parameter trunc_period bound to: 1'b1 
	Parameter period_floor bound to: 32'sb00000000000000000000000000000010 
	Parameter power_of_2_counter bound to: 32'sb00000000000000000000000000000001 
	Parameter cnt_width bound to: 32'sb00000000000000000000000000000001 
	Parameter clk_for_ce_pulse_minus1 bound to: 1'b0 
	Parameter clk_for_ce_pulse_minus2 bound to: 1'b0 
	Parameter clk_for_ce_pulse_minus_regs bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'synth_reg_w_init' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:3]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_reg_w_init' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:45]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter init_index_val bound to: 1'b0 
	Parameter result bound to: 1'b0 
	Parameter init_const bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Apps/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (1#1) [D:/Apps/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'single_reg_w_init' (2#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:45]
INFO: [Synth 8-6155] done synthesizing module 'synth_reg_w_init' (3#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:3]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/xlclockdriver_rd.v:79]
INFO: [Synth 8-6155] done synthesizing module 'xlclockdriver' (4#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/xlclockdriver_rd.v:22]
WARNING: [Synth 8-350] instance 'clockdriver' of module 'xlclockdriver' requires 7 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:17139]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_default_clock_driver' (5#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:17128]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_struct' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:16369]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_white_gaussian_noise_generator' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:16290]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_box_muller1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:3986]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_f' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2650]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_iszero' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:7]
INFO: [Synth 8-6157] synthesizing module 'sysgen_constant_b9a6156492' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1430]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_constant_b9a6156492' (6#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1430]
INFO: [Synth 8-6157] synthesizing module 'sysgen_relational_59e1a5e0ee' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1438]
	Parameter const_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sysgen_relational_59e1a5e0ee' (7#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1438]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_iszero' (8#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:7]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_iszero1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:39]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_iszero1' (9#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:39]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_iszero2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:71]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_iszero2' (10#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:71]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_iszero3' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:103]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_iszero3' (11#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:103]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_lfsr_17_2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:475]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:181]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:135]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i0 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter core_addr_width bound to: 1 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/synth/awgn_inv_mapping_c_shift_ram_v12_0_i0.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/synth/awgn_inv_mapping_c_shift_ram_v12_0_i0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i0' (16#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/synth/awgn_inv_mapping_c_shift_ram_v12_0_i0.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr' (17#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6157] synthesizing module 'sysgen_constant_1615f209c7' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1547]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_constant_1615f209c7' (18#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1547]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x0' (19#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:135]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xlregister' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1522]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'synth_reg_w_init__parameterized0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:3]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_reg_w_init__parameterized0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:45]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter init_index_val bound to: 1'b0 
	Parameter result bound to: 1'b0 
	Parameter init_const bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'single_reg_w_init__parameterized0' (19#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:45]
INFO: [Synth 8-6155] done synthesizing module 'synth_reg_w_init__parameterized0' (19#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xlregister' (20#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1522]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x1' (21#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:181]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x5' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:266]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:220]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i1 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i1/synth/awgn_inv_mapping_c_shift_ram_v12_0_i1.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i1.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i1/synth/awgn_inv_mapping_c_shift_ram_v12_0_i1.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i1' (22#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i1/synth/awgn_inv_mapping_c_shift_ram_v12_0_i1.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized0' (22#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6157] synthesizing module 'sysgen_constant_c1cfb339a5' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1555]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_constant_c1cfb339a5' (23#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1555]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x1' (24#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:220]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x5' (25#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:266]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x6' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:351]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:305]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i2 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter core_addr_width bound to: 1 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i2/synth/awgn_inv_mapping_c_shift_ram_v12_0_i2.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i2.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i2/synth/awgn_inv_mapping_c_shift_ram_v12_0_i2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i2' (26#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i2/synth/awgn_inv_mapping_c_shift_ram_v12_0_i2.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized1' (26#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x2' (27#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:305]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xlregister__parameterized0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1522]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'synth_reg_w_init__parameterized1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:3]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_reg_w_init__parameterized1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:45]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter init_index_val bound to: 1'b0 
	Parameter result bound to: 1'b0 
	Parameter init_const bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'FDSE' [D:/Apps/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4107]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (28#1) [D:/Apps/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4107]
INFO: [Synth 8-6155] done synthesizing module 'single_reg_w_init__parameterized1' (28#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:45]
INFO: [Synth 8-6155] done synthesizing module 'synth_reg_w_init__parameterized1' (28#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xlregister__parameterized0' (28#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1522]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x6' (29#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:351]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x7' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:436]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x3' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:390]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x3' (30#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:390]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x7' (31#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:436]
INFO: [Synth 8-6157] synthesizing module 'sysgen_concat_abf9b6abac' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1474]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_concat_abf9b6abac' (32#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1474]
INFO: [Synth 8-6157] synthesizing module 'sysgen_concat_3629488a21' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1490]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_concat_3629488a21' (33#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1490]
INFO: [Synth 8-6157] synthesizing module 'sysgen_logical_d6322d1dc5' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1506]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_logical_d6322d1dc5' (34#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1506]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_lfsr_17_2' (35#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:475]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_lfsr_25_1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:978]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:684]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x4' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:638]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i3 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i3' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i3/synth/awgn_inv_mapping_c_shift_ram_v12_0_i3.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i3.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i3/synth/awgn_inv_mapping_c_shift_ram_v12_0_i3.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i3' (36#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i3/synth/awgn_inv_mapping_c_shift_ram_v12_0_i3.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized2' (36#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6157] synthesizing module 'sysgen_constant_8cc61d9c49' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1563]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_constant_8cc61d9c49' (37#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1563]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x4' (38#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:638]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x2' (39#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:684]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x8' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:769]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x5' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:723]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized3' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i4 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i4' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i4/synth/awgn_inv_mapping_c_shift_ram_v12_0_i4.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i4.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i4/synth/awgn_inv_mapping_c_shift_ram_v12_0_i4.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i4' (40#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i4/synth/awgn_inv_mapping_c_shift_ram_v12_0_i4.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized3' (40#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6157] synthesizing module 'sysgen_constant_5c1606a759' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1571]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_constant_5c1606a759' (41#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1571]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x5' (42#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:723]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x8' (43#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:769]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x9' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:854]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x6' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:808]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized4' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i5 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i5' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i5/synth/awgn_inv_mapping_c_shift_ram_v12_0_i5.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i5.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i5/synth/awgn_inv_mapping_c_shift_ram_v12_0_i5.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i5' (44#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i5/synth/awgn_inv_mapping_c_shift_ram_v12_0_i5.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized4' (44#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x6' (45#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:808]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x9' (46#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:854]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x10' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:939]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x7' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:893]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized5' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i6 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i6' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i6/synth/awgn_inv_mapping_c_shift_ram_v12_0_i6.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i6.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i6/synth/awgn_inv_mapping_c_shift_ram_v12_0_i6.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i6' (47#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i6/synth/awgn_inv_mapping_c_shift_ram_v12_0_i6.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized5' (47#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x7' (48#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:893]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x10' (49#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:939]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_lfsr_25_1' (50#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:978]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_lfsr_29_2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1481]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x11' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1187]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x8' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1141]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized6' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i7 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i7' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i7/synth/awgn_inv_mapping_c_shift_ram_v12_0_i7.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i7.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i7/synth/awgn_inv_mapping_c_shift_ram_v12_0_i7.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i7' (51#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i7/synth/awgn_inv_mapping_c_shift_ram_v12_0_i7.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized6' (51#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6157] synthesizing module 'sysgen_constant_eabba7ea2a' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_constant_eabba7ea2a' (52#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x8' (53#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1141]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x11' (54#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1187]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1272]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x9' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1226]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized7' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i8 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i8' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i8/synth/awgn_inv_mapping_c_shift_ram_v12_0_i8.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i8.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i8/synth/awgn_inv_mapping_c_shift_ram_v12_0_i8.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i8' (55#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i8/synth/awgn_inv_mapping_c_shift_ram_v12_0_i8.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized7' (55#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x9' (56#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1226]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x12' (57#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1272]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x13' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1357]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1311]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized8' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i9 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i9' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i9/synth/awgn_inv_mapping_c_shift_ram_v12_0_i9.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i9.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i9/synth/awgn_inv_mapping_c_shift_ram_v12_0_i9.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i9' (58#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i9/synth/awgn_inv_mapping_c_shift_ram_v12_0_i9.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized8' (58#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr' (59#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x13' (60#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1357]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x14' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1442]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x10' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1396]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized9' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i10 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i10' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i10/synth/awgn_inv_mapping_c_shift_ram_v12_0_i10.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i10.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i10/synth/awgn_inv_mapping_c_shift_ram_v12_0_i10.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i10' (61#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i10/synth/awgn_inv_mapping_c_shift_ram_v12_0_i10.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized9' (61#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x10' (62#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1396]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x14' (63#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1442]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_lfsr_29_2' (64#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1481]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_lfsr_31_2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1984]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x17' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1690]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x11' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1644]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized10' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i11 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i11' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i11/synth/awgn_inv_mapping_c_shift_ram_v12_0_i11.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i11.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i11/synth/awgn_inv_mapping_c_shift_ram_v12_0_i11.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i11' (65#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i11/synth/awgn_inv_mapping_c_shift_ram_v12_0_i11.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized10' (65#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x11' (66#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1644]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x17' (67#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1690]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x18' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1775]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1729]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized11' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i12 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i12/synth/awgn_inv_mapping_c_shift_ram_v12_0_i12.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i12.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i12/synth/awgn_inv_mapping_c_shift_ram_v12_0_i12.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i12' (68#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i12/synth/awgn_inv_mapping_c_shift_ram_v12_0_i12.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized11' (68#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x12' (69#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1729]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x18' (70#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1775]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x19' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1860]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x13' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1814]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x13' (71#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1814]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x19' (72#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1860]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x15' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1945]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x14' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1899]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x14' (73#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1899]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x15' (74#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1945]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_lfsr_31_2' (75#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:1984]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_lfsr_41_2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2487]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x20' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2193]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x15' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2147]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i13 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i13' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i13/synth/awgn_inv_mapping_c_shift_ram_v12_0_i13.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i13.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i13/synth/awgn_inv_mapping_c_shift_ram_v12_0_i13.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i13' (76#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i13/synth/awgn_inv_mapping_c_shift_ram_v12_0_i13.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized12' (76#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6157] synthesizing module 'sysgen_constant_4e25e5e193' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1587]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_constant_4e25e5e193' (77#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1587]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x15' (78#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2147]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x20' (79#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2193]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x21' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2278]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x16' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2232]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized13' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i14 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter core_addr_width bound to: 4 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i14' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i14/synth/awgn_inv_mapping_c_shift_ram_v12_0_i14.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 9 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i14.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i14/synth/awgn_inv_mapping_c_shift_ram_v12_0_i14.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i14' (80#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i14/synth/awgn_inv_mapping_c_shift_ram_v12_0_i14.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized13' (80#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6157] synthesizing module 'sysgen_constant_c0ef916d80' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1595]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_constant_c0ef916d80' (81#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1595]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x16' (82#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x21' (83#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2278]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x22' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2363]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x17' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2317]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized14' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i15 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i15' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i15/synth/awgn_inv_mapping_c_shift_ram_v12_0_i15.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i15.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i15/synth/awgn_inv_mapping_c_shift_ram_v12_0_i15.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i15' (84#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i15/synth/awgn_inv_mapping_c_shift_ram_v12_0_i15.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized14' (84#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x17' (85#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2317]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x22' (86#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2363]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_x23' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2448]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_asr_x18' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2402]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized15' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i16 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i16' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i16/synth/awgn_inv_mapping_c_shift_ram_v12_0_i16.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i16.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i16/synth/awgn_inv_mapping_c_shift_ram_v12_0_i16.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i16' (87#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i16/synth/awgn_inv_mapping_c_shift_ram_v12_0_i16.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xladdrsr__parameterized15' (87#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_asr_x18' (88#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2402]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_x23' (89#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2448]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_lfsr_41_2' (90#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:2487]
INFO: [Synth 8-6157] synthesizing module 'sysgen_concat_2449472859' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1280]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_concat_2449472859' (91#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1280]
INFO: [Synth 8-6157] synthesizing module 'sysgen_concat_dbc406824f' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1296]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_concat_dbc406824f' (92#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1296]
INFO: [Synth 8-6157] synthesizing module 'sysgen_concat_5145fd7b59' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1312]
INFO: [Synth 8-6155] done synthesizing module 'sysgen_concat_5145fd7b59' (93#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1312]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_xldelay' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1328]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter width bound to: 9 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 9 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter complete_num_srlc33es bound to: 0 - type: integer 
	Parameter remaining_latency bound to: 2 - type: integer 
	Parameter temp_num_srlc33es bound to: 1 - type: integer 
	Parameter num_srlc33es bound to: 1 - type: integer 
	Parameter width bound to: 9 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter a bound to: 6'sb000000 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (94#1) [D:/Apps/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDE' (95#1) [D:/Apps/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3872]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
INFO: [Synth 8-6155] done synthesizing module 'srlc33e' (96#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:60]
INFO: [Synth 8-6155] done synthesizing module 'synth_reg' (97#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:94]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xldelay' (98#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1328]
	Parameter const_value bound to: 9'b000000000 
INFO: [Synth 8-6155] done synthesizing module 'sysgen_mux_8ec07b287d' (99#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1358]
	Parameter core_name0 bound to: awgn_inv_mapping_dist_mem_gen_i0 - type: string 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter c_width bound to: 9 - type: integer 
	Parameter c_address_width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_dist_mem_gen_i0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i0/synth/awgn_inv_mapping_dist_mem_gen_i0.vhd:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_dist_mem_gen_i0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i0/synth/awgn_inv_mapping_dist_mem_gen_i0.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_dist_mem_gen_i0' (103#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i0/synth/awgn_inv_mapping_dist_mem_gen_i0.vhd:68]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:2810]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_xlsprom_dist' (104#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:2793]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter core_name0 bound to: awgn_inv_mapping_dist_mem_gen_i1 - type: string 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter c_width bound to: 9 - type: integer 
	Parameter c_address_width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_dist_mem_gen_i1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i1/synth/awgn_inv_mapping_dist_mem_gen_i1.vhd:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_dist_mem_gen_i1.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i1/synth/awgn_inv_mapping_dist_mem_gen_i1.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_dist_mem_gen_i1' (105#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i1/synth/awgn_inv_mapping_dist_mem_gen_i1.vhd:68]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:2810]
	Parameter core_name0 bound to: awgn_inv_mapping_dist_mem_gen_i2 - type: string 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter c_width bound to: 9 - type: integer 
	Parameter c_address_width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_dist_mem_gen_i2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i2/synth/awgn_inv_mapping_dist_mem_gen_i2.vhd:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_dist_mem_gen_i2.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i2/synth/awgn_inv_mapping_dist_mem_gen_i2.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_dist_mem_gen_i2' (106#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i2/synth/awgn_inv_mapping_dist_mem_gen_i2.vhd:68]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:2810]
	Parameter core_name0 bound to: awgn_inv_mapping_dist_mem_gen_i3 - type: string 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter c_width bound to: 9 - type: integer 
	Parameter c_address_width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_dist_mem_gen_i3' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i3/synth/awgn_inv_mapping_dist_mem_gen_i3.vhd:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_dist_mem_gen_i3.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i3/synth/awgn_inv_mapping_dist_mem_gen_i3.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_dist_mem_gen_i3' (107#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i3/synth/awgn_inv_mapping_dist_mem_gen_i3.vhd:68]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:2810]
	Parameter core_name0 bound to: awgn_inv_mapping_dist_mem_gen_i4 - type: string 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter c_width bound to: 9 - type: integer 
	Parameter c_address_width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_dist_mem_gen_i4' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i4/synth/awgn_inv_mapping_dist_mem_gen_i4.vhd:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_dist_mem_gen_i4.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i4/synth/awgn_inv_mapping_dist_mem_gen_i4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_dist_mem_gen_i4' (108#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_dist_mem_gen_i4/synth/awgn_inv_mapping_dist_mem_gen_i4.vhd:68]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:2810]
	Parameter core_name0 bound to: awgn_inv_mapping_blk_mem_gen_i0 - type: string 
	Parameter latency bound to: 1 - type: integer 
	Parameter c_width bound to: 3 - type: integer 
	Parameter c_address_width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_blk_mem_gen_i0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_blk_mem_gen_i0/synth/awgn_inv_mapping_blk_mem_gen_i0.vhd:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: awgn_inv_mapping_blk_mem_gen_i0.mif - type: string 
	Parameter C_INIT_FILE bound to: awgn_inv_mapping_blk_mem_gen_i0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 3 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 3 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 3 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 3 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.1688 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_blk_mem_gen_i0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_blk_mem_gen_i0/synth/awgn_inv_mapping_blk_mem_gen_i0.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_blk_mem_gen_i0' (117#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_blk_mem_gen_i0/synth/awgn_inv_mapping_blk_mem_gen_i0.vhd:68]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i17 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i17' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i17/synth/awgn_inv_mapping_c_shift_ram_v12_0_i17.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i17.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i17/synth/awgn_inv_mapping_c_shift_ram_v12_0_i17.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i17' (120#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i17/synth/awgn_inv_mapping_c_shift_ram_v12_0_i17.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i18 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i18' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i18/synth/awgn_inv_mapping_c_shift_ram_v12_0_i18.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i18.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i18/synth/awgn_inv_mapping_c_shift_ram_v12_0_i18.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i18' (123#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i18/synth/awgn_inv_mapping_c_shift_ram_v12_0_i18.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i19 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i19' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i19/synth/awgn_inv_mapping_c_shift_ram_v12_0_i19.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i19.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i19/synth/awgn_inv_mapping_c_shift_ram_v12_0_i19.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i19' (126#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i19/synth/awgn_inv_mapping_c_shift_ram_v12_0_i19.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i20 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i20' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i20/synth/awgn_inv_mapping_c_shift_ram_v12_0_i20.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i20.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i20/synth/awgn_inv_mapping_c_shift_ram_v12_0_i20.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i20' (131#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i20/synth/awgn_inv_mapping_c_shift_ram_v12_0_i20.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i21 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i21' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i21/synth/awgn_inv_mapping_c_shift_ram_v12_0_i21.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i21.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i21/synth/awgn_inv_mapping_c_shift_ram_v12_0_i21.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i21' (136#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i21/synth/awgn_inv_mapping_c_shift_ram_v12_0_i21.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i22 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i22' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i22/synth/awgn_inv_mapping_c_shift_ram_v12_0_i22.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i22.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i22/synth/awgn_inv_mapping_c_shift_ram_v12_0_i22.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i22' (139#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i22/synth/awgn_inv_mapping_c_shift_ram_v12_0_i22.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter width bound to: 10 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter complete_num_srlc33es bound to: 0 - type: integer 
	Parameter remaining_latency bound to: 3 - type: integer 
	Parameter temp_num_srlc33es bound to: 1 - type: integer 
	Parameter num_srlc33es bound to: 1 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter a bound to: 6'sb000001 
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
	Parameter core_name0 bound to: awgn_inv_mapping_blk_mem_gen_i1 - type: string 
	Parameter latency bound to: 1 - type: integer 
	Parameter c_width bound to: 10 - type: integer 
	Parameter c_address_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_blk_mem_gen_i1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_blk_mem_gen_i1/synth/awgn_inv_mapping_blk_mem_gen_i1.vhd:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: awgn_inv_mapping_blk_mem_gen_i1.mif - type: string 
	Parameter C_INIT_FILE bound to: awgn_inv_mapping_blk_mem_gen_i1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 10 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 10 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 10 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 10 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.459999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_blk_mem_gen_i0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_blk_mem_gen_i1/synth/awgn_inv_mapping_blk_mem_gen_i1.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_blk_mem_gen_i1' (144#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_blk_mem_gen_i1/synth/awgn_inv_mapping_blk_mem_gen_i1.vhd:68]
	Parameter din_width bound to: 19 - type: integer 
	Parameter din_bin_pt bound to: 15 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 6 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter old_width bound to: 19 - type: integer 
	Parameter old_bin_pt bound to: 15 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 10 - type: integer 
	Parameter new_bin_pt bound to: 6 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000010101 
	Parameter fp_bin_pt bound to: 15 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000001100 
	Parameter q_bin_pt bound to: 6 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000010101 
	Parameter old_bin_pt bound to: 15 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000001100 
	Parameter new_bin_pt bound to: 6 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000001001 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000001001 
	Parameter right_of_dp_2 bound to: 32'sb00000000000000000000000000000111 
	Parameter right_of_dp_1 bound to: 32'sb00000000000000000000000000001000 
	Parameter old_width bound to: 32'sb00000000000000000000000000001100 
	Parameter new_width bound to: 32'sb00000000000000000000000000001100 
	Parameter old_width bound to: 32'sb00000000000000000000000000001100 
	Parameter old_bin_pt bound to: 6 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 10 - type: integer 
	Parameter new_bin_pt bound to: 6 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000001100 
	Parameter old_bin_pt bound to: 6 - type: integer 
	Parameter new_width bound to: 10 - type: integer 
	Parameter new_bin_pt bound to: 6 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 19 - type: integer 
	Parameter old_bin_pt bound to: 15 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000010101 
	Parameter new_bin_pt bound to: 15 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter width bound to: 10 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter complete_num_srlc33es bound to: 0 - type: integer 
	Parameter remaining_latency bound to: 2 - type: integer 
	Parameter temp_num_srlc33es bound to: 1 - type: integer 
	Parameter num_srlc33es bound to: 1 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter a bound to: 6'sb000000 
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/synth_reg.v:76]
	Parameter core_name0 bound to: awgn_inv_mapping_mult_gen_v12_0_i3 - type: string 
	Parameter a_width bound to: 9 - type: integer 
	Parameter a_bin_pt bound to: 7 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 10 - type: integer 
	Parameter b_bin_pt bound to: 8 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 19 - type: integer 
	Parameter p_bin_pt bound to: 15 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 9 - type: integer 
	Parameter c_b_width bound to: 10 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_baat bound to: 9 - type: integer 
	Parameter oversample bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_mult_gen_v12_0_i3' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i3/synth/awgn_inv_mapping_mult_gen_v12_0_i3.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i3/synth/awgn_inv_mapping_mult_gen_v12_0_i3.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i3/synth/awgn_inv_mapping_mult_gen_v12_0_i3.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 10 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 18 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i3/synth/awgn_inv_mapping_mult_gen_v12_0_i3.vhd:127]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_mult_gen_v12_0_i3' (157#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i3/synth/awgn_inv_mapping_mult_gen_v12_0_i3.vhd:70]
	Parameter old_width bound to: 9 - type: integer 
	Parameter new_width bound to: 9 - type: integer 
	Parameter old_width bound to: 10 - type: integer 
	Parameter new_width bound to: 10 - type: integer 
	Parameter old_width bound to: 19 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000001111 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter new_bin_pt bound to: 15 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000010101 
	Parameter fp_bin_pt bound to: 32'sb00000000000000000000000000001111 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000010101 
	Parameter q_bin_pt bound to: 15 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000010101 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000001111 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000010101 
	Parameter new_bin_pt bound to: 15 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 32'sb00000000000000000000000000010101 
	Parameter new_width bound to: 32'sb00000000000000000000000000010101 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000010101 
	Parameter new_width bound to: 32'sb00000000000000000000000000010101 
	Parameter old_width bound to: 32'sb00000000000000000000000000010101 
	Parameter old_bin_pt bound to: 15 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter new_bin_pt bound to: 15 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000010101 
	Parameter old_bin_pt bound to: 15 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter new_bin_pt bound to: 15 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i23 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter core_addr_width bound to: 1 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i23' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i23/synth/awgn_inv_mapping_c_shift_ram_v12_0_i23.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i23.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i23/synth/awgn_inv_mapping_c_shift_ram_v12_0_i23.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i23' (167#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i23/synth/awgn_inv_mapping_c_shift_ram_v12_0_i23.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i24 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i24' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i24/synth/awgn_inv_mapping_c_shift_ram_v12_0_i24.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i24.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i24/synth/awgn_inv_mapping_c_shift_ram_v12_0_i24.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i24' (170#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i24/synth/awgn_inv_mapping_c_shift_ram_v12_0_i24.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i25 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter core_addr_width bound to: 1 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i25' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i25/synth/awgn_inv_mapping_c_shift_ram_v12_0_i25.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i25.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i25/synth/awgn_inv_mapping_c_shift_ram_v12_0_i25.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i25' (173#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i25/synth/awgn_inv_mapping_c_shift_ram_v12_0_i25.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i26 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i26' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i26/synth/awgn_inv_mapping_c_shift_ram_v12_0_i26.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i26.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i26/synth/awgn_inv_mapping_c_shift_ram_v12_0_i26.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i26' (181#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i26/synth/awgn_inv_mapping_c_shift_ram_v12_0_i26.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i27 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i27' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i27/synth/awgn_inv_mapping_c_shift_ram_v12_0_i27.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i27.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i27/synth/awgn_inv_mapping_c_shift_ram_v12_0_i27.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i27' (186#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i27/synth/awgn_inv_mapping_c_shift_ram_v12_0_i27.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i28 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i28' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i28/synth/awgn_inv_mapping_c_shift_ram_v12_0_i28.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i28.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i28/synth/awgn_inv_mapping_c_shift_ram_v12_0_i28.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i28' (190#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i28/synth/awgn_inv_mapping_c_shift_ram_v12_0_i28.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i29 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i29' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i29/synth/awgn_inv_mapping_c_shift_ram_v12_0_i29.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i29.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i29/synth/awgn_inv_mapping_c_shift_ram_v12_0_i29.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i29' (193#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i29/synth/awgn_inv_mapping_c_shift_ram_v12_0_i29.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i30 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i30' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i30/synth/awgn_inv_mapping_c_shift_ram_v12_0_i30.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i30.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i30/synth/awgn_inv_mapping_c_shift_ram_v12_0_i30.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i30' (196#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i30/synth/awgn_inv_mapping_c_shift_ram_v12_0_i30.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i31 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i31' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i31/synth/awgn_inv_mapping_c_shift_ram_v12_0_i31.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i31.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i31/synth/awgn_inv_mapping_c_shift_ram_v12_0_i31.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i31' (199#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i31/synth/awgn_inv_mapping_c_shift_ram_v12_0_i31.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i32 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i32' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i32/synth/awgn_inv_mapping_c_shift_ram_v12_0_i32.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i32.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i32/synth/awgn_inv_mapping_c_shift_ram_v12_0_i32.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i32' (203#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i32/synth/awgn_inv_mapping_c_shift_ram_v12_0_i32.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i33 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i33' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i33/synth/awgn_inv_mapping_c_shift_ram_v12_0_i33.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i33.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i33/synth/awgn_inv_mapping_c_shift_ram_v12_0_i33.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i33' (206#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i33/synth/awgn_inv_mapping_c_shift_ram_v12_0_i33.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i34 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i34' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i34/synth/awgn_inv_mapping_c_shift_ram_v12_0_i34.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i34.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i34/synth/awgn_inv_mapping_c_shift_ram_v12_0_i34.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i34' (214#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i34/synth/awgn_inv_mapping_c_shift_ram_v12_0_i34.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i35 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter core_addr_width bound to: 4 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i35' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i35/synth/awgn_inv_mapping_c_shift_ram_v12_0_i35.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 9 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i35.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i35/synth/awgn_inv_mapping_c_shift_ram_v12_0_i35.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i35' (217#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i35/synth/awgn_inv_mapping_c_shift_ram_v12_0_i35.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i36 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i36' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i36/synth/awgn_inv_mapping_c_shift_ram_v12_0_i36.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i36.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i36/synth/awgn_inv_mapping_c_shift_ram_v12_0_i36.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i36' (220#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i36/synth/awgn_inv_mapping_c_shift_ram_v12_0_i36.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i37 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i37' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i37/synth/awgn_inv_mapping_c_shift_ram_v12_0_i37.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i37.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i37/synth/awgn_inv_mapping_c_shift_ram_v12_0_i37.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i37' (223#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i37/synth/awgn_inv_mapping_c_shift_ram_v12_0_i37.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i38 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i38' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i38/synth/awgn_inv_mapping_c_shift_ram_v12_0_i38.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i38.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i38/synth/awgn_inv_mapping_c_shift_ram_v12_0_i38.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i38' (232#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i38/synth/awgn_inv_mapping_c_shift_ram_v12_0_i38.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i39 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i39' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i39/synth/awgn_inv_mapping_c_shift_ram_v12_0_i39.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i39.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i39/synth/awgn_inv_mapping_c_shift_ram_v12_0_i39.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i39' (237#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i39/synth/awgn_inv_mapping_c_shift_ram_v12_0_i39.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i40 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i40' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i40/synth/awgn_inv_mapping_c_shift_ram_v12_0_i40.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i40.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i40/synth/awgn_inv_mapping_c_shift_ram_v12_0_i40.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i40' (240#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i40/synth/awgn_inv_mapping_c_shift_ram_v12_0_i40.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i41 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i41' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i41/synth/awgn_inv_mapping_c_shift_ram_v12_0_i41.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i41.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i41/synth/awgn_inv_mapping_c_shift_ram_v12_0_i41.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i41' (243#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i41/synth/awgn_inv_mapping_c_shift_ram_v12_0_i41.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i42 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i42' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i42/synth/awgn_inv_mapping_c_shift_ram_v12_0_i42.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i42.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i42/synth/awgn_inv_mapping_c_shift_ram_v12_0_i42.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i42' (246#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i42/synth/awgn_inv_mapping_c_shift_ram_v12_0_i42.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i43 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i43' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i43/synth/awgn_inv_mapping_c_shift_ram_v12_0_i43.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i43.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i43/synth/awgn_inv_mapping_c_shift_ram_v12_0_i43.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i43' (267#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i43/synth/awgn_inv_mapping_c_shift_ram_v12_0_i43.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i44 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i44' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i44/synth/awgn_inv_mapping_c_shift_ram_v12_0_i44.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i44.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i44/synth/awgn_inv_mapping_c_shift_ram_v12_0_i44.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i44' (270#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i44/synth/awgn_inv_mapping_c_shift_ram_v12_0_i44.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i45 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i45' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i45/synth/awgn_inv_mapping_c_shift_ram_v12_0_i45.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i45.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i45/synth/awgn_inv_mapping_c_shift_ram_v12_0_i45.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i45' (276#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i45/synth/awgn_inv_mapping_c_shift_ram_v12_0_i45.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i46 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i46' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i46/synth/awgn_inv_mapping_c_shift_ram_v12_0_i46.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i46.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i46/synth/awgn_inv_mapping_c_shift_ram_v12_0_i46.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i46' (279#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i46/synth/awgn_inv_mapping_c_shift_ram_v12_0_i46.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i47 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i47' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i47/synth/awgn_inv_mapping_c_shift_ram_v12_0_i47.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i47.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i47/synth/awgn_inv_mapping_c_shift_ram_v12_0_i47.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i47' (284#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i47/synth/awgn_inv_mapping_c_shift_ram_v12_0_i47.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i48 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i48' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i48/synth/awgn_inv_mapping_c_shift_ram_v12_0_i48.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i48.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i48/synth/awgn_inv_mapping_c_shift_ram_v12_0_i48.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i48' (288#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i48/synth/awgn_inv_mapping_c_shift_ram_v12_0_i48.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i49 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i49' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i49/synth/awgn_inv_mapping_c_shift_ram_v12_0_i49.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i49.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i49/synth/awgn_inv_mapping_c_shift_ram_v12_0_i49.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i49' (291#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i49/synth/awgn_inv_mapping_c_shift_ram_v12_0_i49.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i50 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i50' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i50/synth/awgn_inv_mapping_c_shift_ram_v12_0_i50.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i50.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i50/synth/awgn_inv_mapping_c_shift_ram_v12_0_i50.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i50' (299#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i50/synth/awgn_inv_mapping_c_shift_ram_v12_0_i50.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i51 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter core_addr_width bound to: 4 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i51' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i51/synth/awgn_inv_mapping_c_shift_ram_v12_0_i51.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 9 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i51.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i51/synth/awgn_inv_mapping_c_shift_ram_v12_0_i51.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i51' (302#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i51/synth/awgn_inv_mapping_c_shift_ram_v12_0_i51.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i52 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i52' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i52/synth/awgn_inv_mapping_c_shift_ram_v12_0_i52.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i52.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i52/synth/awgn_inv_mapping_c_shift_ram_v12_0_i52.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i52' (305#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i52/synth/awgn_inv_mapping_c_shift_ram_v12_0_i52.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i53 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i53' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i53/synth/awgn_inv_mapping_c_shift_ram_v12_0_i53.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i53.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i53/synth/awgn_inv_mapping_c_shift_ram_v12_0_i53.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i53' (308#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i53/synth/awgn_inv_mapping_c_shift_ram_v12_0_i53.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i54 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i54' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i54/synth/awgn_inv_mapping_c_shift_ram_v12_0_i54.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i54.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i54/synth/awgn_inv_mapping_c_shift_ram_v12_0_i54.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i54' (347#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i54/synth/awgn_inv_mapping_c_shift_ram_v12_0_i54.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i55 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i55' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i55/synth/awgn_inv_mapping_c_shift_ram_v12_0_i55.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i55.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i55/synth/awgn_inv_mapping_c_shift_ram_v12_0_i55.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i55' (355#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i55/synth/awgn_inv_mapping_c_shift_ram_v12_0_i55.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i56 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i56' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i56/synth/awgn_inv_mapping_c_shift_ram_v12_0_i56.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i56.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i56/synth/awgn_inv_mapping_c_shift_ram_v12_0_i56.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i56' (358#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i56/synth/awgn_inv_mapping_c_shift_ram_v12_0_i56.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i57 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i57' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i57/synth/awgn_inv_mapping_c_shift_ram_v12_0_i57.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i57.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i57/synth/awgn_inv_mapping_c_shift_ram_v12_0_i57.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i57' (375#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i57/synth/awgn_inv_mapping_c_shift_ram_v12_0_i57.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i58 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter core_addr_width bound to: 4 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i58' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i58/synth/awgn_inv_mapping_c_shift_ram_v12_0_i58.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 9 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i58.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i58/synth/awgn_inv_mapping_c_shift_ram_v12_0_i58.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i58' (378#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i58/synth/awgn_inv_mapping_c_shift_ram_v12_0_i58.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i59 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i59' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i59/synth/awgn_inv_mapping_c_shift_ram_v12_0_i59.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i59.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i59/synth/awgn_inv_mapping_c_shift_ram_v12_0_i59.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i59' (381#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i59/synth/awgn_inv_mapping_c_shift_ram_v12_0_i59.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i60 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter core_addr_width bound to: 3 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i60' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i60/synth/awgn_inv_mapping_c_shift_ram_v12_0_i60.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i60.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i60/synth/awgn_inv_mapping_c_shift_ram_v12_0_i60.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i60' (384#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i60/synth/awgn_inv_mapping_c_shift_ram_v12_0_i60.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter core_name0 bound to: awgn_inv_mapping_c_shift_ram_v12_0_i61 - type: string 
	Parameter addr_arith bound to: 1 - type: integer 
	Parameter addr_bin_pt bound to: 0 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter core_addr_width bound to: 2 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_width bound to: 1 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter uid bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i61' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i61/synth/awgn_inv_mapping_c_shift_ram_v12_0_i61.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 1 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 0 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: awgn_inv_mapping_c_shift_ram_v12_0_i61.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i61/synth/awgn_inv_mapping_c_shift_ram_v12_0_i61.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_shift_ram_v12_0_i61' (389#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_shift_ram_v12_0_i61/synth/awgn_inv_mapping_c_shift_ram_v12_0_i61.vhd:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1646]
	Parameter width bound to: 10 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter complete_num_srlc33es bound to: 0 - type: integer 
	Parameter remaining_latency bound to: 1 - type: integer 
	Parameter temp_num_srlc33es bound to: 1 - type: integer 
	Parameter num_srlc33es bound to: 1 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter a bound to: 6'sb111111 
	Parameter const_value bound to: 11'sb00000000000 
	Parameter const_value_x_000000 bound to: 1'b0 
	Parameter const_value_x_000001 bound to: 1'b0 
	Parameter const_value_x_000002 bound to: 1'b1 
	Parameter const_value_x_000003 bound to: 1'b0 
	Parameter const_value_x_000004 bound to: 1'b0 
	Parameter const_value_x_000005 bound to: 1'b0 
	Parameter const_value_x_000006 bound to: 1'b0 
	Parameter const_value_x_000007 bound to: 3'b000 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter init_index_val bound to: 1'b0 
	Parameter result bound to: 3'b000 
	Parameter init_const bound to: 3'b010 
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1094]
	Parameter const_value bound to: 12'sb000000000000 
	Parameter const_value_x_000000 bound to: 1'b0 
	Parameter const_value_x_000001 bound to: 1'b0 
	Parameter const_value_x_000002 bound to: 1'b1 
	Parameter const_value_x_000003 bound to: 1'b0 
	Parameter const_value_x_000004 bound to: 1'b0 
	Parameter const_value_x_000005 bound to: 1'b0 
	Parameter const_value_x_000006 bound to: 1'b0 
	Parameter const_value_x_000007 bound to: 3'b000 
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping_entity_declarations.v:1173]
	Parameter core_name0 bound to: awgn_inv_mapping_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 37 - type: integer 
	Parameter a_bin_pt bound to: 32'sb00000000000000000000000000010101 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 19 - type: integer 
	Parameter b_bin_pt bound to: 32'sb00000000000000000000000000000000 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 41 - type: integer 
	Parameter s_bin_pt bound to: 21 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 41 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_has_sclr bound to: 0 - type: integer 
	Parameter c_has_ce bound to: 0 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 41 - type: integer 
	Parameter c_enable_rlocs bound to: 1 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
	Parameter full_a_width bound to: 41 - type: integer 
	Parameter full_b_width bound to: 41 - type: integer 
	Parameter full_s_bin_pt bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_addsub_v12_0_i0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_addsub_v12_0_i0/synth/awgn_inv_mapping_c_addsub_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 41 - type: integer 
	Parameter C_B_WIDTH bound to: 41 - type: integer 
	Parameter C_OUT_WIDTH bound to: 41 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_addsub_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_addsub_v12_0_i0/synth/awgn_inv_mapping_c_addsub_v12_0_i0.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_addsub_v12_0_i0' (419#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_addsub_v12_0_i0/synth/awgn_inv_mapping_c_addsub_v12_0_i0.vhd:69]
	Parameter old_width bound to: 37 - type: integer 
	Parameter delta bound to: 32'sb11111111111111111111111111101011 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 41 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000010101 
	Parameter old_width bound to: 37 - type: integer 
	Parameter new_width bound to: 41 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 37 - type: integer 
	Parameter new_width bound to: 41 - type: integer 
	Parameter old_width bound to: 19 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000010101 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 41 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000010101 
	Parameter orig_width bound to: 19 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000101000 
	Parameter pad_pos bound to: 32'sb00000000000000000000000000010100 
	Parameter old_width bound to: 32'sb00000000000000000000000000101000 
	Parameter new_width bound to: 41 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000101000 
	Parameter new_width bound to: 41 - type: integer 
	Parameter old_width bound to: 41 - type: integer 
	Parameter old_bin_pt bound to: 21 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 41 - type: integer 
	Parameter new_bin_pt bound to: 21 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000101011 
	Parameter fp_bin_pt bound to: 21 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000101011 
	Parameter q_bin_pt bound to: 21 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000101011 
	Parameter old_bin_pt bound to: 21 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000101011 
	Parameter new_bin_pt bound to: 21 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 32'sb00000000000000000000000000101011 
	Parameter new_width bound to: 32'sb00000000000000000000000000101011 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000101011 
	Parameter new_width bound to: 32'sb00000000000000000000000000101011 
	Parameter old_width bound to: 32'sb00000000000000000000000000101011 
	Parameter old_bin_pt bound to: 21 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 41 - type: integer 
	Parameter new_bin_pt bound to: 21 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000101011 
	Parameter old_bin_pt bound to: 21 - type: integer 
	Parameter new_width bound to: 41 - type: integer 
	Parameter new_bin_pt bound to: 21 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 41 - type: integer 
	Parameter old_bin_pt bound to: 21 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000101011 
	Parameter new_bin_pt bound to: 21 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-350] instance 'addsub' of module 'awgn_inv_mapping_xladdsub' requires 10 connections, but only 7 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:16493]
	Parameter core_name0 bound to: awgn_inv_mapping_c_addsub_v12_0_i1 - type: string 
	Parameter a_width bound to: 16 - type: integer 
	Parameter a_bin_pt bound to: 32'sb00000000000000000000000000000000 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 17 - type: integer 
	Parameter b_bin_pt bound to: 32'sb00000000000000000000000000000000 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 19 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 19 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_has_sclr bound to: 0 - type: integer 
	Parameter c_has_ce bound to: 0 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 19 - type: integer 
	Parameter c_enable_rlocs bound to: 1 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
	Parameter full_a_width bound to: 19 - type: integer 
	Parameter full_b_width bound to: 19 - type: integer 
	Parameter full_s_bin_pt bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_c_addsub_v12_0_i1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_addsub_v12_0_i1/synth/awgn_inv_mapping_c_addsub_v12_0_i1.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 19 - type: integer 
	Parameter C_B_WIDTH bound to: 19 - type: integer 
	Parameter C_OUT_WIDTH bound to: 19 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_addsub_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_addsub_v12_0_i1/synth/awgn_inv_mapping_c_addsub_v12_0_i1.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_c_addsub_v12_0_i1' (423#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_c_addsub_v12_0_i1/synth/awgn_inv_mapping_c_addsub_v12_0_i1.vhd:69]
	Parameter old_width bound to: 16 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000000000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 16 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 16 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter old_width bound to: 17 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000000000 
	Parameter new_arith bound to: 1 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 17 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter new_arith bound to: 1 - type: integer 
	Parameter old_width bound to: 17 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter old_width bound to: 19 - type: integer 
	Parameter old_bin_pt bound to: 0 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter new_bin_pt bound to: 0 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000010101 
	Parameter fp_bin_pt bound to: 0 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000010101 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000010101 
	Parameter old_bin_pt bound to: 0 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000010101 
	Parameter new_bin_pt bound to: 0 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 32'sb00000000000000000000000000010101 
	Parameter old_bin_pt bound to: 0 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter new_bin_pt bound to: 0 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000010101 
	Parameter old_bin_pt bound to: 0 - type: integer 
	Parameter new_width bound to: 19 - type: integer 
	Parameter new_bin_pt bound to: 0 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 19 - type: integer 
	Parameter old_bin_pt bound to: 0 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000010101 
	Parameter new_bin_pt bound to: 0 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-350] instance 'addsub1' of module 'awgn_inv_mapping_xladdsub' requires 10 connections, but only 7 given [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/77b8/hdl/awgn_inv_mapping.v:16523]
	Parameter core_name0 bound to: awgn_inv_mapping_mult_gen_v12_0_i0 - type: string 
	Parameter a_width bound to: 1 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 17 - type: integer 
	Parameter p_bin_pt bound to: 0 - type: integer 
	Parameter p_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 1 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter c_output_width bound to: 17 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_mult_gen_v12_0_i0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i0/synth/awgn_inv_mapping_mult_gen_v12_0_i0.vhd:66]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i0/synth/awgn_inv_mapping_mult_gen_v12_0_i0.vhd:69]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i0/synth/awgn_inv_mapping_mult_gen_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 1 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 16 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i0/synth/awgn_inv_mapping_mult_gen_v12_0_i0.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_mult_gen_v12_0_i0' (425#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i0/synth/awgn_inv_mapping_mult_gen_v12_0_i0.vhd:66]
	Parameter width bound to: 17 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter complete_num_srlc33es bound to: 0 - type: integer 
	Parameter remaining_latency bound to: 1 - type: integer 
	Parameter temp_num_srlc33es bound to: 1 - type: integer 
	Parameter num_srlc33es bound to: 1 - type: integer 
	Parameter width bound to: 17 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter a bound to: 6'sb111111 
	Parameter old_width bound to: 1 - type: integer 
	Parameter new_width bound to: 1 - type: integer 
	Parameter old_width bound to: 17 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000000000 
	Parameter old_arith bound to: 1 - type: integer 
	Parameter new_width bound to: 17 - type: integer 
	Parameter new_bin_pt bound to: 0 - type: integer 
	Parameter new_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000010011 
	Parameter fp_bin_pt bound to: 32'sb00000000000000000000000000000000 
	Parameter fp_arith bound to: 1 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000010011 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000010011 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000000000 
	Parameter old_arith bound to: 1 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000010011 
	Parameter new_bin_pt bound to: 0 - type: integer 
	Parameter new_arith bound to: 1 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 32'sb00000000000000000000000000010011 
	Parameter new_width bound to: 32'sb00000000000000000000000000010011 
	Parameter new_arith bound to: 1 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000010011 
	Parameter new_width bound to: 32'sb00000000000000000000000000010011 
	Parameter old_width bound to: 32'sb00000000000000000000000000010011 
	Parameter old_bin_pt bound to: 0 - type: integer 
	Parameter old_arith bound to: 1 - type: integer 
	Parameter new_width bound to: 17 - type: integer 
	Parameter new_bin_pt bound to: 0 - type: integer 
	Parameter new_arith bound to: 1 - type: integer 
	Parameter result_arith bound to: 1 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000010011 
	Parameter old_bin_pt bound to: 0 - type: integer 
	Parameter new_width bound to: 17 - type: integer 
	Parameter new_bin_pt bound to: 0 - type: integer 
	Parameter new_arith bound to: 1 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 17 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000000000 
	Parameter new_width bound to: 32'sb00000000000000000000000000010011 
	Parameter new_bin_pt bound to: 32'sb00000000000000000000000000000000 
	Parameter new_arith bound to: 1 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter core_name0 bound to: awgn_inv_mapping_mult_gen_v12_0_i1 - type: string 
	Parameter a_width bound to: 12 - type: integer 
	Parameter a_bin_pt bound to: 7 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 16 - type: integer 
	Parameter b_bin_pt bound to: 14 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 28 - type: integer 
	Parameter p_bin_pt bound to: 21 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 12 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_baat bound to: 12 - type: integer 
	Parameter oversample bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_mult_gen_v12_0_i1' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i1/synth/awgn_inv_mapping_mult_gen_v12_0_i1.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i1/synth/awgn_inv_mapping_mult_gen_v12_0_i1.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i1/synth/awgn_inv_mapping_mult_gen_v12_0_i1.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 12 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 27 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i1/synth/awgn_inv_mapping_mult_gen_v12_0_i1.vhd:127]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_mult_gen_v12_0_i1' (488#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i1/synth/awgn_inv_mapping_mult_gen_v12_0_i1.vhd:70]
	Parameter old_width bound to: 12 - type: integer 
	Parameter new_width bound to: 12 - type: integer 
	Parameter old_width bound to: 16 - type: integer 
	Parameter new_width bound to: 16 - type: integer 
	Parameter old_width bound to: 28 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000010101 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 28 - type: integer 
	Parameter new_bin_pt bound to: 21 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000011110 
	Parameter fp_bin_pt bound to: 32'sb00000000000000000000000000010101 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000011110 
	Parameter q_bin_pt bound to: 21 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000011110 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000010101 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000011110 
	Parameter new_bin_pt bound to: 21 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 32'sb00000000000000000000000000011110 
	Parameter new_width bound to: 32'sb00000000000000000000000000011110 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000011110 
	Parameter new_width bound to: 32'sb00000000000000000000000000011110 
	Parameter old_width bound to: 32'sb00000000000000000000000000011110 
	Parameter old_bin_pt bound to: 21 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 28 - type: integer 
	Parameter new_bin_pt bound to: 21 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000011110 
	Parameter old_bin_pt bound to: 21 - type: integer 
	Parameter new_width bound to: 28 - type: integer 
	Parameter new_bin_pt bound to: 21 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter old_width bound to: 28 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000010101 
	Parameter new_width bound to: 32'sb00000000000000000000000000011110 
	Parameter new_bin_pt bound to: 32'sb00000000000000000000000000010101 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter core_name0 bound to: awgn_inv_mapping_mult_gen_v12_0_i2 - type: string 
	Parameter a_width bound to: 41 - type: integer 
	Parameter a_bin_pt bound to: 21 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 18 - type: integer 
	Parameter b_bin_pt bound to: 13 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 10 - type: integer 
	Parameter p_bin_pt bound to: 4 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 41 - type: integer 
	Parameter c_b_width bound to: 18 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_baat bound to: 41 - type: integer 
	Parameter oversample bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 59 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_inv_mapping_mult_gen_v12_0_i2' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i2/synth/awgn_inv_mapping_mult_gen_v12_0_i2.vhd:67]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i2/synth/awgn_inv_mapping_mult_gen_v12_0_i2.vhd:70]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i2/synth/awgn_inv_mapping_mult_gen_v12_0_i2.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 41 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 58 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i2/synth/awgn_inv_mapping_mult_gen_v12_0_i2.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'awgn_inv_mapping_mult_gen_v12_0_i2' (489#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/awgn_inv_mapping_mult_gen_v12_0_i2/synth/awgn_inv_mapping_mult_gen_v12_0_i2.vhd:67]
	Parameter width bound to: 10 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter complete_num_srlc33es bound to: 0 - type: integer 
	Parameter remaining_latency bound to: 1 - type: integer 
	Parameter temp_num_srlc33es bound to: 1 - type: integer 
	Parameter num_srlc33es bound to: 1 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter a bound to: 6'sb111111 
	Parameter old_width bound to: 41 - type: integer 
	Parameter new_width bound to: 41 - type: integer 
	Parameter old_width bound to: 18 - type: integer 
	Parameter new_width bound to: 18 - type: integer 
	Parameter old_width bound to: 59 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000100010 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 10 - type: integer 
	Parameter new_bin_pt bound to: 4 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000111101 
	Parameter fp_bin_pt bound to: 32'sb00000000000000000000000000100010 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000011111 
	Parameter q_bin_pt bound to: 4 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000111101 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000100010 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000011111 
	Parameter new_bin_pt bound to: 4 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000011110 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000011110 
	Parameter old_width bound to: 32'sb00000000000000000000000000011111 
	Parameter new_width bound to: 32'sb00000000000000000000000000011111 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter old_width bound to: 32'sb00000000000000000000000000011111 
	Parameter new_width bound to: 32'sb00000000000000000000000000011111 
	Parameter old_width bound to: 32'sb00000000000000000000000000011111 
	Parameter old_bin_pt bound to: 4 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 10 - type: integer 
	Parameter new_bin_pt bound to: 4 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_width bound to: 32'sb00000000000000000000000000000001 
	Parameter abs_new_width bound to: 10 - type: integer 
	Parameter old_width bound to: 59 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000100010 
	Parameter new_width bound to: 32'sb00000000000000000000000000111101 
	Parameter new_bin_pt bound to: 32'sb00000000000000000000000000100010 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3331] design sysgen_mux_58c779851f has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_mux_58c779851f has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_mux_58c779851f has unconnected port clr
WARNING: [Synth 8-3331] design sysgen_mux_abc2c21306 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_mux_abc2c21306 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_mux_abc2c21306 has unconnected port clr
WARNING: [Synth 8-3331] design sysgen_mux_d3281a34b0 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_mux_d3281a34b0 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_mux_d3281a34b0 has unconnected port clr
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[29]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[28]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[27]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[26]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[25]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[24]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[23]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[22]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[21]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[20]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[19]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[18]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[17]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[16]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[15]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[14]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[13]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[12]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[11]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[10]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[9]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[8]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[7]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[6]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[5]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[4]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[3]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[2]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[1]
WARNING: [Synth 8-3331] design trunc__parameterized4 has unconnected port inp[0]
WARNING: [Synth 8-3331] design synth_reg__parameterized4 has unconnected port clr
WARNING: [Synth 8-3331] design delay_line__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized4 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[24]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[23]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[22]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[21]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[20]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[19]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[18]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[17]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[16]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[15]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[14]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[13]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[12]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[11]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[10]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[9]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[8]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[7]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[6]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[5]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[4]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[3]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[2]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[1]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port D_PORT[0]
WARNING: [Synth 8-3331] design dsp__parameterized1 has unconnected port CARRY_IN
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design awgn_inv_mapping_xlmult__parameterized1 has unconnected port core_ce
WARNING: [Synth 8-3331] design awgn_inv_mapping_xlmult__parameterized1 has unconnected port core_clr
WARNING: [Synth 8-3331] design awgn_inv_mapping_xlmult__parameterized1 has unconnected port core_clk
WARNING: [Synth 8-3331] design cast__parameterized8 has unconnected port inp[29]
WARNING: [Synth 8-3331] design cast__parameterized8 has unconnected port inp[28]
WARNING: [Synth 8-3331] design delay_line has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line has unconnected port CE
WARNING: [Synth 8-3331] design delay_line has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port C_PORT[47]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port C_PORT[46]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port C_PORT[45]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port C_PORT[44]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port C_PORT[43]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port C_PORT[42]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port C_PORT[41]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port C_PORT[40]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port C_PORT[39]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:02:55 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:02:55 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:02:55 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 423 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/constrs/awgn_inv_mapping.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/constrs/awgn_inv_mapping.xdc] for cell 'inst'
Parsing XDC File [C:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_awgn_inv_mapping_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_awgn_inv_mapping_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1970.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 295 instances were transformed.
  FDE => FDRE: 295 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1970.582 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1970.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:03:09 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:03:09 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_awgn_inv_mapping_0_0_synth_1/dont_touch.xdc, line 248).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom5/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/rom6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/rom/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/rom/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/rom/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/rom/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/addsub1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_17_2/x1/asr/addressable_shift_register/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_17_2/x7/asr/addressable_shift_register/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_17_2/x1/asr/addressable_shift_register/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_17_2/x5/asr/addressable_shift_register/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_17_2/x5/asr/addressable_shift_register/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_29_2/x8/asr/addressable_shift_register/\comp10.core_instance10 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_31_2/x5/asr/addressable_shift_register/\comp11.core_instance11 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_31_2/x6/asr/addressable_shift_register/\comp12.core_instance12 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x1/asr/addressable_shift_register/\comp13.core_instance13 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x5/asr/addressable_shift_register/\comp14.core_instance14 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x6/asr/addressable_shift_register/\comp15.core_instance15 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/asr/addressable_shift_register/\comp16.core_instance16 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x10/asr/addressable_shift_register/\comp17.core_instance17 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_25_2/x6/asr/addressable_shift_register/\comp17.core_instance17 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_25_2/x1/asr/addressable_shift_register/\comp17.core_instance17 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x9/asr/addressable_shift_register/\comp17.core_instance17 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/lfsr_47_5/x14/asr/addressable_shift_register/\comp17.core_instance17 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x11/asr/addressable_shift_register/\comp18.core_instance18 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x12/asr/addressable_shift_register/\comp18.core_instance18 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_25_2/x6/asr/addressable_shift_register/\comp18.core_instance18 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x12/asr/addressable_shift_register/\comp19.core_instance19 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x13/asr/addressable_shift_register/\comp19.core_instance19 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_17_2/x6/asr/addressable_shift_register/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_17_2/x7/asr/addressable_shift_register/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_17_2/x7/asr/addressable_shift_register/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_17_2/x6/asr/addressable_shift_register/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_17_2/x7/asr/addressable_shift_register/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x14/asr/addressable_shift_register/\comp20.core_instance20 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/lfsr_47_5/x9/asr/addressable_shift_register/\comp20.core_instance20 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/asr/addressable_shift_register/\comp21.core_instance21 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/asr/addressable_shift_register/\comp21.core_instance21 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x9/asr/addressable_shift_register/\comp22.core_instance22 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_25_2/x1/asr/addressable_shift_register/\comp22.core_instance22 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/lfsr_47_5/x12/asr/addressable_shift_register/\comp22.core_instance22 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_17_2/x1/asr/addressable_shift_register/\comp23.core_instance23 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_17_2/x5/asr/addressable_shift_register/\comp24.core_instance24 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_17_2/x5/asr/addressable_shift_register/\comp24.core_instance24 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_17_2/x6/asr/addressable_shift_register/\comp25.core_instance25 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_17_2/x1/asr/addressable_shift_register/\comp25.core_instance25 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_17_2/x6/asr/addressable_shift_register/\comp25.core_instance25 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_25_2/x5/asr/addressable_shift_register/\comp26.core_instance26 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_25_2/x7/asr/addressable_shift_register/\comp27.core_instance27 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x11/asr/addressable_shift_register/\comp27.core_instance27 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x15/asr/addressable_shift_register/\comp27.core_instance27 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/lfsr_47_5/x13/asr/addressable_shift_register/\comp27.core_instance27 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/lfsr_47_5/x15/asr/addressable_shift_register/\comp27.core_instance27 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_29_2/x5/asr/addressable_shift_register/\comp28.core_instance28 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_31_2/x7/asr/addressable_shift_register/\comp28.core_instance28 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_29_2/x6/asr/addressable_shift_register/\comp29.core_instance29 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_31_2/x8/asr/addressable_shift_register/\comp29.core_instance29 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_29_2/x7/asr/addressable_shift_register/\comp29.core_instance29 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_25_1/x1/asr/addressable_shift_register/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x13/asr/addressable_shift_register/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_29_2/x7/asr/addressable_shift_register/\comp30.core_instance30 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_29_2/x8/asr/addressable_shift_register/\comp31.core_instance31 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_31_2/x5/asr/addressable_shift_register/\comp32.core_instance32 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_31_2/x6/asr/addressable_shift_register/\comp33.core_instance33 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x1/asr/addressable_shift_register/\comp34.core_instance34 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x5/asr/addressable_shift_register/\comp35.core_instance35 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x6/asr/addressable_shift_register/\comp36.core_instance36 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/asr/addressable_shift_register/\comp37.core_instance37 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x12/asr/addressable_shift_register/\comp38.core_instance38 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_25_2/x1/asr/addressable_shift_register/\comp38.core_instance38 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x14/asr/addressable_shift_register/\comp39.core_instance39 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_25_1/x5/asr/addressable_shift_register/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/asr/addressable_shift_register/\comp40.core_instance40 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x13/asr/addressable_shift_register/\comp40.core_instance40 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x16/asr/addressable_shift_register/\comp41.core_instance41 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/lfsr_47_5/x16/asr/addressable_shift_register/\comp41.core_instance41 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x9/asr/addressable_shift_register/\comp42.core_instance42 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/lfsr_47_5/x11/asr/addressable_shift_register/\comp42.core_instance42 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_25_2/x5/asr/addressable_shift_register/\comp43.core_instance43 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_29_2/x7/asr/addressable_shift_register/\comp43.core_instance43 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_25_2/x6/asr/addressable_shift_register/\comp44.core_instance44 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x10/asr/addressable_shift_register/\comp44.core_instance44 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x14/asr/addressable_shift_register/\comp44.core_instance44 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_29_2/x5/asr/addressable_shift_register/\comp45.core_instance45 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_31_2/x7/asr/addressable_shift_register/\comp45.core_instance45 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_31_2/x5/asr/addressable_shift_register/\comp45.core_instance45 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_29_2/x6/asr/addressable_shift_register/\comp46.core_instance46 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_31_2/x8/asr/addressable_shift_register/\comp46.core_instance46 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_29_2/x8/asr/addressable_shift_register/\comp47.core_instance47 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_29_2/x8/asr/addressable_shift_register/\comp47.core_instance47 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_31_2/x5/asr/addressable_shift_register/\comp48.core_instance48 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_31_2/x6/asr/addressable_shift_register/\comp49.core_instance49 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_31_2/x6/asr/addressable_shift_register/\comp49.core_instance49 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_25_1/x6/asr/addressable_shift_register/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x15/asr/addressable_shift_register/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x10/asr/addressable_shift_register/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_25_2/x7/asr/addressable_shift_register/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x11/asr/addressable_shift_register/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_25_2/x7/asr/addressable_shift_register/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_41_2/x1/asr/addressable_shift_register/\comp50.core_instance50 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_41_2/x5/asr/addressable_shift_register/\comp51.core_instance51 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_41_2/x6/asr/addressable_shift_register/\comp52.core_instance52 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/lfsr_41_2/x7/asr/addressable_shift_register/\comp53.core_instance53 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_25_2/x5/asr/addressable_shift_register/\comp54.core_instance54 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_29_2/x5/asr/addressable_shift_register/\comp55.core_instance55 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_31_2/x7/asr/addressable_shift_register/\comp55.core_instance55 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_29_2/x6/asr/addressable_shift_register/\comp56.core_instance56 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_31_2/x8/asr/addressable_shift_register/\comp56.core_instance56 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x1/asr/addressable_shift_register/\comp57.core_instance57 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x5/asr/addressable_shift_register/\comp58.core_instance58 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x6/asr/addressable_shift_register/\comp59.core_instance59 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_25_1/x7/asr/addressable_shift_register/\comp6.core_instance6 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/asr/addressable_shift_register/\comp60.core_instance60 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/lfsr_47_5/x10/asr/addressable_shift_register/\comp61.core_instance61 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_29_2/x5/asr/addressable_shift_register/\comp7.core_instance7 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_31_2/x7/asr/addressable_shift_register/\comp7.core_instance7 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_29_2/x6/asr/addressable_shift_register/\comp8.core_instance8 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_31_2/x8/asr/addressable_shift_register/\comp8.core_instance8 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_29_2/x7/asr/addressable_shift_register/\comp9.core_instance9 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/rom/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/rom1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom2/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom2/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/rom2/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom2/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom3/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom3/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/rom3/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom3/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom4/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom4/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/rom4/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom4/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/cmult/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/mult/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/mult1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/mult/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/mult/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/mult/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/mult/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:03:09 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:03:13 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/awgn_inv_mapping_struct/constant' (sysgen_constant_c61a5dd4d6) to 'inst/awgn_inv_mapping_struct/constant11'
INFO: [Synth 8-223] decloning instance 'inst/awgn_inv_mapping_struct/constant29' (sysgen_constant_95fa4fe6a8) to 'inst/awgn_inv_mapping_struct/constant9'
INFO: [Synth 8-223] decloning instance 'inst/awgn_inv_mapping_struct/constant3' (sysgen_constant_03c2852e3d) to 'inst/awgn_inv_mapping_struct/constant8'
INFO: [Synth 8-223] decloning instance 'inst/awgn_inv_mapping_struct/constant5' (sysgen_constant_8b5316c493) to 'inst/awgn_inv_mapping_struct/constant71'
INFO: [Synth 8-223] decloning instance 'inst/awgn_inv_mapping_struct/constant6' (sysgen_constant_b85dc0e11e) to 'inst/awgn_inv_mapping_struct/constant69'
INFO: [Synth 8-223] decloning instance 'inst/awgn_inv_mapping_struct/constant67' (sysgen_constant_aedb71e913) to 'inst/awgn_inv_mapping_struct/constant7'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (awgn_inv_mapping_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp) is unused and will be removed from module awgn_inv_mapping.
WARNING: [Synth 8-3332] Sequential element (awgn_inv_mapping_struct/white_gaussian_noise_generator/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp) is unused and will be removed from module awgn_inv_mapping.
WARNING: [Synth 8-3332] Sequential element (awgn_inv_mapping_struct/white_gaussian_noise_generator/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[1].set_comp.fdse_comp) is unused and will be removed from module awgn_inv_mapping.
WARNING: [Synth 8-3332] Sequential element (awgn_inv_mapping_struct/white_gaussian_noise_generator/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp) is unused and will be removed from module awgn_inv_mapping.
WARNING: [Synth 8-3332] Sequential element (awgn_inv_mapping_struct/white_gaussian_noise_generator/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp) is unused and will be removed from module awgn_inv_mapping.
WARNING: [Synth 8-3332] Sequential element (awgn_inv_mapping_struct/white_gaussian_noise_generator/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[1].set_comp.fdse_comp) is unused and will be removed from module awgn_inv_mapping.
WARNING: [Synth 8-3332] Sequential element (awgn_inv_mapping_struct/white_gaussian_noise_generator/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp) is unused and will be removed from module awgn_inv_mapping.
WARNING: [Synth 8-3332] Sequential element (awgn_inv_mapping_struct/white_gaussian_noise_generator/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp) is unused and will be removed from module awgn_inv_mapping.
WARNING: [Synth 8-3332] Sequential element (awgn_inv_mapping_struct/white_gaussian_noise_generator/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[1].set_comp.fdse_comp) is unused and will be removed from module awgn_inv_mapping.
WARNING: [Synth 8-3332] Sequential element (awgn_inv_mapping_struct/white_gaussian_noise_generator/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp) is unused and will be removed from module awgn_inv_mapping.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (awgn_inv_mapping_dist_mem_gen_i0:/U0/\synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8] )
INFO: [Synth 8-3886] merging instance 'awgn_inv_mapping_dist_mem_gen_i1:/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]' (FDE) to 'awgn_inv_mapping_dist_mem_gen_i1:/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'awgn_inv_mapping_dist_mem_gen_i4:/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]' (FDE) to 'awgn_inv_mapping_dist_mem_gen_i4:/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:03:15 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:03:25 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:03:25 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:03:27 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:03:27 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:03:28 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:03:28 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:03:28 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:03:28 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:03:28 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     9|
|2     |DSP48E1_2  |     1|
|3     |DSP48E1_3  |     1|
|4     |DSP48E1_4  |     4|
|5     |DSP48E1_5  |     1|
|6     |LUT1       |     7|
|7     |LUT2       |   236|
|8     |LUT3       |    60|
|9     |LUT4       |   170|
|10    |LUT5       |    52|
|11    |LUT6       |    64|
|12    |MUXCY      |    58|
|13    |RAMB18E1   |     4|
|14    |RAMB18E1_1 |     4|
|15    |SRL16E     |   112|
|16    |SRLC32E    |   260|
|17    |XORCY      |    60|
|18    |FDE        |   295|
|19    |FDRE       |   435|
|20    |FDSE       |   103|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:03:28 . Memory (MB): peak = 1970.582 ; gain = 1667.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 970 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:03:17 . Memory (MB): peak = 1970.582 ; gain = 1667.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:03:28 . Memory (MB): peak = 1970.582 ; gain = 1667.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1970.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 311 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances
  FDE => FDRE: 295 instances

INFO: [Common 17-83] Releasing license: Synthesis
453 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:03:33 . Memory (MB): peak = 1970.582 ; gain = 1680.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1970.582 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_awgn_inv_mapping_0_0_synth_1/design_1_awgn_inv_mapping_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_awgn_inv_mapping_0_0, cache-ID = 60e712fc49bbb0fd
INFO: [Coretcl 2-1174] Renamed 1952 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1970.582 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_awgn_inv_mapping_0_0_synth_1/design_1_awgn_inv_mapping_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_awgn_inv_mapping_0_0_utilization_synth.rpt -pb design_1_awgn_inv_mapping_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 22:02:54 2023...
