2018-06-26 10:42:02,803 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:02,814 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:02,816 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:02,817 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-06-26 10:42:02,817 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:02,818 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:02,818 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:02,819 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:02,819 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:02,819 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
