;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	CMP -207, <-126
	SUB @1, 12
	SUB @1, 12
	SUB 12, @80
	SUB <0, @2
	SUB <0, @2
	ADD @1, -25
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB 100, -100
	ADD 210, 30
	SUB -707, -80
	SUB 100, -100
	SUB -707, -80
	CMP -206, <-126
	SUB @-0, @602
	ADD #1, 20
	ADD 210, 30
	MOV -17, <-20
	SLT @0, 0
	ADD 210, 30
	DJN 1, @20
	SUB -707, -80
	SUB @1, 12
	SUB #131, @-0
	ADD 13, 120
	SUB @1, 12
	SUB #131, @-0
	MOV @-127, 100
	CMP <0, @2
	SUB @121, 106
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	DJN -1, @-20
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -17, <-20
	MOV -1, <-20
