

================================================================
== Vivado HLS Report for 'image_filter_AXIvideo2Mat_32_480_640_5_1'
================================================================
* Date:           Thu Jun  4 17:29:32 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        image_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.00|      4.31|        0.75|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  309123|    3|  309123|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_wait_for_start  |    0|       0|         1|          1|          1|        0|    yes   |
        |- loop_height          |    0|  309120|  4 ~ 644 |          -|          -| 0 ~ 480 |    no    |
        | + loop_width          |    0|     640|         2|          1|          1| 0 ~ 640 |    yes   |
        | + loop_wait_for_eol   |    0|       0|         1|          1|          1|        0|    yes   |
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     45|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    195|
|Register         |        -|      -|     216|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     216|    240|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_292_p2               |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_303_p2               |     +    |      0|  0|  12|          12|           1|
    |ap_sig_bdd_111              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_112              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_119              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_130              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_143              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_191              |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_287_p2         |   icmp   |      0|  0|   5|          12|          12|
    |exitcond_fu_298_p2          |   icmp   |      0|  0|   5|          12|          12|
    |ap_sig_bdd_67               |    or    |      0|  0|   1|           1|           1|
    |axi_last_V_1_mux_fu_324_p2  |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_312_p2           |    or    |      0|  0|   1|           1|           1|
    |not_sof_2_fu_318_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  45|          58|          37|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   2|          8|    1|          8|
    |axi_data_V1_reg_131         |  32|          2|   32|         64|
    |axi_data_V_1_phi_fu_166_p4  |  32|          2|   32|         64|
    |axi_data_V_1_reg_163        |  32|          2|   32|         64|
    |axi_data_V_3_reg_244        |  32|          2|   32|         64|
    |axi_last_V1_reg_121         |   1|          2|    1|          2|
    |axi_last_V_2_reg_197        |   1|          3|    1|          3|
    |axi_last_V_3_reg_232        |   1|          2|    1|          2|
    |eol_1_phi_fu_155_p4         |   1|          2|    1|          2|
    |eol_1_reg_152               |   1|          2|    1|          2|
    |eol_2_reg_221               |   1|          3|    1|          3|
    |eol_3_reg_256               |   1|          2|    1|          2|
    |eol_phi_fu_189_p4           |   1|          2|    1|          2|
    |eol_reg_185                 |   1|          2|    1|          2|
    |p_3_reg_174                 |  12|          2|   12|         24|
    |p_Val2_s_reg_209            |  32|          3|   32|         96|
    |p_s_reg_141                 |  12|          2|   12|         24|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 195|         43|  194|        428|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   7|   0|    7|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1  |   1|   0|    1|          0|
    |axi_data_V1_reg_131    |  32|   0|   32|          0|
    |axi_data_V_1_reg_163   |  32|   0|   32|          0|
    |axi_data_V_3_reg_244   |  32|   0|   32|          0|
    |axi_last_V1_reg_121    |   1|   0|    1|          0|
    |axi_last_V_2_reg_197   |   1|   0|    1|          0|
    |axi_last_V_3_reg_232   |   1|   0|    1|          0|
    |eol_1_reg_152          |   1|   0|    1|          0|
    |eol_2_reg_221          |   1|   0|    1|          0|
    |eol_3_reg_256          |   1|   0|    1|          0|
    |eol_reg_185            |   1|   0|    1|          0|
    |exitcond_reg_380       |   1|   0|    1|          0|
    |i_V_reg_375            |  12|   0|   12|          0|
    |p_3_reg_174            |  12|   0|   12|          0|
    |p_Val2_s_reg_209       |  32|   0|   32|          0|
    |p_s_reg_141            |  12|   0|   12|          0|
    |sof_1_fu_80            |   1|   0|    1|          0|
    |tmp_data_V_reg_351     |  32|   0|   32|          0|
    |tmp_last_V_reg_359     |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 216|   0|  216|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat<32, 480, 640, 5>.1 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat<32, 480, 640, 5>.1 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat<32, 480, 640, 5>.1 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat<32, 480, 640, 5>.1 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat<32, 480, 640, 5>.1 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat<32, 480, 640, 5>.1 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | image_filter_AXIvideo2Mat<32, 480, 640, 5>.1 | return value |
|input2_TDATA              |  in |   32|    axis    |            AXI_video_strm_V_data_V           |    pointer   |
|input2_TVALID             |  in |    1|    axis    |            AXI_video_strm_V_data_V           |    pointer   |
|input2_TREADY             | out |    1|    axis    |            AXI_video_strm_V_dest_V           |    pointer   |
|input2_TDEST              |  in |    1|    axis    |            AXI_video_strm_V_dest_V           |    pointer   |
|input2_TKEEP              |  in |    4|    axis    |            AXI_video_strm_V_keep_V           |    pointer   |
|input2_TSTRB              |  in |    4|    axis    |            AXI_video_strm_V_strb_V           |    pointer   |
|input2_TUSER              |  in |    1|    axis    |            AXI_video_strm_V_user_V           |    pointer   |
|input2_TLAST              |  in |    1|    axis    |            AXI_video_strm_V_last_V           |    pointer   |
|input2_TID                |  in |    1|    axis    |             AXI_video_strm_V_id_V            |    pointer   |
|img_rows_V_read           |  in |   12|   ap_none  |                img_rows_V_read               |    scalar    |
|img_cols_V_read           |  in |   12|   ap_none  |                img_cols_V_read               |    scalar    |
|img_data_stream_V_din     | out |   32|   ap_fifo  |               img_data_stream_V              |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  |               img_data_stream_V              |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  |               img_data_stream_V              |    pointer   |
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond3)
5 --> 
	7  / (exitcond)
	6  / (!exitcond)
6 --> 
	5  / true
7 --> 
	8  / (eol_3)
	7  / (!eol_3)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_9 [1/1] 0.00ns
.critedge:0  call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_dest_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_user_V, i4* %AXI_video_strm_V_strb_V, i4* %AXI_video_strm_V_keep_V, i32* %AXI_video_strm_V_data_V, [5 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [16 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_10 [1/1] 0.00ns
.critedge:1  call void (...)* @_ssdm_op_SpecInterface(float* %img_data_stream_V, [8 x i8]* @str52, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str53, [1 x i8]* @str53, [8 x i8]* @str52)

ST_1: img_cols_V_read_2 [1/1] 0.00ns
.critedge:2  %img_cols_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %img_cols_V_read)

ST_1: img_rows_V_read_2 [1/1] 0.00ns
.critedge:3  %img_rows_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %img_rows_V_read)

ST_1: stg_13 [1/1] 0.00ns
.critedge:4  br label %0


 <State 2>: 0.00ns
ST_2: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1819) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1819)

ST_2: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: stg_17 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: empty [1/1] 0.00ns
:4  %empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
:5  %tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
:6  %tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
:7  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4

ST_2: empty_34 [1/1] 0.00ns
:8  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1819, i32 %tmp)

ST_2: stg_23 [1/1] 0.00ns
:9  br i1 %tmp_user_V, label %.preheader194.preheader, label %0


 <State 3>: 1.57ns
ST_3: sof_1 [1/1] 0.00ns
.preheader194.preheader:0  %sof_1 = alloca i1, align 1

ST_3: stg_25 [1/1] 1.57ns
.preheader194.preheader:1  store i1 true, i1* %sof_1, align 1

ST_3: stg_26 [1/1] 1.57ns
.preheader194.preheader:2  br label %.preheader194


 <State 4>: 3.51ns
ST_4: axi_last_V1 [1/1] 0.00ns
.preheader194:0  %axi_last_V1 = phi i1 [ %axi_last_V_3, %6 ], [ %tmp_last_V, %.preheader194.preheader ]

ST_4: axi_data_V1 [1/1] 0.00ns
.preheader194:1  %axi_data_V1 = phi i32 [ %axi_data_V_3, %6 ], [ %tmp_data_V, %.preheader194.preheader ]

ST_4: p_s [1/1] 0.00ns
.preheader194:2  %p_s = phi i12 [ %i_V, %6 ], [ 0, %.preheader194.preheader ]

ST_4: exitcond3 [1/1] 2.14ns
.preheader194:3  %exitcond3 = icmp eq i12 %p_s, %img_rows_V_read_2

ST_4: i_V [1/1] 1.84ns
.preheader194:4  %i_V = add i12 %p_s, 1

ST_4: stg_32 [1/1] 0.00ns
.preheader194:5  br i1 %exitcond3, label %7, label %1

ST_4: stg_33 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1820) nounwind

ST_4: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1820)

ST_4: stg_35 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 480, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: stg_36 [1/1] 1.57ns
:3  br label %2

ST_4: stg_37 [1/1] 0.00ns
:0  ret void


 <State 5>: 4.31ns
ST_5: eol_1 [1/1] 0.00ns
:0  %eol_1 = phi i1 [ %axi_last_V1, %1 ], [ %axi_last_V_2, %.critedge195 ]

ST_5: axi_data_V_1 [1/1] 0.00ns
:1  %axi_data_V_1 = phi i32 [ %axi_data_V1, %1 ], [ %p_Val2_s, %.critedge195 ]

ST_5: p_3 [1/1] 0.00ns
:2  %p_3 = phi i12 [ 0, %1 ], [ %j_V, %.critedge195 ]

ST_5: eol [1/1] 0.00ns
:3  %eol = phi i1 [ false, %1 ], [ %eol_2, %.critedge195 ]

ST_5: exitcond [1/1] 2.14ns
:4  %exitcond = icmp eq i12 %p_3, %img_cols_V_read_2

ST_5: j_V [1/1] 1.84ns
:5  %j_V = add i12 %p_3, 1

ST_5: stg_44 [1/1] 1.57ns
:6  br i1 %exitcond, label %.preheader, label %3

ST_5: sof_1_load [1/1] 0.00ns
:0  %sof_1_load = load i1* %sof_1, align 1

ST_5: brmerge [1/1] 1.37ns
:5  %brmerge = or i1 %sof_1_load, %eol

ST_5: not_sof_2 [1/1] 1.37ns
:6  %not_sof_2 = xor i1 %sof_1_load, true

ST_5: axi_last_V_1_mux [1/1] 1.37ns
:7  %axi_last_V_1_mux = or i1 %eol_1, %not_sof_2

ST_5: stg_49 [1/1] 1.57ns
:8  br i1 %brmerge, label %.critedge195, label %4

ST_5: empty_35 [1/1] 0.00ns
:0  %empty_35 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: tmp_data_V_3 [1/1] 0.00ns
:1  %tmp_data_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_35, 0

ST_5: tmp_last_V_3 [1/1] 0.00ns
:2  %tmp_last_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_35, 4

ST_5: stg_53 [1/1] 1.57ns
:3  br label %.critedge195

ST_5: axi_last_V_2 [1/1] 0.00ns
.critedge195:0  %axi_last_V_2 = phi i1 [ %tmp_last_V_3, %4 ], [ %eol_1, %3 ]

ST_5: p_Val2_s [1/1] 0.00ns
.critedge195:1  %p_Val2_s = phi i32 [ %tmp_data_V_3, %4 ], [ %axi_data_V_1, %3 ]

ST_5: eol_2 [1/1] 0.00ns
.critedge195:2  %eol_2 = phi i1 [ %tmp_last_V_3, %4 ], [ %axi_last_V_1_mux, %3 ]

ST_5: stg_57 [1/1] 1.57ns
.critedge195:10  store i1 false, i1* %sof_1, align 1


 <State 6>: 2.62ns
ST_6: stg_58 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1821) nounwind

ST_6: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1821)

ST_6: stg_60 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 640, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_61 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_62 [1/1] 0.00ns
.critedge195:3  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1822) nounwind

ST_6: tmp_4 [1/1] 0.00ns
.critedge195:4  %tmp_4 = bitcast i32 %p_Val2_s to float

ST_6: tmp_9 [1/1] 0.00ns
.critedge195:5  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1845)

ST_6: stg_65 [1/1] 0.00ns
.critedge195:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_66 [1/1] 2.62ns
.critedge195:7  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %img_data_stream_V, float %tmp_4)

ST_6: empty_36 [1/1] 0.00ns
.critedge195:8  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1845, i32 %tmp_9)

ST_6: empty_37 [1/1] 0.00ns
.critedge195:9  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1821, i32 %tmp_6)

ST_6: stg_69 [1/1] 0.00ns
.critedge195:11  br label %2


 <State 7>: 0.00ns
ST_7: axi_last_V_3 [1/1] 0.00ns
.preheader:0  %axi_last_V_3 = phi i1 [ %tmp_last_V_4, %5 ], [ %eol_1, %2 ]

ST_7: axi_data_V_3 [1/1] 0.00ns
.preheader:1  %axi_data_V_3 = phi i32 [ %tmp_data_V_4, %5 ], [ %axi_data_V_1, %2 ]

ST_7: eol_3 [1/1] 0.00ns
.preheader:2  %eol_3 = phi i1 [ %tmp_last_V_4, %5 ], [ %eol, %2 ]

ST_7: stg_73 [1/1] 0.00ns
.preheader:3  br i1 %eol_3, label %6, label %5

ST_7: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1823) nounwind

ST_7: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1823)

ST_7: stg_76 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_77 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: empty_38 [1/1] 0.00ns
:4  %empty_38 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_7: tmp_data_V_4 [1/1] 0.00ns
:5  %tmp_data_V_4 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_38, 0

ST_7: tmp_last_V_4 [1/1] 0.00ns
:6  %tmp_last_V_4 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_38, 4

ST_7: empty_39 [1/1] 0.00ns
:7  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1823, i32 %tmp_7)

ST_7: stg_82 [1/1] 0.00ns
:8  br label %.preheader


 <State 8>: 0.00ns
ST_8: empty_40 [1/1] 0.00ns
:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1820, i32 %tmp_s)

ST_8: stg_84 [1/1] 0.00ns
:1  br label %.preheader194



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c1e760; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c1f300; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c1fe90; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c20460; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c20ff0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c22420; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c229f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c2de80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c2e5d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f08c2c2eba0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9             (specinterface    ) [ 000000000]
stg_10            (specinterface    ) [ 000000000]
img_cols_V_read_2 (read             ) [ 001111111]
img_rows_V_read_2 (read             ) [ 001111111]
stg_13            (br               ) [ 000000000]
stg_14            (specloopname     ) [ 000000000]
tmp               (specregionbegin  ) [ 000000000]
stg_16            (specpipeline     ) [ 000000000]
stg_17            (speclooptripcount) [ 000000000]
empty             (read             ) [ 000000000]
tmp_data_V        (extractvalue     ) [ 000111111]
tmp_user_V        (extractvalue     ) [ 001000000]
tmp_last_V        (extractvalue     ) [ 000111111]
empty_34          (specregionend    ) [ 000000000]
stg_23            (br               ) [ 000000000]
sof_1             (alloca           ) [ 000111111]
stg_25            (store            ) [ 000000000]
stg_26            (br               ) [ 000111111]
axi_last_V1       (phi              ) [ 000011100]
axi_data_V1       (phi              ) [ 000011100]
p_s               (phi              ) [ 000010000]
exitcond3         (icmp             ) [ 000011111]
i_V               (add              ) [ 000111111]
stg_32            (br               ) [ 000000000]
stg_33            (specloopname     ) [ 000000000]
tmp_s             (specregionbegin  ) [ 000001111]
stg_35            (speclooptripcount) [ 000000000]
stg_36            (br               ) [ 000011111]
stg_37            (ret              ) [ 000000000]
eol_1             (phi              ) [ 000001010]
axi_data_V_1      (phi              ) [ 000001010]
p_3               (phi              ) [ 000001000]
eol               (phi              ) [ 000001010]
exitcond          (icmp             ) [ 000011111]
j_V               (add              ) [ 000011111]
stg_44            (br               ) [ 000011111]
sof_1_load        (load             ) [ 000000000]
brmerge           (or               ) [ 000011111]
not_sof_2         (xor              ) [ 000000000]
axi_last_V_1_mux  (or               ) [ 000000000]
stg_49            (br               ) [ 000000000]
empty_35          (read             ) [ 000000000]
tmp_data_V_3      (extractvalue     ) [ 000000000]
tmp_last_V_3      (extractvalue     ) [ 000000000]
stg_53            (br               ) [ 000000000]
axi_last_V_2      (phi              ) [ 000011111]
p_Val2_s          (phi              ) [ 000011111]
eol_2             (phi              ) [ 000011111]
stg_57            (store            ) [ 000000000]
stg_58            (specloopname     ) [ 000000000]
tmp_6             (specregionbegin  ) [ 000000000]
stg_60            (speclooptripcount) [ 000000000]
stg_61            (specpipeline     ) [ 000000000]
stg_62            (specloopname     ) [ 000000000]
tmp_4             (bitcast          ) [ 000000000]
tmp_9             (specregionbegin  ) [ 000000000]
stg_65            (specprotocol     ) [ 000000000]
stg_66            (write            ) [ 000000000]
empty_36          (specregionend    ) [ 000000000]
empty_37          (specregionend    ) [ 000000000]
stg_69            (br               ) [ 000011111]
axi_last_V_3      (phi              ) [ 000110011]
axi_data_V_3      (phi              ) [ 000110011]
eol_3             (phi              ) [ 000000010]
stg_73            (br               ) [ 000000000]
stg_74            (specloopname     ) [ 000000000]
tmp_7             (specregionbegin  ) [ 000000000]
stg_76            (specpipeline     ) [ 000000000]
stg_77            (speclooptripcount) [ 000000000]
empty_38          (read             ) [ 000000000]
tmp_data_V_4      (extractvalue     ) [ 000011111]
tmp_last_V_4      (extractvalue     ) [ 000011111]
empty_39          (specregionend    ) [ 000000000]
stg_82            (br               ) [ 000011111]
empty_40          (specregionend    ) [ 000000000]
stg_84            (br               ) [ 000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_rows_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_cols_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str52"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str53"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1821"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1822"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1845"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1823"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="sof_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="img_cols_V_read_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_V_read_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="img_rows_V_read_2_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="0" index="1" bw="12" slack="0"/>
<pin id="93" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_V_read_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="44" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="0" index="5" bw="1" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="1" slack="0"/>
<pin id="105" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_35/5 empty_38/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="stg_66_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_66/6 "/>
</bind>
</comp>

<comp id="121" class="1005" name="axi_last_V1_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V1 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="axi_last_V1_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="2"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1/4 "/>
</bind>
</comp>

<comp id="131" class="1005" name="axi_data_V1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V1 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="axi_data_V1_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="32" slack="2"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="p_s_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="1"/>
<pin id="143" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_s_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="eol_1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_1 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="eol_1_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_1/5 "/>
</bind>
</comp>

<comp id="163" class="1005" name="axi_data_V_1_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="axi_data_V_1_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="p_3_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="1"/>
<pin id="176" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_3 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_3_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="12" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_3/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="eol_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="eol_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="axi_last_V_2_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="axi_last_V_2_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="p_Val2_s_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Val2_s_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="221" class="1005" name="eol_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="eol_2 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="eol_2_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2/5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="axi_last_V_3_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="axi_last_V_3_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3/7 "/>
</bind>
</comp>

<comp id="244" class="1005" name="axi_data_V_3_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="axi_data_V_3_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="32" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3/7 "/>
</bind>
</comp>

<comp id="256" class="1005" name="eol_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_3 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="eol_3_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_3/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="44" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_3/5 tmp_data_V_4/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="44" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_3/5 tmp_last_V_4/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_user_V_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="44" slack="0"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="stg_25_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="0"/>
<pin id="289" dir="0" index="1" bw="12" slack="3"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_V_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="exitcond_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="0" index="1" bw="12" slack="4"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sof_1_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="2"/>
<pin id="311" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_load/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="brmerge_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="not_sof_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_sof_2/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="axi_last_V_1_mux_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="axi_last_V_1_mux/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="stg_57_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="2"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="341" class="1005" name="img_cols_V_read_2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="4"/>
<pin id="343" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_cols_V_read_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="img_rows_V_read_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="3"/>
<pin id="348" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="img_rows_V_read_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_data_V_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2"/>
<pin id="353" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_last_V_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="2"/>
<pin id="361" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="364" class="1005" name="sof_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="exitcond3_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="375" class="1005" name="i_V_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="380" class="1005" name="exitcond_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="384" class="1005" name="j_V_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="389" class="1005" name="brmerge_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_data_V_4_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_last_V_4_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="52" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="119"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="124" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="140"><net_src comp="134" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="161"><net_src comp="121" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="172"><net_src comp="131" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="207"><net_src comp="155" pin="4"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="219"><net_src comp="166" pin="4"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="242"><net_src comp="152" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="254"><net_src comp="163" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="265"><net_src comp="185" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="96" pin="8"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="275"><net_src comp="96" pin="8"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="281"><net_src comp="96" pin="8"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="145" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="145" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="178" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="178" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="189" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="309" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="155" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="324" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="209" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="344"><net_src comp="84" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="349"><net_src comp="90" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="354"><net_src comp="267" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="362"><net_src comp="272" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="367"><net_src comp="80" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="374"><net_src comp="287" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="292" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="383"><net_src comp="298" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="303" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="392"><net_src comp="312" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="267" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="401"><net_src comp="272" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {}
	Port: AXI_video_strm_V_keep_V | {}
	Port: AXI_video_strm_V_strb_V | {}
	Port: AXI_video_strm_V_user_V | {}
	Port: AXI_video_strm_V_last_V | {}
	Port: AXI_video_strm_V_id_V | {}
	Port: AXI_video_strm_V_dest_V | {}
	Port: img_data_stream_V | {6 }
  - Chain level:
	State 1
	State 2
		empty_34 : 1
		stg_23 : 1
	State 3
		stg_25 : 1
	State 4
		exitcond3 : 1
		i_V : 1
		stg_32 : 2
	State 5
		exitcond : 1
		j_V : 1
		stg_44 : 2
		brmerge : 1
		not_sof_2 : 1
		axi_last_V_1_mux : 1
		stg_49 : 1
		axi_last_V_2 : 2
		p_Val2_s : 2
		eol_2 : 1
	State 6
		stg_66 : 1
		empty_36 : 1
		empty_37 : 1
	State 7
		stg_73 : 1
		empty_39 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |          i_V_fu_292          |    0    |    12   |
|          |          j_V_fu_303          |    0    |    12   |
|----------|------------------------------|---------|---------|
|   icmp   |       exitcond3_fu_287       |    0    |    5    |
|          |        exitcond_fu_298       |    0    |    5    |
|----------|------------------------------|---------|---------|
|    or    |        brmerge_fu_312        |    0    |    1    |
|          |    axi_last_V_1_mux_fu_324   |    0    |    1    |
|----------|------------------------------|---------|---------|
|    xor   |       not_sof_2_fu_318       |    0    |    1    |
|----------|------------------------------|---------|---------|
|          | img_cols_V_read_2_read_fu_84 |    0    |    0    |
|   read   | img_rows_V_read_2_read_fu_90 |    0    |    0    |
|          |        grp_read_fu_96        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |      stg_66_write_fu_114     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_267          |    0    |    0    |
|extractvalue|          grp_fu_272          |    0    |    0    |
|          |       tmp_user_V_fu_278      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    37   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   axi_data_V1_reg_131   |   32   |
|   axi_data_V_1_reg_163  |   32   |
|   axi_data_V_3_reg_244  |   32   |
|   axi_last_V1_reg_121   |    1   |
|   axi_last_V_2_reg_197  |    1   |
|   axi_last_V_3_reg_232  |    1   |
|     brmerge_reg_389     |    1   |
|      eol_1_reg_152      |    1   |
|      eol_2_reg_221      |    1   |
|      eol_3_reg_256      |    1   |
|       eol_reg_185       |    1   |
|    exitcond3_reg_371    |    1   |
|     exitcond_reg_380    |    1   |
|       i_V_reg_375       |   12   |
|img_cols_V_read_2_reg_341|   12   |
|img_rows_V_read_2_reg_346|   12   |
|       j_V_reg_384       |   12   |
|       p_3_reg_174       |   12   |
|     p_Val2_s_reg_209    |   32   |
|       p_s_reg_141       |   12   |
|      sof_1_reg_364      |    1   |
|   tmp_data_V_4_reg_393  |   32   |
|    tmp_data_V_reg_351   |   32   |
|   tmp_last_V_4_reg_398  |    1   |
|    tmp_last_V_reg_359   |    1   |
+-------------------------+--------+
|          Total          |   277  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| eol_reg_185 |  p0  |   2  |   1  |    2   ||    1    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |    2   ||  1.571  ||    1    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   37   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    1   |
|  Register |    -   |   277  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   277  |   38   |
+-----------+--------+--------+--------+
