// Seed: 1496474285
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri id_8
);
  wire id_10;
  wire id_11;
  integer id_12;
  assign id_1 = id_4;
endmodule
module module_1 (
    input supply0 id_0,
    inout tri id_1,
    input tri id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    input uwire id_7,
    output uwire id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    output tri1 id_12,
    output supply1 id_13,
    input tri1 id_14,
    input tri id_15,
    input wand id_16,
    input supply0 id_17,
    output uwire id_18,
    input tri id_19,
    input wand id_20,
    output wire id_21,
    output wor id_22,
    output supply0 id_23,
    output supply1 id_24,
    input wand id_25,
    input supply1 id_26,
    input supply0 id_27,
    input supply1 id_28,
    output tri id_29,
    input wor id_30,
    input tri1 id_31,
    output tri id_32,
    input wand id_33,
    input supply1 id_34,
    output wand id_35,
    input wire id_36
);
  generate
    assign id_24 = id_36;
  endgenerate
  module_0 modCall_1 (
      id_19,
      id_6,
      id_30,
      id_27,
      id_14,
      id_30,
      id_10,
      id_1,
      id_29
  );
  assign modCall_1.type_3 = 0;
endmodule
