GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\topModule.v'
Analyzing Verilog file 'C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\stepper_driver.v'
Analyzing Verilog file 'C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\clk_div.v'
Analyzing Verilog file 'C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\button_metastability.v'
Compiling module 'topModule'("C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\topModule.v":3)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\topModule.v":45)
Compiling module 'sig_stabilizer'("C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\button_metastability.v":3)
Compiling module 'clk_div'("C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\clk_div.v":3)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\clk_div.v":37)
Compiling module 'stepper_driver'("C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\stepper_driver.v":3)
WARN  (EX1998) : Net 'freqSelect[6]' does not have a driver("C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\topModule.v":29)
NOTE  (EX0101) : Current top module is "topModule"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "clk_div" instantiated to "mtClkDivier" is swept in optimizing("C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\src\topModule.v":88)
[95%] Generate netlist file "C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\impl\gwsynthesis\PMOD_Step_Driver.vg" completed
[100%] Generate report file "C:\myWorkspace\fpgaProjects\Stepper-Motor-Driver-Verilog\PMOD_Step_Driver\impl\gwsynthesis\PMOD_Step_Driver_syn.rpt.html" completed
GowinSynthesis finish
