#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015decf011f0 .scope module, "SYS_TOP" "SYS_TOP" 2 61;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ref_clk";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "UART_clk";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /OUTPUT 1 "TX_OUT";
    .port_info 5 /OUTPUT 1 "parity_error";
    .port_info 6 /OUTPUT 1 "framing_error";
P_0000015dece94150 .param/l "Address_width" 0 2 62, C4<00000000000000000000000000000100>;
P_0000015dece94188 .param/l "Data_width" 0 2 62, C4<00000000000000000000000000001000>;
P_0000015dece941c0 .param/l "Depth" 0 2 62, C4<00000000000000000000000000001000>;
P_0000015dece941f8 .param/l "NUM_STAGES" 0 2 62, C4<00000000000000000000000000000010>;
L_0000015decfc97f0 .functor NOT 1, v0000015decff7d20_0, C4<0>, C4<0>, C4<0>;
v0000015ded06e330_0 .net "ALU_EN_internal", 0 0, v0000015decf623a0_0;  1 drivers
v0000015ded06f550_0 .net "ALU_FUN_internal", 3 0, v0000015decf61ae0_0;  1 drivers
v0000015ded06f690_0 .net "ALU_OUT_internal", 7 0, v0000015ded00f660_0;  1 drivers
v0000015ded0703b0_0 .net "ALU_clk_internal", 0 0, L_0000015decfc92b0;  1 drivers
v0000015ded06edd0_0 .net "Address_internal", 3 0, v0000015decf61540_0;  1 drivers
v0000015ded06fff0_0 .net "CLK_EN_internal", 0 0, v0000015decf615e0_0;  1 drivers
v0000015ded06fb90_0 .net "OUT_VALID_internal", 0 0, v0000015ded00df40_0;  1 drivers
v0000015ded06ee70_0 .net "REG0_internal", 7 0, L_0000015decfc9400;  1 drivers
v0000015ded06eab0_0 .net "REG1_internal", 7 0, L_0000015decfc9860;  1 drivers
v0000015decf61860_2 .array/port v0000015decf61860, 2;
v0000015ded06efb0_0 .net "REG2_internal", 7 0, v0000015decf61860_2;  1 drivers
v0000015decf61860_3 .array/port v0000015decf61860, 3;
v0000015ded06ebf0_0 .net "REG3_internal", 7 0, v0000015decf61860_3;  1 drivers
o0000015ded016718 .functor BUFZ 1, C4<z>; HiZ drive
v0000015ded06fa50_0 .net "RST", 0 0, o0000015ded016718;  0 drivers
o0000015ded016ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0000015ded06f190_0 .net "RX_IN", 0 0, o0000015ded016ef8;  0 drivers
v0000015ded06ed30_0 .net "RX_P_DATA_internal", 7 0, v0000015ded05f600_0;  1 drivers
v0000015ded06ef10_0 .net "RX_clock_div_ratio_internal", 2 0, v0000015decf62120_0;  1 drivers
v0000015ded06f730_0 .net "RX_d_valid_SYNC_internal", 0 0, v0000015decff3240_0;  1 drivers
v0000015ded06fc30_0 .net "RX_data_valid_internal", 0 0, v0000015ded05e160_0;  1 drivers
v0000015ded06f870_0 .net "RX_p_data_SYNC_internal", 7 0, v0000015decff2980_0;  1 drivers
v0000015ded06faf0_0 .net "RdData_valid_internal", 0 0, v0000015decf62a80_0;  1 drivers
v0000015ded06f910_0 .net "RdEN_internal", 0 0, v0000015decf62760_0;  1 drivers
v0000015ded06e830_0 .net "Rd_data_internal", 7 0, v0000015decf62940_0;  1 drivers
v0000015ded06feb0_0 .net "Rdata_internal", 7 0, v0000015decff7be0_0;  1 drivers
o0000015ded014c48 .functor BUFZ 1, C4<z>; HiZ drive
v0000015ded06ff50_0 .net "Ref_clk", 0 0, o0000015ded014c48;  0 drivers
v0000015ded06e470_0 .net "Rempty_internal", 0 0, v0000015decff7d20_0;  1 drivers
v0000015ded070090_0 .net "Rinc_internal", 0 0, v0000015decf62300_0;  1 drivers
v0000015ded070130_0 .net "SYNC_RST_domain_1", 0 0, v0000015decf61fe0_0;  1 drivers
v0000015ded06e970_0 .net "SYNC_RST_domain_2", 0 0, v0000015decf63160_0;  1 drivers
v0000015ded0701d0_0 .net "TX_OUT", 0 0, v0000015ded06d8c0_0;  1 drivers
v0000015ded070270_0 .net "TX_d_valid_internal", 0 0, v0000015ded05fba0_0;  1 drivers
v0000015ded070310_0 .net "TX_p_data_internal", 7 0, v0000015ded05ed40_0;  1 drivers
v0000015ded06e010_0 .net "UART_RX_clk_internal", 0 0, L_0000015ded074be0;  1 drivers
v0000015ded070450_0 .net "UART_TX_clk_internal", 0 0, L_0000015ded075e00;  1 drivers
o0000015ded016808 .functor BUFZ 1, C4<z>; HiZ drive
v0000015ded06e290_0 .net "UART_clk", 0 0, o0000015ded016808;  0 drivers
v0000015ded070590_0 .net "Wfull_internal", 0 0, v0000015decff9580_0;  1 drivers
v0000015ded070630_0 .net "WrData_internal", 7 0, v0000015ded05e520_0;  1 drivers
v0000015ded06e3d0_0 .net "WrEN_internal", 0 0, v0000015ded05f560_0;  1 drivers
L_0000015ded0760a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015ded06ea10_0 .net/2u *"_ivl_0", 4 0, L_0000015ded0760a0;  1 drivers
v0000015ded06e510_0 .net "busy_internal", 0 0, v0000015ded06daa0_0;  1 drivers
L_0000015ded076250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ded0748c0_0 .net "clk_div_en_internal", 0 0, L_0000015ded076250;  1 drivers
v0000015ded075a40_0 .net "framing_error", 0 0, L_0000015decfc91d0;  1 drivers
v0000015ded074a00_0 .net "parity_error", 0 0, L_0000015decfc90f0;  1 drivers
L_0000015ded075680 .concat [ 3 5 0 0], v0000015decf62120_0, L_0000015ded0760a0;
L_0000015ded075720 .part v0000015decf61860_2, 2, 6;
L_0000015ded075860 .part v0000015decf61860_2, 0, 1;
L_0000015ded0723e0 .part v0000015decf61860_2, 1, 1;
L_0000015ded074320 .part v0000015decf61860_2, 0, 1;
L_0000015ded074000 .part v0000015decf61860_2, 1, 1;
L_0000015ded071f80 .part v0000015decf61860_2, 2, 6;
S_0000015decf01380 .scope module, "ALU1" "ALU" 2 275, 3 9 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 8 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_0000015dece7d4d0 .param/l "Input_data_width" 0 3 10, C4<00000000000000000000000000001000>;
P_0000015dece7d508 .param/l "Output_data_width" 0 3 10, C4<00000000000000000000000000001000>;
v0000015decfcda90_0 .net "A", 7 0, L_0000015decfc9400;  alias, 1 drivers
v0000015decfcd130_0 .net "ALU_EN", 0 0, v0000015decf623a0_0;  alias, 1 drivers
v0000015decfccff0_0 .net "ALU_FUN", 3 0, v0000015decf61ae0_0;  alias, 1 drivers
v0000015decfcdc70_0 .net "ALU_OUT", 7 0, v0000015ded00f660_0;  alias, 1 drivers
v0000015decfcc410_0 .net "Arith_Enable_internal", 0 0, v0000015ded00f7a0_0;  1 drivers
v0000015decfcca50_0 .net "Arith_Flag_internal", 0 0, v0000015ded00e8a0_0;  1 drivers
v0000015decfcc4b0_0 .net/s "Arith_out_internal", 7 0, v0000015ded00dea0_0;  1 drivers
v0000015decfcc5f0_0 .net "B", 7 0, L_0000015decfc9860;  alias, 1 drivers
v0000015decfcd090_0 .net "CLK", 0 0, L_0000015decfc92b0;  alias, 1 drivers
v0000015decfcdd10_0 .net "CMP_Enable_internal", 0 0, v0000015ded00db80_0;  1 drivers
v0000015decfcc870_0 .net "CMP_Flag_internal", 0 0, v0000015ded00ef80_0;  1 drivers
v0000015decfcd450_0 .net "CMP_out_internal", 7 0, v0000015ded00ea80_0;  1 drivers
v0000015decfcd1d0_0 .net "Logic_Enable_internal", 0 0, v0000015ded00e3a0_0;  1 drivers
v0000015decfccaf0_0 .net "Logic_Flag_internal", 0 0, v0000015ded00eb20_0;  1 drivers
v0000015decfccb90_0 .net "Logic_out_internal", 7 0, v0000015ded00ebc0_0;  1 drivers
v0000015decfcd310_0 .net "OUT_VALID", 0 0, v0000015ded00df40_0;  alias, 1 drivers
v0000015decfcbe70_0 .net "RST", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
v0000015decfccc30_0 .net "Shift_Enable_internal", 0 0, v0000015ded00dcc0_0;  1 drivers
v0000015decfcd3b0_0 .net "Shift_Flag_internal", 0 0, v0000015decfccf50_0;  1 drivers
v0000015decff2b60_0 .net "Shift_out_internal", 7 0, v0000015decfcd9f0_0;  1 drivers
L_0000015ded072b60 .part v0000015decf61ae0_0, 2, 2;
L_0000015ded074640 .part v0000015decf61ae0_0, 0, 2;
L_0000015ded072340 .part v0000015decf61ae0_0, 0, 2;
L_0000015ded0745a0 .part v0000015decf61ae0_0, 0, 2;
L_0000015ded0746e0 .part v0000015decf61ae0_0, 0, 2;
L_0000015ded072020 .part v0000015decf61ae0_0, 2, 2;
L_0000015ded072c00 .part v0000015decf61ae0_0, 2, 2;
S_0000015deced8300 .scope module, "ALU_OUT_MUX" "ALU_MUX" 3 108, 4 1 0, S_0000015decf01380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 8 "In2";
    .port_info 3 /INPUT 8 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "Out";
P_0000015decfb5470 .param/l "Output_data_width" 0 4 2, C4<00000000000000000000000000001000>;
v0000015ded00e800_0 .net "In0", 7 0, v0000015ded00dea0_0;  alias, 1 drivers
v0000015ded00f160_0 .net "In1", 7 0, v0000015ded00ebc0_0;  alias, 1 drivers
v0000015ded00da40_0 .net "In2", 7 0, v0000015ded00ea80_0;  alias, 1 drivers
v0000015ded00e440_0 .net "In3", 7 0, v0000015decfcd9f0_0;  alias, 1 drivers
v0000015ded00f660_0 .var "Out", 7 0;
v0000015ded00f5c0_0 .net "Sel", 1 0, L_0000015ded072020;  1 drivers
E_0000015decfb56b0/0 .event anyedge, v0000015ded00f5c0_0, v0000015ded00e800_0, v0000015ded00f160_0, v0000015ded00da40_0;
E_0000015decfb56b0/1 .event anyedge, v0000015ded00e440_0;
E_0000015decfb56b0 .event/or E_0000015decfb56b0/0, E_0000015decfb56b0/1;
S_0000015deced8490 .scope module, "ARU1" "ARITHMATIC_UNIT" 3 56, 5 1 0, S_0000015decf01380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 8 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_0000015deced8620 .param/l "ADD" 1 5 19, C4<00>;
P_0000015deced8658 .param/l "DIV" 1 5 22, C4<11>;
P_0000015deced8690 .param/l "Input_data_width" 0 5 2, C4<00000000000000000000000000001000>;
P_0000015deced86c8 .param/l "MUL" 1 5 21, C4<10>;
P_0000015deced8700 .param/l "Output_data_width" 0 5 2, C4<00000000000000000000000000001000>;
P_0000015deced8738 .param/l "SUB" 1 5 20, C4<01>;
v0000015ded00f3e0_0 .net "A", 7 0, L_0000015decfc9400;  alias, 1 drivers
v0000015ded00dae0_0 .net "ALU_FUN", 1 0, L_0000015ded074640;  1 drivers
v0000015ded00e580_0 .net "Arith_Enable", 0 0, v0000015ded00f7a0_0;  alias, 1 drivers
v0000015ded00e8a0_0 .var "Arith_Flag", 0 0;
v0000015ded00dea0_0 .var "Arith_OUT", 7 0;
v0000015ded00e300_0 .net "B", 7 0, L_0000015decfc9860;  alias, 1 drivers
v0000015ded00f020_0 .net "CLK", 0 0, L_0000015decfc92b0;  alias, 1 drivers
v0000015ded00e620_0 .net "RST", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
E_0000015decfb5530/0 .event negedge, v0000015ded00e620_0;
E_0000015decfb5530/1 .event posedge, v0000015ded00f020_0;
E_0000015decfb5530 .event/or E_0000015decfb5530/0, E_0000015decfb5530/1;
S_0000015deced1a30 .scope module, "CMPU1" "CMP_UNIT" 3 82, 6 1 0, S_0000015decf01380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 8 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_0000015decf01510 .param/l "CMPEQ" 1 6 19, C4<01>;
P_0000015decf01548 .param/l "CMPG" 1 6 20, C4<10>;
P_0000015decf01580 .param/l "CMPL" 1 6 21, C4<11>;
P_0000015decf015b8 .param/l "Input_data_width" 0 6 1, C4<00000000000000000000000000001000>;
P_0000015decf015f0 .param/l "NOP" 1 6 18, C4<00>;
P_0000015decf01628 .param/l "Output_data_width" 0 6 1, C4<00000000000000000000000000001000>;
v0000015ded00dc20_0 .net "A", 7 0, L_0000015decfc9400;  alias, 1 drivers
v0000015ded00f0c0_0 .net "ALU_FUN", 1 0, L_0000015ded0745a0;  1 drivers
v0000015ded00e1c0_0 .net "B", 7 0, L_0000015decfc9860;  alias, 1 drivers
v0000015ded00e6c0_0 .net "CLK", 0 0, L_0000015decfc92b0;  alias, 1 drivers
v0000015ded00f480_0 .net "CMP_Enable", 0 0, v0000015ded00db80_0;  alias, 1 drivers
v0000015ded00ef80_0 .var "CMP_Flag", 0 0;
v0000015ded00ea80_0 .var "CMP_OUT", 7 0;
v0000015ded00f520_0 .net "RST", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
S_0000015deced1bc0 .scope module, "D1" "Decoder" 3 45, 7 1 0, S_0000015decf01380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_0000015decfc22f0 .param/l "Arith" 1 7 16, C4<00>;
P_0000015decfc2328 .param/l "CMP" 1 7 18, C4<10>;
P_0000015decfc2360 .param/l "Logic" 1 7 17, C4<01>;
P_0000015decfc2398 .param/l "Shift" 1 7 19, C4<11>;
v0000015ded00f700_0 .net "ALU_EN", 0 0, v0000015decf623a0_0;  alias, 1 drivers
v0000015ded00e080_0 .net "ALU_FUN", 1 0, L_0000015ded072b60;  1 drivers
v0000015ded00f7a0_0 .var "Arith_Enable", 0 0;
v0000015ded00db80_0 .var "CMP_Enable", 0 0;
v0000015ded00e3a0_0 .var "Logic_Enable", 0 0;
v0000015ded00dcc0_0 .var "Shift_Enable", 0 0;
E_0000015decfb65f0 .event anyedge, v0000015ded00f700_0, v0000015ded00e080_0;
S_0000015decef8340 .scope module, "LU1" "LOGIC_UNIT" 3 69, 8 1 0, S_0000015decf01380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 8 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_0000015deced1d50 .param/l "AND" 1 8 18, C4<00>;
P_0000015deced1d88 .param/l "Input_data_width" 0 8 1, C4<00000000000000000000000000001000>;
P_0000015deced1dc0 .param/l "NAND" 1 8 20, C4<10>;
P_0000015deced1df8 .param/l "NOR" 1 8 21, C4<11>;
P_0000015deced1e30 .param/l "OR" 1 8 19, C4<01>;
P_0000015deced1e68 .param/l "Output_data_width" 0 8 1, C4<00000000000000000000000000001000>;
v0000015ded00ed00_0 .net "A", 7 0, L_0000015decfc9400;  alias, 1 drivers
v0000015ded00e940_0 .net "ALU_FUN", 1 0, L_0000015ded072340;  1 drivers
v0000015ded00f200_0 .net "B", 7 0, L_0000015decfc9860;  alias, 1 drivers
v0000015ded00e9e0_0 .net "CLK", 0 0, L_0000015decfc92b0;  alias, 1 drivers
v0000015ded00f2a0_0 .net "Logic_Enable", 0 0, v0000015ded00e3a0_0;  alias, 1 drivers
v0000015ded00eb20_0 .var "Logic_Flag", 0 0;
v0000015ded00ebc0_0 .var "Logic_OUT", 7 0;
v0000015ded00de00_0 .net "RST", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
S_0000015decef84d0 .scope module, "OUT_VALID_MUX" "ALU_MUX" 3 119, 4 1 0, S_0000015decf01380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_0000015decfb6f30 .param/l "Output_data_width" 0 4 2, +C4<00000000000000000000000000000001>;
v0000015ded00ec60_0 .net "In0", 0 0, v0000015ded00e8a0_0;  alias, 1 drivers
v0000015ded00eda0_0 .net "In1", 0 0, v0000015ded00eb20_0;  alias, 1 drivers
v0000015ded00ee40_0 .net "In2", 0 0, v0000015ded00ef80_0;  alias, 1 drivers
v0000015ded00f340_0 .net "In3", 0 0, v0000015decfccf50_0;  alias, 1 drivers
v0000015ded00df40_0 .var "Out", 0 0;
v0000015ded00dfe0_0 .net "Sel", 1 0, L_0000015ded072c00;  1 drivers
E_0000015decfb6b70/0 .event anyedge, v0000015ded00dfe0_0, v0000015ded00e8a0_0, v0000015ded00eb20_0, v0000015ded00ef80_0;
E_0000015decfb6b70/1 .event anyedge, v0000015ded00f340_0;
E_0000015decfb6b70 .event/or E_0000015decfb6b70/0, E_0000015decfb6b70/1;
S_0000015deceefea0 .scope module, "SHU1" "SHIFT_UNIT" 3 95, 9 1 0, S_0000015decf01380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 8 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_0000015decef8660 .param/l "Input_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_0000015decef8698 .param/l "Output_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_0000015decef86d0 .param/l "SHLA" 1 9 19, C4<01>;
P_0000015decef8708 .param/l "SHLB" 1 9 21, C4<11>;
P_0000015decef8740 .param/l "SHRA" 1 9 18, C4<00>;
P_0000015decef8778 .param/l "SHRB" 1 9 20, C4<10>;
v0000015ded00e120_0 .net "A", 7 0, L_0000015decfc9400;  alias, 1 drivers
v0000015decfcd770_0 .net "ALU_FUN", 1 0, L_0000015ded0746e0;  1 drivers
v0000015decfcc230_0 .net "B", 7 0, L_0000015decfc9860;  alias, 1 drivers
v0000015decfcd630_0 .net "CLK", 0 0, L_0000015decfc92b0;  alias, 1 drivers
v0000015decfcc7d0_0 .net "RST", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
v0000015decfcc2d0_0 .net "Shift_Enable", 0 0, v0000015ded00dcc0_0;  alias, 1 drivers
v0000015decfccf50_0 .var "Shift_Flag", 0 0;
v0000015decfcd9f0_0 .var "Shift_OUT", 7 0;
S_0000015decef0030 .scope module, "Data_syncrhonizer" "DATA_SYNC" 2 188, 10 1 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsync_bus";
    .port_info 1 /INPUT 1 "bus_enable";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 8 "sync_bus";
    .port_info 5 /OUTPUT 1 "enable_pulse";
P_0000015dece7dcd0 .param/l "BUS_WIDTH" 0 10 2, C4<00000000000000000000000000001000>;
P_0000015dece7dd08 .param/l "NUM_STAGES" 0 10 2, C4<00000000000000000000000000000010>;
L_0000015decfc9010 .functor NOT 1, L_0000015ded074e60, C4<0>, C4<0>, C4<0>;
L_0000015decfca2e0 .functor AND 1, L_0000015decfc9010, L_0000015ded0750e0, C4<1>, C4<1>;
v0000015decff19e0_0 .net "CLK", 0 0, o0000015ded014c48;  alias, 0 drivers
v0000015decff2fc0_0 .net "RST", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
v0000015decff3060_0 .net *"_ivl_1", 0 0, L_0000015ded074e60;  1 drivers
v0000015decff1c60_0 .net *"_ivl_2", 0 0, L_0000015decfc9010;  1 drivers
v0000015decff2020_0 .net *"_ivl_5", 0 0, L_0000015ded0750e0;  1 drivers
v0000015decff3100_0 .net "bus_enable", 0 0, v0000015ded05e160_0;  alias, 1 drivers
v0000015decff3240_0 .var "enable_pulse", 0 0;
v0000015decff2480_0 .net "mux", 7 0, L_0000015ded0759a0;  1 drivers
v0000015decff2160_0 .net "pulse_gen", 0 0, L_0000015decfca2e0;  1 drivers
v0000015decff2520_0 .var "syn_reg", 1 0;
v0000015decff2980_0 .var "sync_bus", 7 0;
v0000015decff2a20_0 .net "unsync_bus", 7 0, v0000015ded05f600_0;  alias, 1 drivers
v0000015decff3560_0 .var "unsync_reg", 7 0;
E_0000015decfb6bb0/0 .event negedge, v0000015ded00e620_0;
E_0000015decfb6bb0/1 .event posedge, v0000015decff19e0_0;
E_0000015decfb6bb0 .event/or E_0000015decfb6bb0/0, E_0000015decfb6bb0/1;
L_0000015ded074e60 .part v0000015decff2520_0, 1, 1;
L_0000015ded0750e0 .part v0000015decff2520_0, 0, 1;
L_0000015ded0759a0 .functor MUXZ 8, v0000015decff2980_0, v0000015decff3560_0, L_0000015decfca2e0, C4<>;
S_0000015decec1220 .scope module, "FIFO" "ASYNC_FIFO" 2 243, 11 8 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_0000015decef01c0 .param/l "Address_width" 0 11 12, C4<00000000000000000000000000000100>;
P_0000015decef01f8 .param/l "Data_width" 0 11 10, C4<00000000000000000000000000001000>;
P_0000015decef0230 .param/l "Depth" 0 11 11, C4<00000000000000000000000000001000>;
P_0000015decef0268 .param/l "NUM_STAGES" 0 11 13, C4<00000000000000000000000000000010>;
v0000015decff9080_0 .net "R2q_wptr_internal", 4 0, v0000015decfc31a0_0;  1 drivers
v0000015decff9760_0 .net "Radder_internal", 2 0, L_0000015ded074500;  1 drivers
v0000015decff7f00_0 .net "Rclk", 0 0, L_0000015ded075e00;  alias, 1 drivers
v0000015decff8040_0 .net "Rdata", 7 0, v0000015decff7be0_0;  alias, 1 drivers
v0000015decff94e0_0 .net "Rempty", 0 0, v0000015decff7d20_0;  alias, 1 drivers
v0000015decff8180_0 .net "Rempty_flag_internal", 0 0, v0000015decff8fe0_0;  1 drivers
v0000015decff8cc0_0 .net "Rinc", 0 0, v0000015decf62300_0;  alias, 1 drivers
v0000015decff9800_0 .net "Rptr_internal", 4 0, v0000015decff8d60_0;  1 drivers
v0000015decff85e0_0 .net "Rrst", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015decff8220_0 .net "Wadder_internal", 2 0, L_0000015ded074460;  1 drivers
v0000015decff7aa0_0 .net "Wclk", 0 0, o0000015ded014c48;  alias, 0 drivers
v0000015decff8680_0 .net "Wclken_internal", 0 0, v0000015decff91c0_0;  1 drivers
v0000015decff82c0_0 .net "Wfull", 0 0, v0000015decff9580_0;  alias, 1 drivers
v0000015decff7960_0 .net "Winc", 0 0, v0000015ded05fba0_0;  alias, 1 drivers
v0000015decff7a00_0 .net "Wptr_internal", 4 0, v0000015decff8ae0_0;  1 drivers
v0000015decff7b40_0 .net "Wq2_rptr_internal", 4 0, v0000015decff36a0_0;  1 drivers
v0000015decf63340_0 .net "Wrdata", 7 0, v0000015ded05ed40_0;  alias, 1 drivers
v0000015decf617c0_0 .net "Wrst", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
S_0000015decec13b0 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 11 99, 12 1 0, S_0000015decec1220;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_0000015dece7ced0 .param/l "BUS_WIDTH" 0 12 4, C4<000000000000000000000000000000101>;
P_0000015dece7cf08 .param/l "NUM_STAGES" 0 12 3, C4<00000000000000000000000000000010>;
v0000015decff2660_0 .net "ASYNC", 4 0, v0000015decff8d60_0;  alias, 1 drivers
v0000015decff2700_0 .net "CLK", 0 0, o0000015ded014c48;  alias, 0 drivers
v0000015decff2c00_0 .net "RST", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
v0000015decff36a0_0 .var "SYNC", 4 0;
v0000015decff2ca0_0 .var/i "i", 31 0;
v0000015decff37e0 .array "sync_reg", 4 0, 1 0;
v0000015decff37e0_0 .array/port v0000015decff37e0, 0;
v0000015decff37e0_1 .array/port v0000015decff37e0, 1;
v0000015decff37e0_2 .array/port v0000015decff37e0, 2;
v0000015decff37e0_3 .array/port v0000015decff37e0, 3;
E_0000015decfb6af0/0 .event anyedge, v0000015decff37e0_0, v0000015decff37e0_1, v0000015decff37e0_2, v0000015decff37e0_3;
v0000015decff37e0_4 .array/port v0000015decff37e0, 4;
E_0000015decfb6af0/1 .event anyedge, v0000015decff37e0_4;
E_0000015decfb6af0 .event/or E_0000015decfb6af0/0, E_0000015decfb6af0/1;
S_0000015dececd520 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 11 112, 12 1 0, S_0000015decec1220;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_0000015dece7cfd0 .param/l "BUS_WIDTH" 0 12 4, C4<000000000000000000000000000000101>;
P_0000015dece7d008 .param/l "NUM_STAGES" 0 12 3, C4<00000000000000000000000000000010>;
v0000015decff1940_0 .net "ASYNC", 4 0, v0000015decff8ae0_0;  alias, 1 drivers
v0000015decff1a80_0 .net "CLK", 0 0, L_0000015ded075e00;  alias, 1 drivers
v0000015decff1b20_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015decfc31a0_0 .var "SYNC", 4 0;
v0000015decfc3240_0 .var/i "i", 31 0;
v0000015decff9620 .array "sync_reg", 4 0, 1 0;
v0000015decff9620_0 .array/port v0000015decff9620, 0;
v0000015decff9620_1 .array/port v0000015decff9620, 1;
v0000015decff9620_2 .array/port v0000015decff9620, 2;
v0000015decff9620_3 .array/port v0000015decff9620, 3;
E_0000015decfb7e70/0 .event anyedge, v0000015decff9620_0, v0000015decff9620_1, v0000015decff9620_2, v0000015decff9620_3;
v0000015decff9620_4 .array/port v0000015decff9620, 4;
E_0000015decfb7e70/1 .event anyedge, v0000015decff9620_4;
E_0000015decfb7e70 .event/or E_0000015decfb7e70/0, E_0000015decfb7e70/1;
E_0000015decfb7570/0 .event negedge, v0000015decff1b20_0;
E_0000015decfb7570/1 .event posedge, v0000015decff1a80_0;
E_0000015decfb7570 .event/or E_0000015decfb7570/0, E_0000015decfb7570/1;
S_0000015dececd6b0 .scope module, "Clogic" "Comb_logic" 11 55, 13 1 0, S_0000015decec1220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v0000015decff91c0_0 .var "Wclken", 0 0;
v0000015decff89a0_0 .net "Wfull", 0 0, v0000015decff9580_0;  alias, 1 drivers
v0000015decff8900_0 .net "Winc", 0 0, v0000015ded05fba0_0;  alias, 1 drivers
E_0000015decfb8f70 .event anyedge, v0000015decff8900_0, v0000015decff89a0_0;
S_0000015deceec2c0 .scope module, "FIFO_MEM" "FIFO_MEMORY" 11 68, 14 1 0, S_0000015decec1220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_0000015decf2c080 .param/l "Address_width" 0 14 5, C4<00000000000000000000000000000100>;
P_0000015decf2c0b8 .param/l "Data_width" 0 14 3, C4<00000000000000000000000000001000>;
P_0000015decf2c0f0 .param/l "Depth" 0 14 4, C4<00000000000000000000000000001000>;
v0000015decff7fa0 .array "MEM", 0 7, 7 0;
v0000015decff9120_0 .net "Radder", 2 0, L_0000015ded074500;  alias, 1 drivers
v0000015decff9260_0 .net "Rclk", 0 0, L_0000015ded075e00;  alias, 1 drivers
v0000015decff7be0_0 .var "Rdata", 7 0;
v0000015decff7c80_0 .net "Rempty_flag", 0 0, v0000015decff8fe0_0;  alias, 1 drivers
v0000015decff8720_0 .net "Wadder", 2 0, L_0000015ded074460;  alias, 1 drivers
v0000015decff8ea0_0 .net "Wclk", 0 0, o0000015ded014c48;  alias, 0 drivers
v0000015decff87c0_0 .net "Wclken", 0 0, v0000015decff91c0_0;  alias, 1 drivers
v0000015decff9300_0 .net "Wrdata", 7 0, v0000015ded05ed40_0;  alias, 1 drivers
E_0000015decfb8ff0 .event posedge, v0000015decff1a80_0;
E_0000015decfb90f0 .event posedge, v0000015decff19e0_0;
S_0000015deceec450 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 11 82, 15 1 0, S_0000015decec1220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 5 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 5 "Rptr";
P_0000015decfb94b0 .param/l "Address_width" 0 15 1, C4<00000000000000000000000000000100>;
v0000015decff8360_0 .net "R2q_wptr", 4 0, v0000015decfc31a0_0;  alias, 1 drivers
v0000015decff8a40_0 .net "Radder", 2 0, L_0000015ded074500;  alias, 1 drivers
v0000015decff8400_0 .var "Radder_binary_current", 4 0;
v0000015decff93a0_0 .var "Radder_binary_next", 4 0;
v0000015decff7e60_0 .var "Radder_gray_next", 4 0;
v0000015decff8f40_0 .net "Rclk", 0 0, L_0000015ded075e00;  alias, 1 drivers
v0000015decff7d20_0 .var "Rempty", 0 0;
v0000015decff8fe0_0 .var "Rempty_flag", 0 0;
v0000015decff84a0_0 .net "Rinc", 0 0, v0000015decf62300_0;  alias, 1 drivers
v0000015decff8d60_0 .var "Rptr", 4 0;
v0000015decff8e00_0 .net "Rrst", 0 0, v0000015decf63160_0;  alias, 1 drivers
E_0000015decfba0b0 .event anyedge, v0000015decff8400_0, v0000015decff84a0_0, v0000015decff7d20_0, v0000015decff93a0_0;
L_0000015ded074500 .part v0000015decff8400_0, 0, 3;
S_0000015deceb89c0 .scope module, "FIFO_WPTRFULL" "FIFO_wprt_wfull" 11 44, 16 1 0, S_0000015decec1220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 5 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 5 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_0000015decfb98b0 .param/l "Address_width" 0 16 2, C4<00000000000000000000000000000100>;
v0000015decff7dc0_0 .net "Wadder", 2 0, L_0000015ded074460;  alias, 1 drivers
v0000015decff9440_0 .var "Wadder_binary_current", 3 0;
v0000015decff8860_0 .var "Wadder_binary_next", 3 0;
v0000015decff96c0_0 .var "Wadder_gray_next", 3 0;
v0000015decff8c20_0 .net "Wclk", 0 0, o0000015ded014c48;  alias, 0 drivers
v0000015decff9580_0 .var "Wfull", 0 0;
v0000015decff80e0_0 .net "Winc", 0 0, v0000015ded05fba0_0;  alias, 1 drivers
v0000015decff8ae0_0 .var "Wptr", 4 0;
v0000015decff8b80_0 .net "Wq2_rptr", 4 0, v0000015decff36a0_0;  alias, 1 drivers
v0000015decff8540_0 .net "Wrst", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
E_0000015decfb9b70 .event anyedge, v0000015decff9440_0, v0000015decff8900_0, v0000015decff89a0_0, v0000015decff8860_0;
L_0000015ded074460 .part v0000015decff9440_0, 0, 3;
S_0000015decf64040 .scope module, "Prescale_MUX" "MUX_prescale" 2 258, 17 1 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "prescale";
    .port_info 1 /OUTPUT 3 "OUT";
v0000015decf62120_0 .var "OUT", 2 0;
v0000015decf62e40_0 .net "prescale", 5 0, L_0000015ded071f80;  1 drivers
E_0000015decfb98f0 .event anyedge, v0000015decf62e40_0;
S_0000015decf64360 .scope module, "Pulse_gen" "PULSE_GEN" 2 231, 18 1 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LVL_SIG";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "PULSE_SIG";
v0000015decf61ea0_0 .net "CLK", 0 0, L_0000015ded075e00;  alias, 1 drivers
v0000015decf62ee0_0 .net "LVL_SIG", 0 0, v0000015ded06daa0_0;  alias, 1 drivers
v0000015decf62d00_0 .var "PREV", 0 0;
v0000015decf62300_0 .var "PULSE_SIG", 0 0;
v0000015decf62c60_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
S_0000015decf641d0 .scope module, "Regfile" "Register_file" 2 289, 19 1 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "WrData";
    .port_info 1 /INPUT 4 "Address";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 1 "RdEn";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 8 "RdData";
    .port_info 7 /OUTPUT 1 "RdData_valid";
    .port_info 8 /OUTPUT 8 "REG0";
    .port_info 9 /OUTPUT 8 "REG1";
    .port_info 10 /OUTPUT 8 "REG2";
    .port_info 11 /OUTPUT 8 "REG3";
P_0000015dece7c4d0 .param/l "Address_width" 0 19 2, C4<00000000000000000000000000000100>;
P_0000015dece7c508 .param/l "DATA_width" 0 19 2, C4<00000000000000000000000000001000>;
v0000015decf61860_0 .array/port v0000015decf61860, 0;
L_0000015decfc9400 .functor BUFZ 8, v0000015decf61860_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000015decf61860_1 .array/port v0000015decf61860, 1;
L_0000015decfc9860 .functor BUFZ 8, v0000015decf61860_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0000015decf628a0_0 .net "Address", 3 0, v0000015decf61540_0;  alias, 1 drivers
v0000015decf62f80_0 .net "CLK", 0 0, o0000015ded014c48;  alias, 0 drivers
v0000015decf62bc0_0 .net "REG0", 7 0, L_0000015decfc9400;  alias, 1 drivers
v0000015decf63020_0 .net "REG1", 7 0, L_0000015decfc9860;  alias, 1 drivers
v0000015decf62b20_0 .net "REG2", 7 0, v0000015decf61860_2;  alias, 1 drivers
v0000015decf61c20_0 .net "REG3", 7 0, v0000015decf61860_3;  alias, 1 drivers
v0000015decf62da0_0 .net "RST", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
v0000015decf62940_0 .var "RdData", 7 0;
v0000015decf62a80_0 .var "RdData_valid", 0 0;
v0000015decf61d60_0 .net "RdEn", 0 0, v0000015decf62760_0;  alias, 1 drivers
v0000015decf61860 .array "Regfile", 0 15, 7 0;
v0000015decf62080_0 .net "WrData", 7 0, v0000015ded05e520_0;  alias, 1 drivers
v0000015decf61900_0 .net "WrEn", 0 0, v0000015ded05f560_0;  alias, 1 drivers
v0000015decf621c0_0 .var/i "i", 31 0;
S_0000015decf63550 .scope module, "Reset_synchronizer1" "RST_SYNC" 2 122, 20 1 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_0000015decfb9c70 .param/l "NUM_STAGES" 0 20 2, C4<00000000000000000000000000000010>;
v0000015decf619a0_0 .net "CLK", 0 0, o0000015ded014c48;  alias, 0 drivers
v0000015decf630c0_0 .net "RST", 0 0, o0000015ded016718;  alias, 0 drivers
v0000015decf61fe0_0 .var "SYNC_RST", 0 0;
v0000015decf61a40_0 .var "sync_reg", 1 0;
E_0000015decfb9db0/0 .event negedge, v0000015decf630c0_0;
E_0000015decfb9db0/1 .event posedge, v0000015decff19e0_0;
E_0000015decfb9db0 .event/or E_0000015decfb9db0/0, E_0000015decfb9db0/1;
S_0000015decf636e0 .scope module, "Reset_synchronizer2" "RST_SYNC" 2 132, 20 1 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_0000015decfba170 .param/l "NUM_STAGES" 0 20 2, C4<00000000000000000000000000000010>;
v0000015decf61b80_0 .net "CLK", 0 0, o0000015ded016808;  alias, 0 drivers
v0000015decf629e0_0 .net "RST", 0 0, o0000015ded016718;  alias, 0 drivers
v0000015decf63160_0 .var "SYNC_RST", 0 0;
v0000015decf63200_0 .var "sync_reg", 1 0;
E_0000015decfbb0f0/0 .event negedge, v0000015decf630c0_0;
E_0000015decfbb0f0/1 .event posedge, v0000015decf61b80_0;
E_0000015decfbb0f0 .event/or E_0000015decfbb0f0/0, E_0000015decfbb0f0/1;
S_0000015decf63870 .scope module, "System_control" "SYS_CTRL" 2 162, 21 1 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_0000015deceb8b50 .param/l "ALU_OP_code" 1 21 39, C4<1000>;
P_0000015deceb8b88 .param/l "ALU_operand_A" 1 21 37, C4<0110>;
P_0000015deceb8bc0 .param/l "ALU_operand_B" 1 21 38, C4<0111>;
P_0000015deceb8bf8 .param/l "ALU_operation" 1 21 40, C4<1001>;
P_0000015deceb8c30 .param/l "Address_width" 0 21 2, C4<00000000000000000000000000000100>;
P_0000015deceb8c68 .param/l "Data_width" 0 21 2, C4<00000000000000000000000000001000>;
P_0000015deceb8ca0 .param/l "Idle" 1 21 31, C4<0000>;
P_0000015deceb8cd8 .param/l "Read_operation" 1 21 35, C4<0100>;
P_0000015deceb8d10 .param/l "Receive_Command" 1 21 32, C4<0001>;
P_0000015deceb8d48 .param/l "Register_file_address" 1 21 33, C4<0010>;
P_0000015deceb8d80 .param/l "Register_file_data" 1 21 34, C4<0011>;
P_0000015deceb8db8 .param/l "Send_data_TX" 1 21 41, C4<1010>;
P_0000015deceb8df0 .param/l "Write_operation" 1 21 36, C4<0101>;
v0000015decf623a0_0 .var "ALU_EN", 0 0;
v0000015decf61ae0_0 .var "ALU_FUN", 3 0;
v0000015decf61f40_0 .net "ALU_OUT", 7 0, v0000015ded00f660_0;  alias, 1 drivers
v0000015decf61540_0 .var "Address", 3 0;
v0000015decf61cc0_0 .net "CLK", 0 0, o0000015ded014c48;  alias, 0 drivers
v0000015decf615e0_0 .var "CLK_EN", 0 0;
v0000015decf62580_0 .var "Current_state", 3 0;
v0000015decf62440_0 .net "FIFO_full", 0 0, v0000015decff9580_0;  alias, 1 drivers
v0000015decf633e0_0 .var "Next_state", 3 0;
v0000015decf61680_0 .net "OUT_VALID", 0 0, v0000015ded00df40_0;  alias, 1 drivers
v0000015decf61720_0 .var "RF_Address", 3 0;
v0000015decf61e00_0 .var "RF_Data", 7 0;
v0000015decf62620_0 .net "RST", 0 0, v0000015decf61fe0_0;  alias, 1 drivers
v0000015decf62260_0 .net "RX_d_valid", 0 0, v0000015decff3240_0;  alias, 1 drivers
v0000015decf624e0_0 .net "RX_p_data", 7 0, v0000015decff2980_0;  alias, 1 drivers
v0000015decf626c0_0 .net "RdData_valid", 0 0, v0000015decf62a80_0;  alias, 1 drivers
v0000015decf62760_0 .var "RdEN", 0 0;
v0000015decf62800_0 .net "Rd_data", 7 0, v0000015decf62940_0;  alias, 1 drivers
v0000015ded05fba0_0 .var "TX_d_valid", 0 0;
v0000015ded05e3e0_0 .var "TX_data", 7 0;
v0000015ded05ed40_0 .var "TX_p_data", 7 0;
v0000015ded05e520_0 .var "WrData", 7 0;
v0000015ded05f560_0 .var "WrEN", 0 0;
v0000015ded05e840_0 .net "clk_div_en", 0 0, L_0000015ded076250;  alias, 1 drivers
v0000015ded05f380_0 .var "command", 7 0;
v0000015ded05dd00_0 .var "command_reg", 7 0;
E_0000015decfbad30/0 .event anyedge, v0000015decf62580_0, v0000015decf61e00_0, v0000015decff2980_0, v0000015ded05dd00_0;
E_0000015decfbad30/1 .event anyedge, v0000015decff89a0_0, v0000015ded05e3e0_0;
E_0000015decfbad30 .event/or E_0000015decfbad30/0, E_0000015decfbad30/1;
E_0000015decfbab30/0 .event anyedge, v0000015decf62580_0, v0000015decff3240_0, v0000015ded05f380_0, v0000015decf62a80_0;
E_0000015decfbab30/1 .event anyedge, v0000015ded00df40_0;
E_0000015decfbab30 .event/or E_0000015decfbab30/0, E_0000015decfbab30/1;
S_0000015decf63a00 .scope module, "UARTRX" "UART_RX" 2 201, 22 10 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "prescale";
    .port_info 4 /INPUT 1 "PAR_EN";
    .port_info 5 /INPUT 1 "PAR_TYP";
    .port_info 6 /OUTPUT 8 "RX_P_DATA";
    .port_info 7 /OUTPUT 1 "RX_data_valid";
    .port_info 8 /OUTPUT 1 "parity_error";
    .port_info 9 /OUTPUT 1 "framing_error";
P_0000015decfba730 .param/l "Data_width" 0 22 11, C4<00000000000000000000000000001000>;
L_0000015decfc90f0 .functor BUFZ 1, v0000015ded06b090_0, C4<0>, C4<0>, C4<0>;
L_0000015decfc91d0 .functor BUFZ 1, v0000015ded06a7d0_0, C4<0>, C4<0>, C4<0>;
v0000015ded06b130_0 .net "CLK", 0 0, L_0000015ded074be0;  alias, 1 drivers
v0000015ded06b3b0_0 .net "PAR_EN", 0 0, L_0000015ded075860;  1 drivers
v0000015ded06ad70_0 .net "PAR_TYP", 0 0, L_0000015ded0723e0;  1 drivers
v0000015ded06acd0_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded06b950_0 .net "RX_IN", 0 0, o0000015ded016ef8;  alias, 0 drivers
v0000015ded06a4b0_0 .net "RX_P_DATA", 7 0, v0000015ded05f600_0;  alias, 1 drivers
v0000015ded06a870_0 .net "RX_data_valid", 0 0, v0000015ded05e160_0;  alias, 1 drivers
v0000015ded06a5f0_0 .net "bit_cnt_internal", 3 0, v0000015ded05eb60_0;  1 drivers
v0000015ded06a690_0 .net "data_sample_enable_internal", 0 0, v0000015ded05f920_0;  1 drivers
v0000015ded069dd0_0 .net "deserializer_enable_internal", 0 0, v0000015ded05f880_0;  1 drivers
v0000015ded06aaf0_0 .net "edge_cnt_counter_internal", 5 0, v0000015ded05ec00_0;  1 drivers
v0000015ded06b4f0_0 .net "enable_internal", 0 0, v0000015ded05e980_0;  1 drivers
v0000015ded06aff0_0 .net "framing_error", 0 0, L_0000015decfc91d0;  alias, 1 drivers
o0000015ded017a08 .functor BUFZ 1, C4<z>; HiZ drive
v0000015ded06b1d0_0 .net "parity_checker_enable", 0 0, o0000015ded017a08;  0 drivers
v0000015ded06a730_0 .net "parity_checker_enable_internal", 0 0, v0000015ded05e480_0;  1 drivers
v0000015ded069f10_0 .net "parity_error", 0 0, L_0000015decfc90f0;  alias, 1 drivers
v0000015ded06a9b0_0 .net "parity_error_internal", 0 0, v0000015ded06b090_0;  1 drivers
v0000015ded06b270_0 .net "prescale", 5 0, L_0000015ded075720;  1 drivers
v0000015ded06b770_0 .net "reset_counters_internal", 0 0, v0000015ded05f240_0;  1 drivers
v0000015ded06aa50_0 .net "sampled_bit_internal", 0 0, v0000015ded05e8e0_0;  1 drivers
v0000015ded06bbd0_0 .net "start_checker_enable_internal", 0 0, v0000015ded05f4c0_0;  1 drivers
v0000015ded069e70_0 .net "start_glitch_internal", 0 0, v0000015ded06b8b0_0;  1 drivers
v0000015ded06b450_0 .net "stop_checker_enable_internal", 0 0, v0000015ded05de40_0;  1 drivers
v0000015ded06ab90_0 .net "stop_error_internal", 0 0, v0000015ded06a7d0_0;  1 drivers
S_0000015decf63b90 .scope module, "FSM1" "UART_RX_FSM" 22 109, 23 1 0, S_0000015decf63a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_0000015decf63eb0 .param/l "Data_bits" 1 23 33, C4<000100>;
P_0000015decf63ee8 .param/l "Data_valid" 1 23 36, C4<100000>;
P_0000015decf63f20 .param/l "Data_width" 0 23 2, C4<00000000000000000000000000001000>;
P_0000015decf63f58 .param/l "Idle" 1 23 31, C4<000001>;
P_0000015decf63f90 .param/l "Parity_bit_check" 1 23 34, C4<001000>;
P_0000015decf63fc8 .param/l "Start_bit_check" 1 23 32, C4<000010>;
P_0000015decf64000 .param/l "Stop_bit_check" 1 23 35, C4<010000>;
v0000015ded05e0c0_0 .net "CLK", 0 0, L_0000015ded074be0;  alias, 1 drivers
v0000015ded05eca0_0 .var "Current_state", 5 0;
v0000015ded05efc0_0 .var "Next_state", 5 0;
v0000015ded05ef20_0 .net "PAR_EN", 0 0, L_0000015ded075860;  alias, 1 drivers
v0000015ded05dda0_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded05f420_0 .net "RX_IN", 0 0, o0000015ded016ef8;  alias, 0 drivers
v0000015ded05f100_0 .net "bit_cnt", 3 0, v0000015ded05eb60_0;  alias, 1 drivers
v0000015ded05f920_0 .var "data_sample_enable", 0 0;
v0000015ded05e160_0 .var "data_valid", 0 0;
v0000015ded05f880_0 .var "deserializer_enable", 0 0;
v0000015ded05f2e0_0 .net "edge_cnt", 5 0, v0000015ded05ec00_0;  alias, 1 drivers
v0000015ded05e980_0 .var "enable", 0 0;
v0000015ded05e480_0 .var "parity_checker_enable", 0 0;
v0000015ded05e340_0 .net "parity_error", 0 0, v0000015ded06b090_0;  alias, 1 drivers
v0000015ded05f060_0 .net "prescale", 5 0, L_0000015ded075720;  alias, 1 drivers
v0000015ded05f240_0 .var "reset_counters", 0 0;
v0000015ded05f4c0_0 .var "start_checker_enable", 0 0;
v0000015ded05e5c0_0 .net "start_glitch", 0 0, v0000015ded06b8b0_0;  alias, 1 drivers
v0000015ded05de40_0 .var "stop_checker_enable", 0 0;
v0000015ded05ee80_0 .net "stop_error", 0 0, v0000015ded06a7d0_0;  alias, 1 drivers
E_0000015decfba2f0 .event anyedge, v0000015ded05eca0_0;
E_0000015decfbab70/0 .event anyedge, v0000015ded05eca0_0, v0000015ded05f420_0, v0000015ded05f2e0_0, v0000015ded05f060_0;
E_0000015decfbab70/1 .event anyedge, v0000015ded05e5c0_0, v0000015ded05f100_0, v0000015ded05ef20_0, v0000015ded05e340_0;
E_0000015decfbab70/2 .event anyedge, v0000015ded05ee80_0;
E_0000015decfbab70 .event/or E_0000015decfbab70/0, E_0000015decfbab70/1, E_0000015decfbab70/2;
E_0000015decfba330/0 .event negedge, v0000015decff1b20_0;
E_0000015decfba330/1 .event posedge, v0000015ded05e0c0_0;
E_0000015decfba330 .event/or E_0000015decfba330/0, E_0000015decfba330/1;
S_0000015decf63d20 .scope module, "d" "deserializer" 22 66, 24 1 0, S_0000015decf63a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
P_0000015decfba1f0 .param/l "Data_width" 0 24 2, C4<00000000000000000000000000001000>;
v0000015ded05f1a0_0 .net "CLK", 0 0, L_0000015ded074be0;  alias, 1 drivers
v0000015ded05f600_0 .var "P_DATA", 7 0;
v0000015ded05e660_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded05f6a0_0 .net "bit_cnt", 3 0, v0000015ded05eb60_0;  alias, 1 drivers
v0000015ded05e700_0 .net "deserializer_enable", 0 0, v0000015ded05f880_0;  alias, 1 drivers
v0000015ded05e7a0_0 .net "sampled_bit", 0 0, v0000015ded05e8e0_0;  alias, 1 drivers
S_0000015ded069940 .scope module, "ds" "data_sampling" 22 53, 25 1 0, S_0000015decf63a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
v0000015ded05df80_0 .net "CLK", 0 0, L_0000015ded074be0;  alias, 1 drivers
v0000015ded05dee0_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded05f740_0 .net "RX_IN", 0 0, o0000015ded016ef8;  alias, 0 drivers
v0000015ded05f9c0_0 .net "data_sample_enable", 0 0, v0000015ded05f920_0;  alias, 1 drivers
v0000015ded05fa60_0 .net "edge_cnt", 5 0, v0000015ded05ec00_0;  alias, 1 drivers
v0000015ded05fb00_0 .net "prescale", 5 0, L_0000015ded075720;  alias, 1 drivers
v0000015ded05e200_0 .var "sample1", 0 0;
v0000015ded05e020_0 .var "sample2", 0 0;
v0000015ded05e2a0_0 .var "sample3", 0 0;
v0000015ded05e8e0_0 .var "sampled_bit", 0 0;
S_0000015ded069ad0 .scope module, "ebc" "edge_bit_counter" 22 42, 26 1 0, S_0000015decf63a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
v0000015ded05ea20_0 .net "CLK", 0 0, L_0000015ded074be0;  alias, 1 drivers
v0000015ded05eac0_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded05eb60_0 .var "bit_cnt", 3 0;
v0000015ded05ec00_0 .var "edge_cnt", 5 0;
v0000015decf632a0_0 .net "enable", 0 0, v0000015ded05e980_0;  alias, 1 drivers
v0000015ded06a230_0 .net "prescale", 5 0, L_0000015ded075720;  alias, 1 drivers
v0000015ded06b810_0 .net "reset_counters", 0 0, v0000015ded05f240_0;  alias, 1 drivers
S_0000015ded069490 .scope module, "pc" "parity_checker" 22 78, 27 1 0, S_0000015decf63a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
P_0000015decfba870 .param/l "Data_width" 0 27 2, C4<00000000000000000000000000001000>;
v0000015ded06a370_0 .net "CLK", 0 0, L_0000015ded074be0;  alias, 1 drivers
v0000015ded06a0f0_0 .net "PAR_TYP", 0 0, L_0000015ded0723e0;  alias, 1 drivers
v0000015ded06a550_0 .var "P_flag", 0 0;
v0000015ded06bb30_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded069d30_0 .net "bit_cnt", 3 0, v0000015ded05eb60_0;  alias, 1 drivers
v0000015ded06af50_0 .var "data", 7 0;
v0000015ded06b310_0 .net "parity_checker_enable", 0 0, o0000015ded017a08;  alias, 0 drivers
v0000015ded06b090_0 .var "parity_error", 0 0;
v0000015ded06b9f0_0 .net "sampled_bit", 0 0, v0000015ded05e8e0_0;  alias, 1 drivers
S_0000015ded068810 .scope module, "start" "start_checker" 22 89, 28 1 0, S_0000015decf63a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
v0000015ded06a2d0_0 .net "CLK", 0 0, L_0000015ded074be0;  alias, 1 drivers
v0000015ded06aeb0_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded06a410_0 .net "sampled_bit", 0 0, v0000015ded05e8e0_0;  alias, 1 drivers
v0000015ded06ba90_0 .net "start_checker_enable", 0 0, v0000015ded05f4c0_0;  alias, 1 drivers
v0000015ded06b8b0_0 .var "start_glitch", 0 0;
S_0000015ded069170 .scope module, "stop" "stop_checker" 22 98, 29 1 0, S_0000015decf63a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
v0000015ded06a190_0 .net "CLK", 0 0, L_0000015ded074be0;  alias, 1 drivers
v0000015ded06ac30_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded06b6d0_0 .net "sampled_bit", 0 0, v0000015ded05e8e0_0;  alias, 1 drivers
v0000015ded06a910_0 .net "stop_checker_enable", 0 0, v0000015ded05de40_0;  alias, 1 drivers
v0000015ded06a7d0_0 .var "stop_error", 0 0;
S_0000015ded0681d0 .scope module, "UARTTX" "UART_TX" 2 218, 30 7 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "P_DATA";
    .port_info 3 /INPUT 1 "Data_Valid";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /INPUT 1 "parity_type";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
P_0000015decfba370 .param/l "DATA_WIDTH" 0 30 7, C4<00000000000000000000000000001000>;
v0000015ded06d320_0 .net "CLK", 0 0, L_0000015ded075e00;  alias, 1 drivers
v0000015ded06ce20_0 .net "Data_Valid", 0 0, L_0000015decfc97f0;  1 drivers
v0000015ded06cec0_0 .net "P_DATA", 7 0, v0000015decff7be0_0;  alias, 1 drivers
v0000015ded06c2e0_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded06c380_0 .net "TX_OUT", 0 0, v0000015ded06d8c0_0;  alias, 1 drivers
v0000015ded06c420_0 .net "busy", 0 0, v0000015ded06daa0_0;  alias, 1 drivers
v0000015ded06cf60_0 .net "mux_sel", 1 0, v0000015ded06bfc0_0;  1 drivers
v0000015ded06d1e0_0 .net "parity", 0 0, v0000015ded06d0a0_0;  1 drivers
v0000015ded06d280_0 .net "parity_enable", 0 0, L_0000015ded074320;  1 drivers
v0000015ded06d460_0 .net "parity_type", 0 0, L_0000015ded074000;  1 drivers
v0000015ded071670_0 .net "ser_data", 0 0, L_0000015ded074140;  1 drivers
v0000015ded0710d0_0 .net "seriz_done", 0 0, L_0000015ded0743c0;  1 drivers
v0000015ded070e50_0 .net "seriz_en", 0 0, v0000015ded06d500_0;  1 drivers
S_0000015ded068fe0 .scope module, "U0_Serializer" "Serializer" 30 38, 31 2 0, S_0000015ded0681d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "DATA";
    .port_info 3 /INPUT 1 "Enable";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 1 "Data_Valid";
    .port_info 6 /OUTPUT 1 "ser_out";
    .port_info 7 /OUTPUT 1 "ser_done";
P_0000015decfba430 .param/l "WIDTH" 0 31 2, C4<00000000000000000000000000001000>;
v0000015ded069fb0_0 .net "Busy", 0 0, v0000015ded06daa0_0;  alias, 1 drivers
v0000015ded06ae10_0 .net "CLK", 0 0, L_0000015ded075e00;  alias, 1 drivers
v0000015ded06b590_0 .net "DATA", 7 0, v0000015decff7be0_0;  alias, 1 drivers
v0000015ded06a050_0 .var "DATA_V", 7 0;
v0000015ded06b630_0 .net "Data_Valid", 0 0, L_0000015decfc97f0;  alias, 1 drivers
v0000015ded06c060_0 .net "Enable", 0 0, v0000015ded06d500_0;  alias, 1 drivers
v0000015ded06c6a0_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded06c4c0_0 .net *"_ivl_0", 31 0, L_0000015ded072ac0;  1 drivers
L_0000015ded076370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ded06cd80_0 .net/2u *"_ivl_10", 0 0, L_0000015ded076370;  1 drivers
L_0000015ded076298 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ded06cba0_0 .net *"_ivl_3", 28 0, L_0000015ded076298;  1 drivers
L_0000015ded0762e0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000015ded06d960_0 .net/2u *"_ivl_4", 31 0, L_0000015ded0762e0;  1 drivers
v0000015ded06d3c0_0 .net *"_ivl_6", 0 0, L_0000015ded073600;  1 drivers
L_0000015ded076328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ded06d640_0 .net/2u *"_ivl_8", 0 0, L_0000015ded076328;  1 drivers
v0000015ded06c880_0 .var "ser_count", 2 0;
v0000015ded06c100_0 .net "ser_done", 0 0, L_0000015ded0743c0;  alias, 1 drivers
v0000015ded06c9c0_0 .net "ser_out", 0 0, L_0000015ded074140;  alias, 1 drivers
L_0000015ded072ac0 .concat [ 3 29 0 0], v0000015ded06c880_0, L_0000015ded076298;
L_0000015ded073600 .cmp/eq 32, L_0000015ded072ac0, L_0000015ded0762e0;
L_0000015ded0743c0 .functor MUXZ 1, L_0000015ded076370, L_0000015ded076328, L_0000015ded073600, C4<>;
L_0000015ded074140 .part v0000015ded06a050_0, 0, 1;
S_0000015ded0697b0 .scope module, "U0_fsm" "uart_tx_fsm" 30 27, 32 2 0, S_0000015ded0681d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "Data_Valid";
    .port_info 3 /INPUT 1 "ser_done";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /OUTPUT 1 "Ser_enable";
    .port_info 6 /OUTPUT 2 "mux_sel";
    .port_info 7 /OUTPUT 1 "busy";
P_0000015decfc4b10 .param/l "IDLE" 0 32 16, C4<000>;
P_0000015decfc4b48 .param/l "data" 0 32 18, C4<011>;
P_0000015decfc4b80 .param/l "parity" 0 32 19, C4<010>;
P_0000015decfc4bb8 .param/l "start" 0 32 17, C4<001>;
P_0000015decfc4bf0 .param/l "stop" 0 32 20, C4<110>;
v0000015ded06c920_0 .net "CLK", 0 0, L_0000015ded075e00;  alias, 1 drivers
v0000015ded06c740_0 .net "Data_Valid", 0 0, L_0000015decfc97f0;  alias, 1 drivers
v0000015ded06dbe0_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded06d500_0 .var "Ser_enable", 0 0;
v0000015ded06daa0_0 .var "busy", 0 0;
v0000015ded06c7e0_0 .var "busy_c", 0 0;
v0000015ded06db40_0 .var "current_state", 2 0;
v0000015ded06bfc0_0 .var "mux_sel", 1 0;
v0000015ded06d820_0 .var "next_state", 2 0;
v0000015ded06d140_0 .net "parity_enable", 0 0, L_0000015ded074320;  alias, 1 drivers
v0000015ded06ca60_0 .net "ser_done", 0 0, L_0000015ded0743c0;  alias, 1 drivers
E_0000015decfba470 .event anyedge, v0000015ded06db40_0, v0000015ded06c100_0;
E_0000015decfbaf30 .event anyedge, v0000015ded06db40_0, v0000015ded06b630_0, v0000015ded06c100_0, v0000015ded06d140_0;
S_0000015ded068680 .scope module, "U0_mux" "mux" 30 49, 33 2 0, S_0000015ded0681d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "IN_0";
    .port_info 3 /INPUT 1 "IN_1";
    .port_info 4 /INPUT 1 "IN_2";
    .port_info 5 /INPUT 1 "IN_3";
    .port_info 6 /INPUT 2 "SEL";
    .port_info 7 /OUTPUT 1 "OUT";
v0000015ded06c560_0 .net "CLK", 0 0, L_0000015ded075e00;  alias, 1 drivers
L_0000015ded0763b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ded06bd40_0 .net "IN_0", 0 0, L_0000015ded0763b8;  1 drivers
v0000015ded06bde0_0 .net "IN_1", 0 0, L_0000015ded074140;  alias, 1 drivers
v0000015ded06d780_0 .net "IN_2", 0 0, v0000015ded06d0a0_0;  alias, 1 drivers
L_0000015ded076400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015ded06cb00_0 .net "IN_3", 0 0, L_0000015ded076400;  1 drivers
v0000015ded06d8c0_0 .var "OUT", 0 0;
v0000015ded06d000_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded06d6e0_0 .net "SEL", 1 0, v0000015ded06bfc0_0;  alias, 1 drivers
v0000015ded06cc40_0 .var "mux_out", 0 0;
E_0000015decfbabb0/0 .event anyedge, v0000015ded06bfc0_0, v0000015ded06bd40_0, v0000015ded06c9c0_0, v0000015ded06d780_0;
E_0000015decfbabb0/1 .event anyedge, v0000015ded06cb00_0;
E_0000015decfbabb0 .event/or E_0000015decfbabb0/0, E_0000015decfbabb0/1;
S_0000015ded067d20 .scope module, "U0_parity_calc" "parity_calc" 30 60, 34 1 0, S_0000015ded0681d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "parity_enable";
    .port_info 3 /INPUT 1 "parity_type";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 8 "DATA";
    .port_info 6 /INPUT 1 "Data_Valid";
    .port_info 7 /OUTPUT 1 "parity";
P_0000015decfba970 .param/l "WIDTH" 0 34 1, C4<00000000000000000000000000001000>;
v0000015ded06da00_0 .net "Busy", 0 0, v0000015ded06daa0_0;  alias, 1 drivers
v0000015ded06bf20_0 .net "CLK", 0 0, L_0000015ded075e00;  alias, 1 drivers
v0000015ded06d5a0_0 .net "DATA", 7 0, v0000015decff7be0_0;  alias, 1 drivers
v0000015ded06be80_0 .var "DATA_V", 7 0;
v0000015ded06c600_0 .net "Data_Valid", 0 0, L_0000015decfc97f0;  alias, 1 drivers
v0000015ded06cce0_0 .net "RST", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded06d0a0_0 .var "parity", 0 0;
v0000015ded06c1a0_0 .net "parity_enable", 0 0, L_0000015ded074320;  alias, 1 drivers
v0000015ded06c240_0 .net "parity_type", 0 0, L_0000015ded074000;  alias, 1 drivers
S_0000015ded069300 .scope module, "clock_divider_UART_RX" "ClkDiv" 2 140, 35 1 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_0000015decfba770 .param/l "Ratio_width" 0 35 2, C4<00000000000000000000000000001000>;
L_0000015decfc8ec0 .functor AND 1, L_0000015ded076250, L_0000015ded074aa0, C4<1>, C4<1>;
L_0000015decfc9b70 .functor AND 1, L_0000015decfc8ec0, L_0000015ded075b80, C4<1>, C4<1>;
v0000015ded070bd0_0 .net "Counter_full", 6 0, L_0000015ded074960;  1 drivers
v0000015ded070950_0 .net "Counter_half", 6 0, L_0000015ded074820;  1 drivers
L_0000015ded075f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ded071c10_0 .net *"_ivl_10", 0 0, L_0000015ded075f80;  1 drivers
L_0000015ded075fc8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ded071490_0 .net/2u *"_ivl_12", 31 0, L_0000015ded075fc8;  1 drivers
v0000015ded0718f0_0 .net *"_ivl_14", 31 0, L_0000015ded075cc0;  1 drivers
v0000015ded071530_0 .net *"_ivl_18", 7 0, L_0000015ded074b40;  1 drivers
v0000015ded0708b0_0 .net *"_ivl_2", 31 0, L_0000015ded075d60;  1 drivers
v0000015ded0709f0_0 .net *"_ivl_20", 6 0, L_0000015ded0752c0;  1 drivers
L_0000015ded076010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ded0712b0_0 .net *"_ivl_22", 0 0, L_0000015ded076010;  1 drivers
L_0000015ded076058 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000015ded0715d0_0 .net/2u *"_ivl_28", 7 0, L_0000015ded076058;  1 drivers
v0000015ded071170_0 .net *"_ivl_33", 0 0, L_0000015ded074aa0;  1 drivers
v0000015ded071710_0 .net *"_ivl_34", 0 0, L_0000015decfc8ec0;  1 drivers
v0000015ded0717b0_0 .net *"_ivl_37", 0 0, L_0000015ded075b80;  1 drivers
L_0000015ded075f38 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ded071850_0 .net *"_ivl_5", 23 0, L_0000015ded075f38;  1 drivers
v0000015ded071b70_0 .net *"_ivl_6", 31 0, L_0000015ded074dc0;  1 drivers
v0000015ded071210_0 .net *"_ivl_8", 30 0, L_0000015ded075220;  1 drivers
v0000015ded071350_0 .net "clk_en", 0 0, L_0000015decfc9b70;  1 drivers
v0000015ded070db0_0 .var "count", 7 0;
v0000015ded070b30_0 .var "div_clk", 0 0;
v0000015ded0713f0_0 .net "i_clk_en", 0 0, L_0000015ded076250;  alias, 1 drivers
v0000015ded070c70_0 .net "i_div_ratio", 7 0, L_0000015ded075680;  1 drivers
v0000015ded071990_0 .net "i_ref_clk", 0 0, o0000015ded016808;  alias, 0 drivers
v0000015ded071cb0_0 .net "i_rst_n", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded070d10_0 .net "is_odd", 0 0, L_0000015ded075180;  1 drivers
v0000015ded070770_0 .net "is_one", 0 0, L_0000015ded075040;  1 drivers
v0000015ded071a30_0 .net "is_zero", 0 0, L_0000015ded075ae0;  1 drivers
v0000015ded071ad0_0 .net "o_div_clk", 0 0, L_0000015ded074be0;  alias, 1 drivers
v0000015ded071d50_0 .var "odd_edge_tog", 0 0;
E_0000015decfbadb0/0 .event negedge, v0000015decff1b20_0;
E_0000015decfbadb0/1 .event posedge, v0000015decf61b80_0;
E_0000015decfbadb0 .event/or E_0000015decfbadb0/0, E_0000015decfbadb0/1;
L_0000015ded075180 .part L_0000015ded075680, 0, 1;
L_0000015ded075d60 .concat [ 8 24 0 0], L_0000015ded075680, L_0000015ded075f38;
L_0000015ded075220 .part L_0000015ded075d60, 1, 31;
L_0000015ded074dc0 .concat [ 31 1 0 0], L_0000015ded075220, L_0000015ded075f80;
L_0000015ded075cc0 .arith/sub 32, L_0000015ded074dc0, L_0000015ded075fc8;
L_0000015ded074820 .part L_0000015ded075cc0, 0, 7;
L_0000015ded0752c0 .part L_0000015ded075680, 1, 7;
L_0000015ded074b40 .concat [ 7 1 0 0], L_0000015ded0752c0, L_0000015ded076010;
L_0000015ded074960 .part L_0000015ded074b40, 0, 7;
L_0000015ded075ae0 .reduce/nor L_0000015ded075680;
L_0000015ded075040 .cmp/eq 8, L_0000015ded075680, L_0000015ded076058;
L_0000015ded074aa0 .reduce/nor L_0000015ded075040;
L_0000015ded075b80 .reduce/nor L_0000015ded075ae0;
L_0000015ded074be0 .functor MUXZ 1, o0000015ded016808, v0000015ded070b30_0, L_0000015decfc9b70, C4<>;
S_0000015ded0689a0 .scope begin, "counter_proc" "counter_proc" 35 27, 35 27 0, S_0000015ded069300;
 .timescale 0 0;
S_0000015ded068360 .scope module, "clock_divider_UART_TX" "ClkDiv" 2 150, 35 1 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_0000015decfba7b0 .param/l "Ratio_width" 0 35 2, C4<00000000000000000000000000001000>;
L_0000015decfc9be0 .functor AND 1, L_0000015ded076250, L_0000015ded075c20, C4<1>, C4<1>;
L_0000015decfc9780 .functor AND 1, L_0000015decfc9be0, L_0000015ded0755e0, C4<1>, C4<1>;
v0000015ded071df0_0 .net "Counter_full", 6 0, L_0000015ded0757c0;  1 drivers
v0000015ded070810_0 .net "Counter_half", 6 0, L_0000015ded0754a0;  1 drivers
L_0000015ded076130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ded070ef0_0 .net *"_ivl_10", 0 0, L_0000015ded076130;  1 drivers
L_0000015ded076178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015ded071030_0 .net/2u *"_ivl_12", 31 0, L_0000015ded076178;  1 drivers
v0000015ded070a90_0 .net *"_ivl_14", 31 0, L_0000015ded075400;  1 drivers
v0000015ded070f90_0 .net *"_ivl_18", 7 0, L_0000015ded074f00;  1 drivers
v0000015ded06e5b0_0 .net *"_ivl_2", 31 0, L_0000015ded075360;  1 drivers
v0000015ded06df70_0 .net *"_ivl_20", 6 0, L_0000015ded074fa0;  1 drivers
L_0000015ded0761c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015ded06eb50_0 .net *"_ivl_22", 0 0, L_0000015ded0761c0;  1 drivers
L_0000015ded076208 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000015ded0704f0_0 .net/2u *"_ivl_28", 7 0, L_0000015ded076208;  1 drivers
v0000015ded06e650_0 .net *"_ivl_33", 0 0, L_0000015ded075c20;  1 drivers
v0000015ded06e0b0_0 .net *"_ivl_34", 0 0, L_0000015decfc9be0;  1 drivers
v0000015ded0706d0_0 .net *"_ivl_37", 0 0, L_0000015ded0755e0;  1 drivers
L_0000015ded0760e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015ded06f410_0 .net *"_ivl_5", 23 0, L_0000015ded0760e8;  1 drivers
v0000015ded06f050_0 .net *"_ivl_6", 31 0, L_0000015ded075900;  1 drivers
v0000015ded06f230_0 .net *"_ivl_8", 30 0, L_0000015ded074780;  1 drivers
v0000015ded06f5f0_0 .net "clk_en", 0 0, L_0000015decfc9780;  1 drivers
v0000015ded06e150_0 .var "count", 7 0;
v0000015ded06fd70_0 .var "div_clk", 0 0;
v0000015ded06f4b0_0 .net "i_clk_en", 0 0, L_0000015ded076250;  alias, 1 drivers
v0000015ded06f9b0_0 .net "i_div_ratio", 7 0, v0000015decf61860_3;  alias, 1 drivers
v0000015ded06fe10_0 .net "i_ref_clk", 0 0, o0000015ded016808;  alias, 0 drivers
v0000015ded06e6f0_0 .net "i_rst_n", 0 0, v0000015decf63160_0;  alias, 1 drivers
v0000015ded06e1f0_0 .net "is_odd", 0 0, L_0000015ded074c80;  1 drivers
v0000015ded06f2d0_0 .net "is_one", 0 0, L_0000015ded074d20;  1 drivers
v0000015ded06ec90_0 .net "is_zero", 0 0, L_0000015ded075540;  1 drivers
v0000015ded06f0f0_0 .net "o_div_clk", 0 0, L_0000015ded075e00;  alias, 1 drivers
v0000015ded06f7d0_0 .var "odd_edge_tog", 0 0;
L_0000015ded074c80 .part v0000015decf61860_3, 0, 1;
L_0000015ded075360 .concat [ 8 24 0 0], v0000015decf61860_3, L_0000015ded0760e8;
L_0000015ded074780 .part L_0000015ded075360, 1, 31;
L_0000015ded075900 .concat [ 31 1 0 0], L_0000015ded074780, L_0000015ded076130;
L_0000015ded075400 .arith/sub 32, L_0000015ded075900, L_0000015ded076178;
L_0000015ded0754a0 .part L_0000015ded075400, 0, 7;
L_0000015ded074fa0 .part v0000015decf61860_3, 1, 7;
L_0000015ded074f00 .concat [ 7 1 0 0], L_0000015ded074fa0, L_0000015ded0761c0;
L_0000015ded0757c0 .part L_0000015ded074f00, 0, 7;
L_0000015ded075540 .reduce/nor v0000015decf61860_3;
L_0000015ded074d20 .cmp/eq 8, v0000015decf61860_3, L_0000015ded076208;
L_0000015ded075c20 .reduce/nor L_0000015ded074d20;
L_0000015ded0755e0 .reduce/nor L_0000015ded075540;
L_0000015ded075e00 .functor MUXZ 1, o0000015ded016808, v0000015ded06fd70_0, L_0000015decfc9780, C4<>;
S_0000015ded067eb0 .scope begin, "counter_proc" "counter_proc" 35 27, 35 27 0, S_0000015ded068360;
 .timescale 0 0;
S_0000015ded069620 .scope module, "clock_gating_ALU" "CLK_gate" 2 265, 36 1 0, S_0000015decf011f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EN";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "GATED_CLK";
L_0000015decfc92b0 .functor AND 1, v0000015ded06f370_0, o0000015ded014c48, C4<1>, C4<1>;
v0000015ded06e8d0_0 .net "CLK", 0 0, o0000015ded014c48;  alias, 0 drivers
v0000015ded06fcd0_0 .net "CLK_EN", 0 0, v0000015decf615e0_0;  alias, 1 drivers
v0000015ded06e790_0 .net "GATED_CLK", 0 0, L_0000015decfc92b0;  alias, 1 drivers
v0000015ded06f370_0 .var "latch", 0 0;
E_0000015decfba4f0 .event anyedge, v0000015decf615e0_0, v0000015decff19e0_0;
    .scope S_0000015decf63550;
T_0 ;
    %wait E_0000015decfb9db0;
    %load/vec4 v0000015decf630c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015decf61a40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000015decf61a40_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000015decf61a40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000015decf63550;
T_1 ;
    %wait E_0000015decfb9db0;
    %load/vec4 v0000015decf630c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decf61fe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000015decf61a40_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000015decf61fe0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015decf636e0;
T_2 ;
    %wait E_0000015decfbb0f0;
    %load/vec4 v0000015decf629e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015decf63200_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000015decf63200_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000015decf63200_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015decf636e0;
T_3 ;
    %wait E_0000015decfbb0f0;
    %load/vec4 v0000015decf629e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decf63160_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000015decf63200_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000015decf63160_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000015ded069300;
T_4 ;
    %wait E_0000015decfbadb0;
    %fork t_1, S_0000015ded0689a0;
    %jmp t_0;
    .scope S_0000015ded0689a0;
t_1 ;
    %load/vec4 v0000015ded071cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded070db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded070b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded071d50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015ded071350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000015ded070d10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0000015ded070db0_0;
    %load/vec4 v0000015ded070950_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded070db0_0, 0;
    %load/vec4 v0000015ded070b30_0;
    %inv;
    %assign/vec4 v0000015ded070b30_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000015ded070d10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v0000015ded070db0_0;
    %load/vec4 v0000015ded070950_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v0000015ded071d50_0;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/1 T_4.9, 8;
    %load/vec4 v0000015ded070d10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.13, 11;
    %load/vec4 v0000015ded070db0_0;
    %load/vec4 v0000015ded070bd0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.12, 10;
    %load/vec4 v0000015ded071d50_0;
    %nor/r;
    %and;
T_4.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.9;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded070db0_0, 0;
    %load/vec4 v0000015ded070b30_0;
    %inv;
    %assign/vec4 v0000015ded070b30_0, 0;
    %load/vec4 v0000015ded071d50_0;
    %inv;
    %assign/vec4 v0000015ded071d50_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000015ded070db0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000015ded070db0_0, 0;
T_4.8 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_0000015ded069300;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015ded068360;
T_5 ;
    %wait E_0000015decfbadb0;
    %fork t_3, S_0000015ded067eb0;
    %jmp t_2;
    .scope S_0000015ded067eb0;
t_3 ;
    %load/vec4 v0000015ded06e6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded06e150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06fd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded06f7d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000015ded06f5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000015ded06e1f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0000015ded06e150_0;
    %load/vec4 v0000015ded070810_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded06e150_0, 0;
    %load/vec4 v0000015ded06fd70_0;
    %inv;
    %assign/vec4 v0000015ded06fd70_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000015ded06e1f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.11, 10;
    %load/vec4 v0000015ded06e150_0;
    %load/vec4 v0000015ded070810_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0000015ded06f7d0_0;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/1 T_5.9, 8;
    %load/vec4 v0000015ded06e1f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.13, 11;
    %load/vec4 v0000015ded06e150_0;
    %load/vec4 v0000015ded071df0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.12, 10;
    %load/vec4 v0000015ded06f7d0_0;
    %nor/r;
    %and;
T_5.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.9;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded06e150_0, 0;
    %load/vec4 v0000015ded06fd70_0;
    %inv;
    %assign/vec4 v0000015ded06fd70_0, 0;
    %load/vec4 v0000015ded06f7d0_0;
    %inv;
    %assign/vec4 v0000015ded06f7d0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0000015ded06e150_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000015ded06e150_0, 0;
T_5.8 ;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_0000015ded068360;
t_2 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0000015decf63870;
T_6 ;
    %wait E_0000015decfb6bb0;
    %load/vec4 v0000015decf62620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015decf62580_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000015decf633e0_0;
    %assign/vec4 v0000015decf62580_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000015decf63870;
T_7 ;
    %wait E_0000015decfbab30;
    %load/vec4 v0000015decf62580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v0000015decf62260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
T_7.14 ;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v0000015ded05f380_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %load/vec4 v0000015decf62580_0;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.20;
T_7.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.20;
T_7.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.20;
T_7.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.20;
T_7.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v0000015decf62260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %load/vec4 v0000015ded05f380_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v0000015ded05f380_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_7.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.26;
T_7.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
T_7.26 ;
T_7.24 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0000015decf62580_0;
    %store/vec4 v0000015decf633e0_0, 0, 4;
T_7.22 ;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v0000015decf62260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0000015decf62580_0;
    %store/vec4 v0000015decf633e0_0, 0, 4;
T_7.28 ;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v0000015decf626c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0000015decf62580_0;
    %store/vec4 v0000015decf633e0_0, 0, 4;
T_7.30 ;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v0000015decf62260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v0000015decf62580_0;
    %store/vec4 v0000015decf633e0_0, 0, 4;
T_7.32 ;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v0000015decf62260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0000015decf62580_0;
    %store/vec4 v0000015decf633e0_0, 0, 4;
T_7.34 ;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v0000015decf62260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v0000015decf62580_0;
    %store/vec4 v0000015decf633e0_0, 0, 4;
T_7.36 ;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v0000015decf61680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v0000015decf62580_0;
    %store/vec4 v0000015decf633e0_0, 0, 4;
T_7.38 ;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000015decf633e0_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000015decf63870;
T_8 ;
    %wait E_0000015decfbad30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015decf623a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015decf615e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000015ded05ed40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded05fba0_0, 0, 1;
    %load/vec4 v0000015decf62580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %load/vec4 v0000015decf61e00_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %jmp T_8.12;
T_8.0 ;
    %load/vec4 v0000015decf61e00_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %jmp T_8.12;
T_8.1 ;
    %load/vec4 v0000015decf624e0_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %load/vec4 v0000015decf61e00_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v0000015decf61e00_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v0000015decf61e00_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0000015decf61e00_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0000015decf61e00_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %load/vec4 v0000015decf624e0_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %load/vec4 v0000015decf624e0_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0000015decf624e0_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015decf615e0_0, 0, 1;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015decf615e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015decf623a0_0, 0, 1;
    %load/vec4 v0000015decf624e0_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0000015decf62440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0000015ded05e3e0_0;
    %store/vec4 v0000015ded05ed40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05fba0_0, 0, 1;
    %load/vec4 v0000015decf624e0_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
T_8.13 ;
    %load/vec4 v0000015ded05dd00_0;
    %store/vec4 v0000015ded05f380_0, 0, 8;
    %load/vec4 v0000015decf624e0_0;
    %store/vec4 v0000015ded05e520_0, 0, 8;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000015decf63870;
T_9 ;
    %wait E_0000015decfb6bb0;
    %load/vec4 v0000015decf62620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015decf61720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015decf61540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015decf61ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded05e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decf62760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded05f560_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decf62760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded05f560_0, 0;
    %load/vec4 v0000015decf62580_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0000015decf624e0_0;
    %assign/vec4 v0000015ded05dd00_0, 0;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0000015decf62260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %load/vec4 v0000015decf624e0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000015decf61720_0, 0;
    %load/vec4 v0000015decf624e0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000015decf61540_0, 0;
T_9.13 ;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0000015decf62260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v0000015decf624e0_0;
    %assign/vec4 v0000015decf61e00_0, 0;
T_9.15 ;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015decf62760_0, 0;
    %load/vec4 v0000015decf62800_0;
    %assign/vec4 v0000015ded05e3e0_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded05f560_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded05f560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015decf61720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015decf61540_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded05f560_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015decf61720_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015decf61540_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0000015decf62260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %load/vec4 v0000015decf624e0_0;
    %pad/u 4;
    %assign/vec4 v0000015decf61ae0_0, 0;
T_9.17 ;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0000015decf61680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %load/vec4 v0000015decf61f40_0;
    %assign/vec4 v0000015ded05e3e0_0, 0;
T_9.19 ;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000015decef0030;
T_10 ;
    %wait E_0000015decfb6bb0;
    %load/vec4 v0000015decff2fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015decff2520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015decff3560_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000015decff3560_0;
    %load/vec4 v0000015decff2a20_0;
    %cmp/ne;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015decff2520_0, 0;
    %load/vec4 v0000015decff2a20_0;
    %assign/vec4 v0000015decff3560_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000015decff2520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000015decff3100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000015decff2520_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000015decef0030;
T_11 ;
    %wait E_0000015decfb6bb0;
    %load/vec4 v0000015decff2fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decff3240_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000015decff2160_0;
    %assign/vec4 v0000015decff3240_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000015decef0030;
T_12 ;
    %wait E_0000015decfb6bb0;
    %load/vec4 v0000015decff2fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015decff2980_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000015decff2480_0;
    %assign/vec4 v0000015decff2980_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000015ded069ad0;
T_13 ;
    %wait E_0000015decfba330;
    %load/vec4 v0000015ded05eac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000015ded05ec00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000015ded06b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000015ded05ec00_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000015decf632a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0000015ded05ec00_0;
    %pad/u 32;
    %load/vec4 v0000015ded06a230_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000015ded05ec00_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0000015ded05ec00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000015ded05ec00_0, 0;
T_13.7 ;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000015ded069ad0;
T_14 ;
    %wait E_0000015decfba330;
    %load/vec4 v0000015ded05eac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015ded05eb60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000015ded06b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015ded05eb60_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000015decf632a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0000015ded05ec00_0;
    %pad/u 32;
    %load/vec4 v0000015ded06a230_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0000015ded05eb60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000015ded05eb60_0, 0;
T_14.6 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000015ded069940;
T_15 ;
    %wait E_0000015decfba330;
    %load/vec4 v0000015ded05dee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded05e200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded05e020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded05e2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded05e8e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000015ded05f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000015ded05fa60_0;
    %pad/u 32;
    %load/vec4 v0000015ded05fb00_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0000015ded05f740_0;
    %assign/vec4 v0000015ded05e200_0, 0;
T_15.4 ;
    %load/vec4 v0000015ded05fa60_0;
    %load/vec4 v0000015ded05fb00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0000015ded05f740_0;
    %assign/vec4 v0000015ded05e020_0, 0;
T_15.6 ;
    %load/vec4 v0000015ded05fa60_0;
    %pad/u 32;
    %load/vec4 v0000015ded05fb00_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0000015ded05f740_0;
    %assign/vec4 v0000015ded05e2a0_0, 0;
    %load/vec4 v0000015ded05e200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.12, 9;
    %load/vec4 v0000015ded05e020_0;
    %and;
T_15.12;
    %flag_set/vec4 8;
    %jmp/1 T_15.11, 8;
    %load/vec4 v0000015ded05e020_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.13, 10;
    %load/vec4 v0000015ded05e2a0_0;
    %and;
T_15.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.11;
    %flag_get/vec4 8;
    %jmp/1 T_15.10, 8;
    %load/vec4 v0000015ded05e200_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_15.14, 8;
    %load/vec4 v0000015ded05e2a0_0;
    %and;
T_15.14;
    %or;
T_15.10;
    %assign/vec4 v0000015ded05e8e0_0, 0;
T_15.8 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000015decf63d20;
T_16 ;
    %wait E_0000015decfba330;
    %load/vec4 v0000015ded05e660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded05f600_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000015ded05e700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0000015ded05f6a0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000015ded05e7a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000015ded05f6a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000015ded05f600_0, 4, 5;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000015ded069490;
T_17 ;
    %wait E_0000015decfba330;
    %load/vec4 v0000015ded06bb30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded06af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06b090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06a550_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000015ded06b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000015ded069d30_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.6, 5;
    %load/vec4 v0000015ded069d30_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0000015ded06b9f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000015ded069d30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000015ded06af50_0, 4, 5;
T_17.4 ;
    %load/vec4 v0000015ded069d30_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0000015ded06af50_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000015ded06b9f0_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v0000015ded06a550_0, 0;
T_17.7 ;
    %load/vec4 v0000015ded069d30_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_17.9, 4;
    %load/vec4 v0000015ded06a0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %load/vec4 v0000015ded06a550_0;
    %nor/r;
    %load/vec4 v0000015ded06b9f0_0;
    %cmp/e;
    %jmp/0xz  T_17.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06b090_0, 0;
    %jmp T_17.14;
T_17.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded06b090_0, 0;
T_17.14 ;
T_17.11 ;
    %load/vec4 v0000015ded06a0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.15, 8;
    %load/vec4 v0000015ded06a550_0;
    %load/vec4 v0000015ded06b9f0_0;
    %cmp/e;
    %jmp/0xz  T_17.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06b090_0, 0;
    %jmp T_17.18;
T_17.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded06b090_0, 0;
T_17.18 ;
T_17.15 ;
T_17.9 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000015ded068810;
T_18 ;
    %wait E_0000015decfba330;
    %load/vec4 v0000015ded06aeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06b8b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000015ded06ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000015ded06a410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06b8b0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded06b8b0_0, 0;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000015ded069170;
T_19 ;
    %wait E_0000015decfba330;
    %load/vec4 v0000015ded06ac30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06a7d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000015ded06a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000015ded06b6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06a7d0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded06a7d0_0, 0;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000015decf63b90;
T_20 ;
    %wait E_0000015decfba330;
    %load/vec4 v0000015ded05dda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000015ded05eca0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000015ded05efc0_0;
    %assign/vec4 v0000015ded05eca0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000015decf63b90;
T_21 ;
    %wait E_0000015decfbab70;
    %load/vec4 v0000015ded05eca0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
    %jmp T_21.7;
T_21.0 ;
    %load/vec4 v0000015ded05f420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
T_21.9 ;
    %jmp T_21.7;
T_21.1 ;
    %load/vec4 v0000015ded05f2e0_0;
    %pad/u 32;
    %load/vec4 v0000015ded05f060_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.10, 4;
    %load/vec4 v0000015ded05e5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
    %jmp T_21.13;
T_21.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
T_21.13 ;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
T_21.11 ;
    %jmp T_21.7;
T_21.2 ;
    %load/vec4 v0000015ded05f100_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.16, 5;
    %load/vec4 v0000015ded05f100_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0000015ded05ef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
    %jmp T_21.18;
T_21.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
T_21.18 ;
T_21.15 ;
    %jmp T_21.7;
T_21.3 ;
    %load/vec4 v0000015ded05f2e0_0;
    %pad/u 32;
    %load/vec4 v0000015ded05f060_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.19, 4;
    %load/vec4 v0000015ded05e340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
    %jmp T_21.22;
T_21.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
T_21.22 ;
    %jmp T_21.20;
T_21.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
T_21.20 ;
    %jmp T_21.7;
T_21.4 ;
    %load/vec4 v0000015ded05f2e0_0;
    %pad/u 32;
    %load/vec4 v0000015ded05f060_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.23, 4;
    %load/vec4 v0000015ded05ee80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
    %jmp T_21.26;
T_21.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
T_21.26 ;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
T_21.24 ;
    %jmp T_21.7;
T_21.5 ;
    %load/vec4 v0000015ded05f420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
    %jmp T_21.28;
T_21.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000015ded05efc0_0, 0, 6;
T_21.28 ;
    %jmp T_21.7;
T_21.7 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000015decf63b90;
T_22 ;
    %wait E_0000015decfba2f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded05f920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded05e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded05f880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded05e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded05de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded05f4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded05e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded05f240_0, 0, 1;
    %load/vec4 v0000015ded05eca0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05f240_0, 0, 1;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05f4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05f920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05e980_0, 0, 1;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05f920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05f880_0, 0, 1;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05f920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05e480_0, 0, 1;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05f920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05de40_0, 0, 1;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded05e160_0, 0, 1;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000015ded0697b0;
T_23 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015ded06dbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015ded06db40_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000015ded06d820_0;
    %assign/vec4 v0000015ded06db40_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000015ded0697b0;
T_24 ;
    %wait E_0000015decfbaf30;
    %load/vec4 v0000015ded06db40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015ded06d820_0, 0, 3;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0000015ded06c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000015ded06d820_0, 0, 3;
    %jmp T_24.8;
T_24.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015ded06d820_0, 0, 3;
T_24.8 ;
    %jmp T_24.6;
T_24.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000015ded06d820_0, 0, 3;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0000015ded06ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.9, 8;
    %load/vec4 v0000015ded06d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000015ded06d820_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000015ded06d820_0, 0, 3;
T_24.12 ;
    %jmp T_24.10;
T_24.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000015ded06d820_0, 0, 3;
T_24.10 ;
    %jmp T_24.6;
T_24.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000015ded06d820_0, 0, 3;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015ded06d820_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000015ded0697b0;
T_25 ;
    %wait E_0000015decfba470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded06d500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000015ded06bfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded06c7e0_0, 0, 1;
    %load/vec4 v0000015ded06db40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded06c7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded06d500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000015ded06bfc0_0, 0, 2;
    %jmp T_25.6;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded06d500_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000015ded06bfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded06c7e0_0, 0, 1;
    %jmp T_25.6;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded06d500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded06c7e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000015ded06bfc0_0, 0, 2;
    %jmp T_25.6;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded06d500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded06c7e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000015ded06bfc0_0, 0, 2;
    %load/vec4 v0000015ded06ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded06d500_0, 0, 1;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded06d500_0, 0, 1;
T_25.8 ;
    %jmp T_25.6;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded06c7e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000015ded06bfc0_0, 0, 2;
    %jmp T_25.6;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded06c7e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000015ded06bfc0_0, 0, 2;
    %jmp T_25.6;
T_25.6 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000015ded0697b0;
T_26 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015ded06dbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06daa0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000015ded06c7e0_0;
    %assign/vec4 v0000015ded06daa0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000015ded068fe0;
T_27 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015ded06c6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded06a050_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000015ded06b630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.4, 9;
    %load/vec4 v0000015ded069fb0_0;
    %nor/r;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000015ded06b590_0;
    %assign/vec4 v0000015ded06a050_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0000015ded06c060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %load/vec4 v0000015ded06a050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000015ded06a050_0, 0;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000015ded068fe0;
T_28 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015ded06c6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015ded06c880_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000015ded06c060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000015ded06c880_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000015ded06c880_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015ded06c880_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000015ded068680;
T_29 ;
    %wait E_0000015decfbabb0;
    %load/vec4 v0000015ded06d6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0000015ded06bd40_0;
    %store/vec4 v0000015ded06cc40_0, 0, 1;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0000015ded06bde0_0;
    %store/vec4 v0000015ded06cc40_0, 0, 1;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0000015ded06d780_0;
    %store/vec4 v0000015ded06cc40_0, 0, 1;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0000015ded06cb00_0;
    %store/vec4 v0000015ded06cc40_0, 0, 1;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000015ded068680;
T_30 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015ded06d000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06d8c0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000015ded06cc40_0;
    %assign/vec4 v0000015ded06d8c0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000015ded067d20;
T_31 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015ded06cce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded06be80_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000015ded06c600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0000015ded06da00_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000015ded06d5a0_0;
    %assign/vec4 v0000015ded06be80_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000015ded067d20;
T_32 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015ded06cce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded06d0a0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000015ded06c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000015ded06c240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %jmp T_32.6;
T_32.4 ;
    %load/vec4 v0000015ded06be80_0;
    %xor/r;
    %assign/vec4 v0000015ded06d0a0_0, 0;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v0000015ded06be80_0;
    %xnor/r;
    %assign/vec4 v0000015ded06d0a0_0, 0;
    %jmp T_32.6;
T_32.6 ;
    %pop/vec4 1;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000015decf64360;
T_33 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015decf62c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decf62d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decf62300_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000015decf62ee0_0;
    %assign/vec4 v0000015decf62d00_0, 0;
    %load/vec4 v0000015decf62ee0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_33.2, 8;
    %load/vec4 v0000015decf62d00_0;
    %nor/r;
    %and;
T_33.2;
    %assign/vec4 v0000015decf62300_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000015deceb89c0;
T_34 ;
    %wait E_0000015decfb9b70;
    %load/vec4 v0000015decff9440_0;
    %load/vec4 v0000015decff80e0_0;
    %pad/u 4;
    %load/vec4 v0000015decff9580_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v0000015decff8860_0, 0, 4;
    %load/vec4 v0000015decff8860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000015decff8860_0;
    %xor;
    %store/vec4 v0000015decff96c0_0, 0, 4;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000015deceb89c0;
T_35 ;
    %wait E_0000015decfb6bb0;
    %load/vec4 v0000015decff8540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015decff9440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000015decff8ae0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000015decff8860_0;
    %assign/vec4 v0000015decff9440_0, 0;
    %load/vec4 v0000015decff96c0_0;
    %pad/u 5;
    %assign/vec4 v0000015decff8ae0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000015deceb89c0;
T_36 ;
    %wait E_0000015decfb6bb0;
    %load/vec4 v0000015decff8540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decff9580_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000015decff8b80_0;
    %parti/s 1, 4, 4;
    %cmpi/ne 1, 1, 1;
    %flag_get/vec4 4;
    %jmp/0 T_36.3, 4;
    %load/vec4 v0000015decff96c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000015decff8b80_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_36.2, 8;
    %load/vec4 v0000015decff96c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000015decff8b80_0;
    %parti/s 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.2;
    %assign/vec4 v0000015decff9580_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000015dececd6b0;
T_37 ;
    %wait E_0000015decfb8f70;
    %load/vec4 v0000015decff8900_0;
    %load/vec4 v0000015decff89a0_0;
    %inv;
    %and;
    %store/vec4 v0000015decff91c0_0, 0, 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000015deceec2c0;
T_38 ;
    %wait E_0000015decfb90f0;
    %load/vec4 v0000015decff87c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0000015decff9300_0;
    %load/vec4 v0000015decff8720_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015decff7fa0, 0, 4;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000015deceec2c0;
T_39 ;
    %wait E_0000015decfb8ff0;
    %load/vec4 v0000015decff7c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0000015decff9120_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000015decff7fa0, 4;
    %assign/vec4 v0000015decff7be0_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000015deceec450;
T_40 ;
    %wait E_0000015decfba0b0;
    %load/vec4 v0000015decff8400_0;
    %load/vec4 v0000015decff84a0_0;
    %pad/u 5;
    %load/vec4 v0000015decff7d20_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v0000015decff93a0_0, 0, 5;
    %load/vec4 v0000015decff93a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000015decff93a0_0;
    %xor;
    %store/vec4 v0000015decff7e60_0, 0, 5;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000015deceec450;
T_41 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015decff8e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000015decff8400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000015decff8d60_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000015decff93a0_0;
    %assign/vec4 v0000015decff8400_0, 0;
    %load/vec4 v0000015decff7e60_0;
    %assign/vec4 v0000015decff8d60_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000015deceec450;
T_42 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015decff8e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015decff7d20_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000015decff7e60_0;
    %load/vec4 v0000015decff8360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000015decff7d20_0, 0;
    %load/vec4 v0000015decff7e60_0;
    %load/vec4 v0000015decff8360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000015decff8fe0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000015decec13b0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015decff2ca0_0, 0, 32;
T_43.0 ;
    %load/vec4 v0000015decff2ca0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_43.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000015decff2ca0_0;
    %store/vec4a v0000015decff37e0, 4, 0;
    %load/vec4 v0000015decff2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015decff2ca0_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000015decff36a0_0, 0, 5;
    %end;
    .thread T_43;
    .scope S_0000015decec13b0;
T_44 ;
    %wait E_0000015decfb6bb0;
    %load/vec4 v0000015decff2c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015decff2ca0_0, 0, 32;
T_44.2 ;
    %load/vec4 v0000015decff2ca0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_44.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000015decff2ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015decff37e0, 0, 4;
    %load/vec4 v0000015decff2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015decff2ca0_0, 0, 32;
    %jmp T_44.2;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015decff2ca0_0, 0, 32;
T_44.4 ;
    %load/vec4 v0000015decff2ca0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_44.5, 5;
    %ix/getv/s 4, v0000015decff2ca0_0;
    %load/vec4a v0000015decff37e0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000015decff2660_0;
    %load/vec4 v0000015decff2ca0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000015decff2ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015decff37e0, 0, 4;
    %load/vec4 v0000015decff2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015decff2ca0_0, 0, 32;
    %jmp T_44.4;
T_44.5 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000015decec13b0;
T_45 ;
    %wait E_0000015decfb6af0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015decff2ca0_0, 0, 32;
T_45.0 ;
    %load/vec4 v0000015decff2ca0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_45.1, 5;
    %ix/getv/s 4, v0000015decff2ca0_0;
    %load/vec4a v0000015decff37e0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000015decff2ca0_0;
    %store/vec4 v0000015decff36a0_0, 4, 1;
    %load/vec4 v0000015decff2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015decff2ca0_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000015dececd520;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015decfc3240_0, 0, 32;
T_46.0 ;
    %load/vec4 v0000015decfc3240_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_46.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000015decfc3240_0;
    %store/vec4a v0000015decff9620, 4, 0;
    %load/vec4 v0000015decfc3240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015decfc3240_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000015decfc31a0_0, 0, 5;
    %end;
    .thread T_46;
    .scope S_0000015dececd520;
T_47 ;
    %wait E_0000015decfb7570;
    %load/vec4 v0000015decff1b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015decfc3240_0, 0, 32;
T_47.2 ;
    %load/vec4 v0000015decfc3240_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000015decfc3240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015decff9620, 0, 4;
    %load/vec4 v0000015decfc3240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015decfc3240_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015decfc3240_0, 0, 32;
T_47.4 ;
    %load/vec4 v0000015decfc3240_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_47.5, 5;
    %ix/getv/s 4, v0000015decfc3240_0;
    %load/vec4a v0000015decff9620, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000015decff1940_0;
    %load/vec4 v0000015decfc3240_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000015decfc3240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015decff9620, 0, 4;
    %load/vec4 v0000015decfc3240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015decfc3240_0, 0, 32;
    %jmp T_47.4;
T_47.5 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000015dececd520;
T_48 ;
    %wait E_0000015decfb7e70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015decfc3240_0, 0, 32;
T_48.0 ;
    %load/vec4 v0000015decfc3240_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_48.1, 5;
    %ix/getv/s 4, v0000015decfc3240_0;
    %load/vec4a v0000015decff9620, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000015decfc3240_0;
    %store/vec4 v0000015decfc31a0_0, 4, 1;
    %load/vec4 v0000015decfc3240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015decfc3240_0, 0, 32;
    %jmp T_48.0;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000015decf64040;
T_49 ;
    %wait E_0000015decfb98f0;
    %load/vec4 v0000015decf62e40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000015decf62120_0, 0, 3;
    %jmp T_49.4;
T_49.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000015decf62120_0, 0, 3;
    %jmp T_49.4;
T_49.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000015decf62120_0, 0, 3;
    %jmp T_49.4;
T_49.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000015decf62120_0, 0, 3;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000015ded069620;
T_50 ;
    %wait E_0000015decfba4f0;
    %load/vec4 v0000015ded06e8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000015ded06fcd0_0;
    %assign/vec4 v0000015ded06f370_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000015deced1bc0;
T_51 ;
    %wait E_0000015decfb65f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded00f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded00e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded00db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded00dcc0_0, 0, 1;
    %load/vec4 v0000015ded00f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0000015ded00e080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %jmp T_51.7;
T_51.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded00f7a0_0, 0, 1;
    %jmp T_51.7;
T_51.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded00e3a0_0, 0, 1;
    %jmp T_51.7;
T_51.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded00db80_0, 0, 1;
    %jmp T_51.7;
T_51.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015ded00dcc0_0, 0, 1;
    %jmp T_51.7;
T_51.7 ;
    %pop/vec4 1;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded00f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded00e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded00db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015ded00dcc0_0, 0, 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000015deced8490;
T_52 ;
    %wait E_0000015decfb5530;
    %load/vec4 v0000015ded00e620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded00dea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded00e8a0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000015ded00e580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0000015ded00dae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %jmp T_52.8;
T_52.4 ;
    %load/vec4 v0000015ded00f3e0_0;
    %load/vec4 v0000015ded00e300_0;
    %add;
    %assign/vec4 v0000015ded00dea0_0, 0;
    %jmp T_52.8;
T_52.5 ;
    %load/vec4 v0000015ded00f3e0_0;
    %load/vec4 v0000015ded00e300_0;
    %sub;
    %assign/vec4 v0000015ded00dea0_0, 0;
    %jmp T_52.8;
T_52.6 ;
    %load/vec4 v0000015ded00f3e0_0;
    %load/vec4 v0000015ded00e300_0;
    %mul;
    %assign/vec4 v0000015ded00dea0_0, 0;
    %jmp T_52.8;
T_52.7 ;
    %load/vec4 v0000015ded00f3e0_0;
    %load/vec4 v0000015ded00e300_0;
    %div;
    %assign/vec4 v0000015ded00dea0_0, 0;
    %jmp T_52.8;
T_52.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded00e8a0_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded00dea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded00e8a0_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000015decef8340;
T_53 ;
    %wait E_0000015decfb5530;
    %load/vec4 v0000015ded00de00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded00ebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded00eb20_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000015ded00f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0000015ded00e940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %jmp T_53.8;
T_53.4 ;
    %load/vec4 v0000015ded00ed00_0;
    %load/vec4 v0000015ded00f200_0;
    %and;
    %assign/vec4 v0000015ded00ebc0_0, 0;
    %jmp T_53.8;
T_53.5 ;
    %load/vec4 v0000015ded00ed00_0;
    %load/vec4 v0000015ded00f200_0;
    %or;
    %assign/vec4 v0000015ded00ebc0_0, 0;
    %jmp T_53.8;
T_53.6 ;
    %load/vec4 v0000015ded00ed00_0;
    %load/vec4 v0000015ded00f200_0;
    %and;
    %inv;
    %assign/vec4 v0000015ded00ebc0_0, 0;
    %jmp T_53.8;
T_53.7 ;
    %load/vec4 v0000015ded00ed00_0;
    %load/vec4 v0000015ded00f200_0;
    %or;
    %inv;
    %assign/vec4 v0000015ded00ebc0_0, 0;
    %jmp T_53.8;
T_53.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded00eb20_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded00ebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded00eb20_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000015deced1a30;
T_54 ;
    %wait E_0000015decfb5530;
    %load/vec4 v0000015ded00f520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded00ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded00ef80_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000015ded00f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0000015ded00f0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %jmp T_54.8;
T_54.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded00ea80_0, 0;
    %jmp T_54.8;
T_54.5 ;
    %load/vec4 v0000015ded00dc20_0;
    %load/vec4 v0000015ded00e1c0_0;
    %cmp/e;
    %jmp/0xz  T_54.9, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000015ded00ea80_0, 0;
    %jmp T_54.10;
T_54.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded00ea80_0, 0;
T_54.10 ;
    %jmp T_54.8;
T_54.6 ;
    %load/vec4 v0000015ded00e1c0_0;
    %load/vec4 v0000015ded00dc20_0;
    %cmp/u;
    %jmp/0xz  T_54.11, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000015ded00ea80_0, 0;
    %jmp T_54.12;
T_54.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded00ea80_0, 0;
T_54.12 ;
    %jmp T_54.8;
T_54.7 ;
    %load/vec4 v0000015ded00dc20_0;
    %load/vec4 v0000015ded00e1c0_0;
    %cmp/u;
    %jmp/0xz  T_54.13, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000015ded00ea80_0, 0;
    %jmp T_54.14;
T_54.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded00ea80_0, 0;
T_54.14 ;
    %jmp T_54.8;
T_54.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015ded00ef80_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015ded00ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015ded00ef80_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000015deceefea0;
T_55 ;
    %wait E_0000015decfb5530;
    %load/vec4 v0000015decfcc7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015decfcd9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decfccf50_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000015decfcc2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0000015decfcd770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %jmp T_55.8;
T_55.4 ;
    %load/vec4 v0000015ded00e120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000015decfcd9f0_0, 0;
    %jmp T_55.8;
T_55.5 ;
    %load/vec4 v0000015ded00e120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000015decfcd9f0_0, 0;
    %jmp T_55.8;
T_55.6 ;
    %load/vec4 v0000015decfcc230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000015decfcd9f0_0, 0;
    %jmp T_55.8;
T_55.7 ;
    %load/vec4 v0000015decfcc230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000015decfcd9f0_0, 0;
    %jmp T_55.8;
T_55.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015decfccf50_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015decfcd9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decfccf50_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000015deced8300;
T_56 ;
    %wait E_0000015decfb56b0;
    %load/vec4 v0000015ded00f5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %jmp T_56.4;
T_56.0 ;
    %load/vec4 v0000015ded00e800_0;
    %store/vec4 v0000015ded00f660_0, 0, 8;
    %jmp T_56.4;
T_56.1 ;
    %load/vec4 v0000015ded00f160_0;
    %store/vec4 v0000015ded00f660_0, 0, 8;
    %jmp T_56.4;
T_56.2 ;
    %load/vec4 v0000015ded00da40_0;
    %store/vec4 v0000015ded00f660_0, 0, 8;
    %jmp T_56.4;
T_56.3 ;
    %load/vec4 v0000015ded00e440_0;
    %store/vec4 v0000015ded00f660_0, 0, 8;
    %jmp T_56.4;
T_56.4 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000015decef84d0;
T_57 ;
    %wait E_0000015decfb6b70;
    %load/vec4 v0000015ded00dfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %jmp T_57.4;
T_57.0 ;
    %load/vec4 v0000015ded00ec60_0;
    %store/vec4 v0000015ded00df40_0, 0, 1;
    %jmp T_57.4;
T_57.1 ;
    %load/vec4 v0000015ded00eda0_0;
    %store/vec4 v0000015ded00df40_0, 0, 1;
    %jmp T_57.4;
T_57.2 ;
    %load/vec4 v0000015ded00ee40_0;
    %store/vec4 v0000015ded00df40_0, 0, 1;
    %jmp T_57.4;
T_57.3 ;
    %load/vec4 v0000015ded00f340_0;
    %store/vec4 v0000015ded00df40_0, 0, 1;
    %jmp T_57.4;
T_57.4 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000015decf641d0;
T_58 ;
    %wait E_0000015decfb6bb0;
    %load/vec4 v0000015decf62da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015decf62940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decf62a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015decf621c0_0, 0, 32;
T_58.2 ;
    %load/vec4 v0000015decf621c0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %load/vec4 v0000015decf621c0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_58.4, 4;
    %pushi/vec4 129, 0, 8;
    %ix/getv/s 3, v0000015decf621c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015decf61860, 0, 4;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0000015decf621c0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_58.6, 4;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 3, v0000015decf621c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015decf61860, 0, 4;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000015decf621c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015decf61860, 0, 4;
T_58.7 ;
T_58.5 ;
    %load/vec4 v0000015decf621c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015decf621c0_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000015decf61900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0000015decf62080_0;
    %load/vec4 v0000015decf628a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015decf61860, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015decf62a80_0, 0;
    %jmp T_58.9;
T_58.8 ;
    %load/vec4 v0000015decf61d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_58.12, 9;
    %load/vec4 v0000015decf61900_0;
    %nor/r;
    %and;
T_58.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0000015decf628a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000015decf61860, 4;
    %assign/vec4 v0000015decf62940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015decf62a80_0, 0;
T_58.10 ;
T_58.9 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 37;
    "N/A";
    "<interactive>";
    "SYS_TOP.v";
    "./../ALU/ALU.v";
    "./../ALU/ALU_MUX.v";
    "./../ALU/ARITHMATIC_UNIT.v";
    "./../ALU/CMP_UNIT.v";
    "./../ALU/Decoder.v";
    "./../ALU/LOGIC_UNIT.v";
    "./../ALU/SHIFT_UNIT.v";
    "./../Data_syncrhonizer/DATA_SYNC.v";
    "./../Asyncrhonous_FIFO/ASYNC_FIFO.v";
    "./../Asyncrhonous_FIFO/BIT_SYNC.v";
    "./../Asyncrhonous_FIFO/Comb_logic.v";
    "./../Asyncrhonous_FIFO/FIFO_MEMORY.v";
    "./../Asyncrhonous_FIFO/FIFO_rptr_rempty.v";
    "./../Asyncrhonous_FIFO/FIFO_wprt_wfull.v";
    "./../MUX/MUX_prescale.v";
    "./../Pulse_generator/PULSE_GEN.v";
    "./../Register_file/Register_file.v";
    "./../Reset_syncrhonizer/RST_SYNC.v";
    "./../System_control/SYS_CTRL.v";
    "./../UART_RX/UART_RX.v";
    "./../UART_RX/UART_RX_FSM.v";
    "./../UART_RX/deserializer.v";
    "./../UART_RX/data_sampling.v";
    "./../UART_RX/edge_bit_counter.v";
    "./../UART_RX/parity_checker.v";
    "./../UART_RX/start_checker.v";
    "./../UART_RX/stop_checker.v";
    "./../UART_TX/UART_TX.v";
    "./../UART_TX/Serializer.v";
    "./../UART_TX/uart_tx_fsm.v";
    "./../UART_TX/mux.v";
    "./../UART_TX/parity_calc.v";
    "./../Clock_divider/ClkDiv.v";
    "./../Clock_gating/CLK_gate.v";
