{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616196821554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616196821555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 10:33:41 2021 " "Processing started: Sat Mar 20 10:33:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616196821555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616196821555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard_golden_top -c DE10_Standard_golden_top " "Command: quartus_sta DE10_Standard_golden_top -c DE10_Standard_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616196821555 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616196821591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616196822061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616196822062 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1616196822103 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1616196822103 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_golden_top.sdc " "Reading SDC File: 'DE10_Standard_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616196822577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 19 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_golden_top.sdc(19): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_golden_top.sdc 19 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_golden_top.sdc(19): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822579 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 20 altera_reserved_tdi port " "Ignored filter at DE10_Standard_golden_top.sdc(20): altera_reserved_tdi could not be matched with a port" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 20 altera_reserved_tck clock " "Ignored filter at DE10_Standard_golden_top.sdc(20): altera_reserved_tck could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 20 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822579 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 20 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(20): Argument -clock is not an object ID" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 21 altera_reserved_tms port " "Ignored filter at DE10_Standard_golden_top.sdc(21): altera_reserved_tms could not be matched with a port" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 21 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822579 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 21 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(21): Argument -clock is not an object ID" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 22 altera_reserved_tdo port " "Ignored filter at DE10_Standard_golden_top.sdc(22): altera_reserved_tdo could not be matched with a port" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 22 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822580 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 22 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(22): Argument -clock is not an object ID" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 37 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_golden_top.sdc(37): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_golden_top.sdc 37 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_golden_top.sdc(37): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822580 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 41 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_golden_top.sdc(41): u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_golden_top.sdc 41 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_golden_top.sdc(41): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822581 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1616196822581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 65 clk_dram_ext clock " "Ignored filter at DE10_Standard_golden_top.sdc(65): clk_dram_ext could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822581 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822581 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 72 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_golden_top.sdc(72): u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_golden_top.sdc 71 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_golden_top.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822581 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_golden_top.sdc 71 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_golden_top.sdc(71): Argument <to> is an empty collection" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822582 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(95): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822582 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(96): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822582 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(97): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822582 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 101 VGA_BLANK port " "Ignored filter at DE10_Standard_golden_top.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 101 clk_vga_ext clock " "Ignored filter at DE10_Standard_golden_top.sdc(101): clk_vga_ext could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 101 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(101): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822583 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 102 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(102): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196822583 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616196822583 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1616196822584 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616196822585 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616196822594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196822596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196822601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196822602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196822603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196822604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196822604 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616196822607 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616196822641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616196823477 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1616196823518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196823519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196823520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196823520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196823521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196823521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196823522 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616196823524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616196823644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616196824443 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1616196824497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196824498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196824498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196824499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196824499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196824500 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616196824501 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1616196824633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196824639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196824640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196824641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196824641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616196824642 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616196827098 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616196827098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "957 " "Peak virtual memory: 957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616196827149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 10:33:47 2021 " "Processing ended: Sat Mar 20 10:33:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616196827149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616196827149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616196827149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616196827149 ""}
