int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_2 * V_4 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nswitch ( V_3 ) {\r\ncase V_6 :\r\n* V_4 = V_5 -> V_7 -> V_8 ;\r\nreturn 0 ;\r\ncase V_9 :\r\n* V_4 = V_5 -> V_10 ;\r\nreturn 0 ;\r\ncase V_11 :\r\n* V_4 = V_5 -> V_12 . V_13 |\r\n( V_5 -> V_12 . V_14 << 8 ) |\r\n( V_5 -> V_12 . V_15 << 16 ) |\r\n( V_5 -> V_12 . V_16 << 24 ) ;\r\nreturn 0 ;\r\ncase V_17 :\r\n* V_4 = V_5 -> V_18 . V_19 ;\r\nreturn 0 ;\r\ncase V_20 :\r\nif ( V_5 -> V_21 -> V_22 )\r\nreturn V_5 -> V_21 -> V_22 ( V_2 , V_4 ) ;\r\nreturn - V_23 ;\r\ndefault:\r\nF_3 ( L_1 , V_2 -> V_24 , V_3 ) ;\r\nreturn - V_23 ;\r\n}\r\n}\r\nint F_4 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nint V_25 ;\r\nF_3 ( L_2 , V_2 -> V_24 ) ;\r\nV_25 = F_5 ( V_2 -> V_26 -> V_27 , V_2 -> V_28 , & V_2 -> V_29 ) ;\r\nif ( V_25 ) {\r\nV_2 -> V_29 = 0 ;\r\nF_6 ( V_2 -> V_30 -> V_30 , L_3 , V_25 ) ;\r\nreturn V_25 ;\r\n}\r\nF_7 ( V_5 , V_31 ,\r\nF_8 ( F_9 ( V_2 -> V_26 -> V_32 / 8 ) ) |\r\nF_10 ( F_9 ( V_33 / 8 ) ) |\r\n( F_11 ( V_5 ) ? V_34 : 0 ) ) ;\r\nF_7 ( V_5 , V_35 , V_2 -> V_29 ) ;\r\nif ( ! F_11 ( V_5 ) )\r\nF_7 ( V_5 , V_36 ,\r\nF_12 ( V_5 , V_37 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_13 ( struct V_38 * V_39 )\r\n{\r\nreturn V_39 -> V_40 - V_39 -> V_41 ;\r\n}\r\nstatic T_1 F_14 ( struct V_5 * V_5 )\r\n{\r\nif ( F_11 ( V_5 ) )\r\nreturn V_5 -> V_42 -> V_37 = F_15 (\r\nV_5 , V_43 ) ;\r\nelse\r\nreturn V_5 -> V_42 -> V_37 ;\r\n}\r\nT_1 F_16 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nreturn V_5 -> V_42 -> V_44 ;\r\n}\r\nvoid F_17 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_45 * V_30 = V_2 -> V_30 ;\r\nint V_25 ;\r\nV_2 -> V_21 -> V_46 ( V_2 ) ;\r\nV_2 -> V_26 -> V_40 = V_2 -> V_26 -> V_41 ;\r\nV_5 -> V_42 -> V_44 = V_2 -> V_47 -> V_48 ;\r\nV_5 -> V_42 -> V_37 = 0 ;\r\nV_5 -> V_42 -> V_49 = 0 ;\r\nV_2 -> V_21 -> V_50 ( V_2 ) ;\r\nV_25 = V_2 -> V_21 -> V_51 ( V_2 ) ;\r\nif ( V_25 ) {\r\nF_6 ( V_30 -> V_30 , L_4 , V_25 ) ;\r\n}\r\n}\r\nvoid F_18 ( struct V_1 * V_2 , struct V_52 * V_53 ,\r\nstruct V_54 * V_55 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_56 * V_57 = V_2 -> V_30 -> V_58 ;\r\nstruct V_38 * V_39 = V_2 -> V_26 ;\r\nunsigned V_59 ;\r\nfor ( V_59 = 0 ; V_59 < V_53 -> V_60 ; V_59 ++ ) {\r\nswitch ( V_53 -> V_61 [ V_59 ] . type ) {\r\ncase V_62 :\r\nbreak;\r\ncase V_63 :\r\nif ( V_57 -> V_64 == V_55 )\r\nbreak;\r\ncase V_65 :\r\nF_19 ( V_39 , F_11 ( V_5 ) ?\r\nV_66 : V_67 , 2 ) ;\r\nF_20 ( V_39 , V_53 -> V_61 [ V_59 ] . V_68 ) ;\r\nF_20 ( V_39 , V_53 -> V_61 [ V_59 ] . V_32 ) ;\r\nF_21 ( V_39 ) ;\r\nbreak;\r\n}\r\n}\r\nF_22 ( V_39 , V_69 , 1 ) ;\r\nF_20 ( V_39 , V_53 -> V_44 -> V_70 ) ;\r\nif ( F_23 ( V_5 ) || F_24 ( V_5 ) ) {\r\nF_19 ( V_39 , V_71 , 1 ) ;\r\nF_20 ( V_39 , V_72 ) ;\r\nF_19 ( V_39 , V_73 , 1 ) ;\r\nF_20 ( V_39 , 0x00000000 ) ;\r\n}\r\nF_19 ( V_39 , V_71 , 3 ) ;\r\nF_20 ( V_39 , V_74 ) ;\r\nF_20 ( V_39 , F_12 ( V_5 , V_44 ) ) ;\r\nF_20 ( V_39 , V_53 -> V_44 -> V_70 ) ;\r\nF_19 ( V_39 , V_75 , 1 ) ;\r\nF_20 ( V_39 , 0x80000000 ) ;\r\nif ( F_25 ( V_5 ) ) {\r\nF_19 ( V_39 , V_73 , 1 ) ;\r\nF_20 ( V_39 , 0x00000000 ) ;\r\nF_19 ( V_39 , V_75 , 1 ) ;\r\nF_20 ( V_39 , 0x80000000 ) ;\r\n}\r\n#if 0\r\nif (adreno_is_a3xx(adreno_gpu)) {\r\nOUT_PKT3(ring, CP_SET_CONSTANT, 2);\r\nOUT_RING(ring, CP_REG(REG_A3XX_HLSQ_CL_KERNEL_GROUP_X_REG));\r\nOUT_RING(ring, 0x00000000);\r\n}\r\n#endif\r\nV_2 -> V_21 -> V_76 ( V_2 ) ;\r\n}\r\nvoid F_26 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_49 = F_13 ( V_2 -> V_26 ) ;\r\nF_27 () ;\r\nF_7 ( V_5 , V_77 , V_49 ) ;\r\n}\r\nvoid F_28 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_49 = F_13 ( V_2 -> V_26 ) ;\r\nint V_25 ;\r\nV_25 = F_29 ( F_14 ( V_5 ) == V_49 ) ;\r\nif ( V_25 )\r\nF_30 ( L_5 , V_2 -> V_24 ) ;\r\n}\r\nvoid F_31 ( struct V_1 * V_2 , struct V_78 * V_79 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nint V_59 ;\r\nF_32 ( V_79 , L_6 ,\r\nV_5 -> V_7 -> V_8 , V_5 -> V_12 . V_16 ,\r\nV_5 -> V_12 . V_15 , V_5 -> V_12 . V_14 ,\r\nV_5 -> V_12 . V_13 ) ;\r\nF_32 ( V_79 , L_7 , V_5 -> V_42 -> V_44 ,\r\nV_2 -> V_47 -> V_80 ) ;\r\nF_32 ( V_79 , L_8 , F_14 ( V_5 ) ) ;\r\nF_32 ( V_79 , L_9 , V_5 -> V_42 -> V_49 ) ;\r\nF_32 ( V_79 , L_10 , F_13 ( V_2 -> V_26 ) ) ;\r\nV_2 -> V_21 -> V_50 ( V_2 ) ;\r\nF_32 ( V_79 , L_11 , V_2 -> V_24 ) ;\r\nfor ( V_59 = 0 ; V_5 -> V_81 [ V_59 ] != ~ 0 ; V_59 += 2 ) {\r\nT_1 V_41 = V_5 -> V_81 [ V_59 ] ;\r\nT_1 V_82 = V_5 -> V_81 [ V_59 + 1 ] ;\r\nT_1 V_83 ;\r\nfor ( V_83 = V_41 ; V_83 <= V_82 ; V_83 ++ ) {\r\nT_1 V_84 = F_33 ( V_2 , V_83 ) ;\r\nF_32 ( V_79 , L_12 , V_83 << 2 , V_84 ) ;\r\n}\r\n}\r\nV_2 -> V_21 -> V_46 ( V_2 ) ;\r\n}\r\nvoid F_34 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nint V_59 ;\r\nF_35 ( L_6 ,\r\nV_5 -> V_7 -> V_8 , V_5 -> V_12 . V_16 ,\r\nV_5 -> V_12 . V_15 , V_5 -> V_12 . V_14 ,\r\nV_5 -> V_12 . V_13 ) ;\r\nF_35 ( L_7 , V_5 -> V_42 -> V_44 ,\r\nV_2 -> V_47 -> V_80 ) ;\r\nF_35 ( L_8 , F_14 ( V_5 ) ) ;\r\nF_35 ( L_9 , V_5 -> V_42 -> V_49 ) ;\r\nF_35 ( L_10 , F_13 ( V_2 -> V_26 ) ) ;\r\nfor ( V_59 = 0 ; V_59 < 8 ; V_59 ++ ) {\r\nF_35 ( L_13 , V_59 ,\r\nF_33 ( V_2 , V_85 + V_59 ) ) ;\r\n}\r\n}\r\nvoid F_36 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nint V_59 ;\r\nF_35 ( L_11 , V_2 -> V_24 ) ;\r\nfor ( V_59 = 0 ; V_5 -> V_81 [ V_59 ] != ~ 0 ; V_59 += 2 ) {\r\nT_1 V_41 = V_5 -> V_81 [ V_59 ] ;\r\nT_1 V_82 = V_5 -> V_81 [ V_59 + 1 ] ;\r\nT_1 V_83 ;\r\nfor ( V_83 = V_41 ; V_83 <= V_82 ; V_83 ++ ) {\r\nT_1 V_84 = F_33 ( V_2 , V_83 ) ;\r\nF_35 ( L_12 , V_83 << 2 , V_84 ) ;\r\n}\r\n}\r\n}\r\nstatic T_1 F_37 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_32 = V_2 -> V_26 -> V_32 / 4 ;\r\nT_1 V_49 = F_13 ( V_2 -> V_26 ) ;\r\nT_1 V_37 = F_14 ( V_5 ) ;\r\nreturn ( V_37 + ( V_32 - 1 ) - V_49 ) % V_32 ;\r\n}\r\nvoid F_38 ( struct V_1 * V_2 , T_1 V_86 )\r\n{\r\nif ( F_29 ( F_37 ( V_2 ) >= V_86 ) )\r\nF_30 ( L_14 , V_2 -> V_24 ) ;\r\n}\r\nint F_39 ( struct V_45 * V_87 , struct V_88 * V_89 ,\r\nstruct V_5 * V_5 , const struct V_90 * V_21 )\r\n{\r\nstruct V_91 * V_92 = V_89 -> V_30 . V_93 ;\r\nstruct V_1 * V_2 = & V_5 -> V_18 ;\r\nstruct V_94 * V_95 ;\r\nint V_25 ;\r\nV_5 -> V_21 = V_21 ;\r\nV_5 -> V_7 = F_40 ( V_92 -> V_12 ) ;\r\nV_5 -> V_10 = V_5 -> V_7 -> V_10 ;\r\nV_5 -> V_8 = V_5 -> V_7 -> V_8 ;\r\nV_5 -> V_12 = V_92 -> V_12 ;\r\nV_2 -> V_19 = V_92 -> V_19 ;\r\nV_2 -> V_96 = V_92 -> V_96 ;\r\nV_2 -> V_97 = V_92 -> V_97 ;\r\n#ifdef F_41\r\nV_2 -> V_98 = V_92 -> V_98 ;\r\n#endif\r\nF_3 ( L_15 ,\r\nV_2 -> V_19 , V_2 -> V_96 , V_2 -> V_97 ) ;\r\nV_25 = F_42 ( V_87 , V_89 , & V_5 -> V_18 , & V_21 -> V_18 ,\r\nV_5 -> V_7 -> V_24 , L_16 , L_17 ,\r\nV_99 ) ;\r\nif ( V_25 )\r\nreturn V_25 ;\r\nV_25 = F_43 ( & V_5 -> V_100 , V_5 -> V_7 -> V_101 , V_87 -> V_30 ) ;\r\nif ( V_25 ) {\r\nF_6 ( V_87 -> V_30 , L_18 ,\r\nV_5 -> V_7 -> V_101 , V_25 ) ;\r\nreturn V_25 ;\r\n}\r\nV_25 = F_43 ( & V_5 -> V_102 , V_5 -> V_7 -> V_103 , V_87 -> V_30 ) ;\r\nif ( V_25 ) {\r\nF_6 ( V_87 -> V_30 , L_19 ,\r\nV_5 -> V_7 -> V_103 , V_25 ) ;\r\nreturn V_25 ;\r\n}\r\nV_95 = V_2 -> V_95 ;\r\nif ( V_95 ) {\r\nV_25 = V_95 -> V_21 -> V_104 ( V_95 , V_105 ,\r\nF_44 ( V_105 ) ) ;\r\nif ( V_25 )\r\nreturn V_25 ;\r\n}\r\nF_45 ( & V_87 -> V_106 ) ;\r\nV_5 -> V_107 = F_46 ( V_87 , sizeof( * V_5 -> V_42 ) ,\r\nV_108 ) ;\r\nF_47 ( & V_87 -> V_106 ) ;\r\nif ( F_48 ( V_5 -> V_107 ) ) {\r\nV_25 = F_49 ( V_5 -> V_107 ) ;\r\nV_5 -> V_107 = NULL ;\r\nF_6 ( V_87 -> V_30 , L_20 , V_25 ) ;\r\nreturn V_25 ;\r\n}\r\nV_5 -> V_42 = F_50 ( V_5 -> V_107 ) ;\r\nif ( F_48 ( V_5 -> V_42 ) ) {\r\nF_6 ( V_87 -> V_30 , L_21 ) ;\r\nreturn - V_109 ;\r\n}\r\nV_25 = F_5 ( V_5 -> V_107 , V_2 -> V_28 ,\r\n& V_5 -> V_110 ) ;\r\nif ( V_25 ) {\r\nF_6 ( V_87 -> V_30 , L_22 , V_25 ) ;\r\nreturn V_25 ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_51 ( struct V_5 * V_2 )\r\n{\r\nif ( V_2 -> V_107 ) {\r\nif ( V_2 -> V_42 )\r\nF_52 ( V_2 -> V_107 ) ;\r\nif ( V_2 -> V_110 )\r\nF_53 ( V_2 -> V_107 , V_2 -> V_18 . V_28 ) ;\r\nF_54 ( V_2 -> V_107 ) ;\r\n}\r\nF_55 ( V_2 -> V_100 ) ;\r\nF_55 ( V_2 -> V_102 ) ;\r\nF_56 ( & V_2 -> V_18 ) ;\r\n}
