use pgt_device_timing_ids;

timingspec define_arc of device IOCLKGATE
{
    
timing of (CLK =>+ OUT)
{
  td_ioclkgate_clk_out :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" 0.0  : 0.0 )
      (corner "fast" 0.0  : 0.0 )
    )
  );
};

}




