-- VHDL for IBM SMS ALD page 11.30.02.1
-- Title: SPECIAL LOGIC GATES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 1:24:48 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_30_02_1_SPECIAL_LOGIC_GATES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_PROGRAM_RESET_5:	 in STD_LOGIC;
		MS_E_CYCLE_REQUIRED:	 in STD_LOGIC;
		MS_F_CYCLE_REQUIRED:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_Z:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3:	 in STD_LOGIC;
		MS_PROGRAM_RESET_3:	 in STD_LOGIC;
		MS_LAST_LOGIC_GATE_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A:	 out STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A_1:	 out STD_LOGIC;
		PS_B_TO_LAST_LOGIC_GATE:	 out STD_LOGIC);
end ALD_11_30_02_1_SPECIAL_LOGIC_GATES_ACC;

architecture behavioral of ALD_11_30_02_1_SPECIAL_LOGIC_GATES_ACC is 

	signal OUT_2B_C: STD_LOGIC;
	signal OUT_5C_G: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_3C_E_Latch: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_2D_B: STD_LOGIC;
	signal OUT_2D_B_Latch: STD_LOGIC;
	signal OUT_3E_R: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_2F_R: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_4I_C_Latch: STD_LOGIC;
	signal OUT_3I_C: STD_LOGIC;
	signal OUT_3I_C_Latch: STD_LOGIC;
	signal OUT_2I_K: STD_LOGIC;
	signal OUT_DOT_2B: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;

begin

	OUT_2B_C <= NOT MS_PROGRAM_RESET_5;
	OUT_5C_G <= NOT(MS_E_CYCLE_REQUIRED AND MS_F_CYCLE_REQUIRED );
	OUT_3C_E_Latch <= NOT(OUT_4D_C AND MS_LOGIC_GATE_B_1 AND OUT_DOT_2B );
	OUT_4D_C <= NOT(OUT_5C_G AND PS_2ND_CLOCK_PULSE_3 AND PS_LOGIC_GATE_Z );
	OUT_2D_B_Latch <= NOT OUT_3C_E;
	OUT_3E_R <= NOT MS_F_CYCLE_REQUIRED;
	OUT_3F_D <= NOT(MS_E_CYCLE_REQUIRED AND PS_2ND_CLOCK_PULSE_3 AND PS_LOGIC_GATE_Z );
	OUT_2F_R <= NOT OUT_DOT_3F;
	OUT_1F_C <= OUT_DOT_2B;
	OUT_4I_C_Latch <= NOT(OUT_3I_C AND MS_PROGRAM_RESET_3 AND MS_LAST_LOGIC_GATE_1 );
	OUT_3I_C_Latch <= NOT(OUT_4I_C AND MS_LOGIC_GATE_B_1 );
	OUT_2I_K <= NOT OUT_4I_C;
	OUT_DOT_2B <= OUT_2B_C OR OUT_2D_B OR OUT_2F_R;
	OUT_DOT_3F <= OUT_3E_R OR OUT_3F_D;

	PS_LOGIC_GATE_SPECIAL_A_1 <= OUT_1F_C;
	PS_B_TO_LAST_LOGIC_GATE <= OUT_2I_K;
	PS_LOGIC_GATE_SPECIAL_A <= OUT_DOT_2B;

	Latch_3C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3C_E_Latch,
		Q => OUT_3C_E,
		QBar => OPEN );

	Latch_2D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2D_B_Latch,
		Q => OUT_2D_B,
		QBar => OPEN );

	Latch_4I: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4I_C_Latch,
		Q => OUT_4I_C,
		QBar => OPEN );

	Latch_3I: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3I_C_Latch,
		Q => OUT_3I_C,
		QBar => OPEN );


end;
