ncelab: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncelab	08.20-s015: Started on Feb 04, 2016 at 07:13:26 EST
ncelab
    +access+rwc
    -messages
    worklib.testbench

	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
   add_const #(4) NextPCAdder(nextnextpc, nextpc, pcMuxSel);
                            |
ncelab: *E,CUVWLP (./src/mips_core.sv,116|28): Too many module port connections.
TOOL:	ncelab	08.20-s015: Exiting on Feb 04, 2016 at 07:13:26 EST  (total: 00:00:00)
