-- generated by newgenasym Tue May 02 10:34:31 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \1324rs1\ is
    port (    
	EN:        INOUT  STD_LOGIC;    
	\in*\:     INOUT  STD_LOGIC;    
	IN_P:      INOUT  STD_LOGIC;    
	\out*\:    INOUT  STD_LOGIC;    
	OUT_P:     INOUT  STD_LOGIC);
end \1324rs1\;
