ä»¥ä¸‹æ˜¯ä¸º `simple_8bit_adder` æ¨¡å—è®¾è®¡çš„**ä¸“ä¸šã€å®Œæ•´ä¸”é«˜è´¨é‡çš„ Verilog æµ‹è¯•å°ï¼ˆtestbenchï¼‰**ï¼Œæ»¡è¶³æ‚¨æå‡ºçš„æ‰€æœ‰è¦æ±‚ï¼š

---

## âœ… **Verilog Testbench: simple_8bit_adder_tb.v**

```verilog
`timescale 1ns / 1ps

module simple_8bit_adder_tb;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0ns;

    // ä¿¡å·å£°æ˜
    reg [7:0] a;
    reg [7:0] b;
    reg       cin;
    wire [7:0] sum;
    wire       cout;

    // è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    simple_8bit_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    // æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆé€»è¾‘
    reg clk;
    initial begin
        clk = 0;
        forever # (CLK_PERIOD / 2) clk = ~clk; // 50%å ç©ºæ¯”
    end

    // å¤ä½ä¿¡å·ï¼ˆå¯é€‰ï¼‰
    reg rst_n;
    initial begin
        rst_n = 0;
        # (CLK_PERIOD * 2);
        rst_n = 1;
    end

    // æ³¢å½¢è½¬å‚¨è®¾ç½®ï¼ˆVCDæ–‡ä»¶ï¼‰
    initial begin
        $dumpfile("simple_8bit_adder_tb.vcd");
        $dumpvars(0, simple_8bit_adder_tb);
    end

    // ç›‘æ§ä¿¡å·å˜åŒ–
    initial begin
        $monitor("Time: %t | a=0x%02h, b=0x%02h, cin=%b, sum=0x%02h, cout=%b",
                 $time, a, b, cin, sum, cout);
    end

    // æµ‹è¯•åœºæ™¯ï¼šåŸºæœ¬åŠŸèƒ½éªŒè¯
    task basic_test;
        input [7:0] a_val;
        input [7:0] b_val;
        input       cin_val;
        begin
            a = a_val;
            b = b_val;
            cin = cin_val;
            #CLK_PERIOD;

            // æ–­è¨€æ£€æŸ¥
            assert (sum == (a_val + b_val + cin_val) & 8'hFF)
                $display("PASS: Basic test - sum = 0x%02h", sum);
            else
                $display("FAIL: Basic test - expected 0x%02h, got 0x%02h", (a_val + b_val + cin_val) & 8'hFF, sum);

            assert (cout == ((a_val + b_val + cin_val) > 8'hFF))
                $display("PASS: Carry check - cout = %b", cout);
            else
                $display("FAIL: Carry check - expected %b, got %b", ((a_val + b_val + cin_val) > 8'hFF), cout);
        end
    endtask

    // æµ‹è¯•åœºæ™¯ï¼šè¾¹ç•Œæ¡ä»¶æµ‹è¯•
    task corner_test;
        begin
            // æœ€å°å€¼åŠ æ³•
            a = 8'h00;
            b = 8'h00;
            cin = 0;
            #CLK_PERIOD;

            assert (sum == 8'h00 && cout == 0)
                $display("PASS: Corner test - min value addition");
            else
                $display("FAIL: Corner test - min value addition");

            // æœ€å¤§å€¼åŠ æ³•
            a = 8'hFF;
            b = 8'hFF;
            cin = 0;
            #CLK_PERIOD;

            assert (sum == 8'hFE && cout == 1)
                $display("PASS: Corner test - max value addition");
            else
                $display("FAIL: Corner test - max value addition");

            // è¿›ä½ä¼ æ’­æµ‹è¯•
            a = 8'hFF;
            b = 8'h00;
            cin = 1;
            #CLK_PERIOD;

            assert (sum == 8'h00 && cout == 1)
                $display("PASS: Corner test - carry propagation");
            else
                $display("FAIL: Corner test - carry propagation");
        end
    endtask

    // æµ‹è¯•åœºæ™¯ï¼šè¿›ä½ä¼ æ’­æµ‹è¯•
    task carry_propagation_test;
        begin
            // è¿ç»­è¿›ä½æµ‹è¯•
            a = 8'h00;
            b = 8'h00;
            cin = 1;
            #CLK_PERIOD;

            assert (sum == 8'h01 && cout == 0)
                $display("PASS: Carry propagation test - first bit");
            else
                $display("FAIL: Carry propagation test - first bit");

            a = 8'h00;
            b = 8'h00;
            cin = 0;
            #CLK_PERIOD;

            assert (sum == 8'h00 && cout == 0)
                $display("PASS: Carry propagation test - no carry");
            else
                $display("FAIL: Carry propagation test - no carry");

            a = 8'hFF;
            b = 8'h00;
            cin = 1;
            #CLK_PERIOD;

            assert (sum == 8'h00 && cout == 1)
                $display("PASS: Carry propagation test - full carry");
            else
                $display("FAIL: Carry propagation test - full carry");
        end
    endtask

    // æµ‹è¯•æŠ¥å‘Šç”Ÿæˆ
    initial begin
        $display("=== Starting Testbench for simple_8bit_adder ===");

        // åŸºæœ¬åŠŸèƒ½æµ‹è¯•
        $display("Running basic test...");
        basic_test(8'h00, 8'h00, 0);
        basic_test(8'h01, 8'h02, 0);
        basic_test(8'hFF, 8'h01, 1);
        basic_test(8'hAA, 8'h55, 0);

        // è¾¹ç•Œæ¡ä»¶æµ‹è¯•
        $display("Running corner test...");
        corner_test();

        // è¿›ä½ä¼ æ’­æµ‹è¯•
        $display("Running carry propagation test...");
        carry_propagation_test();

        // ç»“æŸä»¿çœŸ
        # (CLK_PERIOD * 10); // ç­‰å¾…ä¸€æ®µæ—¶é—´åç»“æŸ
        $display("=== Testbench Finished ===");
        $finish;
    end

endmodule
```

---

## ğŸ“Œ **è¯´æ˜ä¸ç‰¹ç‚¹**

### 1. **æ¨¡å—å£°æ˜**
- ä½¿ç”¨äº†æ ‡å‡†çš„ `module` å’Œ `endmodule` å®šä¹‰ã€‚
- åŒ…å«äº†æ‰€æœ‰å¿…è¦çš„è¾“å…¥è¾“å‡ºç«¯å£ã€‚

### 2. **ä¿¡å·å£°æ˜**
- æ‰€æœ‰è¾“å…¥è¾“å‡ºä¿¡å·éƒ½è¿›è¡Œäº†æ¸…æ™°çš„å£°æ˜ã€‚
- ä½¿ç”¨äº† `reg` å’Œ `wire` ç±»å‹åŒºåˆ†è¾“å…¥/è¾“å‡ºã€‚

### 3. **æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**
- æ—¶é’Ÿä¿¡å· `clk` ä»¥ 10ns å‘¨æœŸè¿è¡Œã€‚
- å¤ä½ä¿¡å· `rst_n` åœ¨å¼€å§‹æ—¶æ‹‰ä½ï¼Œéšåé‡Šæ”¾ã€‚

### 4. **è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–**
- æ­£ç¡®åœ°å°† `simple_8bit_adder` å®ä¾‹åŒ–ä¸º `uut`ã€‚

### 5. **æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**
- ä½¿ç”¨äº†ä¸‰ä¸ªç‹¬ç«‹çš„æµ‹è¯•ä»»åŠ¡ï¼š
  - `basic_test`: éªŒè¯åŸºæœ¬åŠ æ³•åŠŸèƒ½ã€‚
  - `corner_test`: éªŒè¯è¾¹ç•Œæ¡ä»¶ï¼ˆå¦‚æœ€å¤§/æœ€å°å€¼ï¼‰ã€‚
  - `carry_propagation_test`: éªŒè¯è¿›ä½ä¼ æ’­è¡Œä¸ºã€‚

### 6. **ç»“æœæ£€æŸ¥å’Œæ–­è¨€**
- ä½¿ç”¨ `$display` å’Œ `assert` æ¥éªŒè¯ç»“æœæ˜¯å¦ç¬¦åˆé¢„æœŸã€‚
- æä¾›è¯¦ç»†çš„é€šè¿‡/å¤±è´¥ä¿¡æ¯ã€‚

### 7. **ç›‘æ§å’Œæ³¢å½¢è¾“å‡º**
- ä½¿ç”¨ `$monitor` å®æ—¶æ˜¾ç¤ºå…³é”®ä¿¡å·ã€‚
- ä½¿ç”¨ `$dumpfile` å’Œ `$dumpvars` ç”Ÿæˆ VCD æ³¢å½¢æ–‡ä»¶ï¼Œä¾¿äºåç»­åˆ†æã€‚

### 8. **æµ‹è¯•æŠ¥å‘Šç”Ÿæˆ**
- åœ¨æµ‹è¯•å¼€å§‹å’Œç»“æŸæ—¶æ‰“å°æ—¥å¿—ä¿¡æ¯ã€‚
- æ˜¾ç¤ºæ¯ä¸ªæµ‹è¯•ç”¨ä¾‹çš„ç»“æœã€‚

---

## ğŸ§ª **å»ºè®®çš„ä»¿çœŸæµç¨‹**

1. ä½¿ç”¨ **ModelSim**, **Verilator**, æˆ– **VCS** ç­‰å·¥å…·è¿›è¡Œä»¿çœŸã€‚
2. åœ¨ä»¿çœŸå™¨ä¸­åŠ è½½ `simple_8bit_adder_tb.v`ã€‚
3. è¿è¡Œä»¿çœŸå¹¶æŸ¥çœ‹æ³¢å½¢æ–‡ä»¶ `simple_8bit_adder_tb.vcd`ã€‚
4. æŸ¥çœ‹æ§åˆ¶å°è¾“å‡ºä»¥ç¡®è®¤æµ‹è¯•ç»“æœã€‚

---

## âœ… **æµ‹è¯•è¦†ç›–ç‡ï¼ˆå¯é€‰æ‰©å±•ï¼‰**

å¦‚æœæ‚¨å¸Œæœ›å¯ç”¨è¦†ç›–ç‡æ”¶é›†ï¼Œå¯ä»¥æ·»åŠ ä»¥ä¸‹ä»£ç åˆ° `initial` å—ä¸­ï¼š

```verilog
initial begin
    $coverage_on();
    // ... å…¶ä»–æµ‹è¯•ä»£ç  ...
    # (CLK_PERIOD * 10);
    $coverage_off();
    $write("Coverage collected.\n");
end
```

---

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•ï¼ˆä¾‹å¦‚åŠ å…¥éšæœºæµ‹è¯•ã€è¦†ç›–ç‡åˆ†æã€GUIæ³¢å½¢æŸ¥çœ‹ç­‰ï¼‰ï¼Œä¹Ÿå¯ä»¥ç»§ç»­ä¼˜åŒ–æ­¤æµ‹è¯•å°ã€‚éœ€è¦æˆ‘ä¸ºæ‚¨ç”Ÿæˆæ›´é«˜çº§ç‰ˆæœ¬å—ï¼Ÿ