$date
	Mon Oct 17 11:18:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec3to8_tb $end
$var wire 8 ! f [7:0] $end
$var reg 1 " en $end
$var reg 3 # w [2:0] $end
$scope module dec $end
$var wire 1 " en $end
$var wire 3 $ w [2:0] $end
$var wire 8 % f [7:0] $end
$scope module stage0 $end
$var wire 1 & en $end
$var wire 2 ' w [1:0] $end
$var reg 4 ( f [3:0] $end
$upscope $end
$scope module stage1 $end
$var wire 1 ) en $end
$var wire 2 * w [1:0] $end
$var reg 4 + f [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b0 *
0)
b1000 (
b0 '
1&
bx1000 %
b0 $
b0 #
1"
bx1000 !
$end
#20
bx1000 !
bx1000 %
b1000 (
b1 '
b1 *
b1 #
b1 $
#40
bx0100 !
bx0100 %
b100 (
b10 '
b10 *
b10 #
b10 $
#60
bx1000 !
bx1000 %
b1000 (
b11 '
b11 *
b11 #
b11 $
#80
0&
b1000 (
b10001000 !
b10001000 %
b1000 +
1)
b0 '
b0 *
b100 #
b100 $
#100
b10001000 !
b10001000 %
b1000 +
b1 '
b1 *
b101 #
b101 $
#120
b1001000 !
b1001000 %
b100 +
b10 '
b10 *
b110 #
b110 $
#140
b10001000 !
b10001000 %
b1000 +
b11 '
b11 *
b111 #
b111 $
#160
