// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Wed Apr 16 17:38:47 2025
// Host        : Asus-Vivobook running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_v_tpg_0_0_sim_netlist.v
// Design      : design_1_v_tpg_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_tpg_0_0,design_1_v_tpg_0_0_v_tpg,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_v_tpg_0_0_v_tpg,Vivado 2022.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    fid,
    fid_in,
    interrupt,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 249997498, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axis_video:s_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 249997498, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output [0:0]fid;
  input [0:0]fid_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [31:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [3:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [3:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 249997498, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [31:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [3:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [3:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 249997498, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire interrupt;
  wire [29:0]\^m_axis_video_TDATA ;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [31:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [31:30]NLW_inst_m_axis_video_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDATA[31] = \<const0> ;
  assign m_axis_video_TDATA[30] = \<const0> ;
  assign m_axis_video_TDATA[29:0] = \^m_axis_video_TDATA [29:0];
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const1> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "5'b00001" *) 
  (* ap_ST_fsm_state2 = "5'b00010" *) 
  (* ap_ST_fsm_state3 = "5'b00100" *) 
  (* ap_ST_fsm_state4 = "5'b01000" *) 
  (* ap_ST_fsm_state5 = "5'b10000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpg inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fid(fid),
        .fid_in(fid_in),
        .interrupt(interrupt),
        .m_axis_video_TDATA({NLW_inst_m_axis_video_TDATA_UNCONNECTED[31:30],\^m_axis_video_TDATA }),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[3:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[3:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA({1'b0,1'b0,s_axis_video_TDATA[29:0]}),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_AXIvideo2MultiPixStream
   (ap_done_cache,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_0,
    axi_last_V_2_reg_136,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg,
    grp_v_tpgHlsDataFlow_fu_339_ap_ready,
    SR,
    B_V_data_1_sel0,
    push,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    in,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[3]_0 ,
    B_V_data_1_sel_rd_reg,
    grp_v_tpgHlsDataFlow_fu_339_ap_start_reg_reg,
    \axi_data_V_5_fu_104_reg[29]_0 ,
    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready,
    \axi_data_2_lcssa_reg_146_reg[29]_0 ,
    ap_clk,
    icmp_ln789_fu_273_p2,
    \axi_last_V_fu_104_reg[0] ,
    ap_rst_n_inv,
    ap_done_cache_reg,
    \axi_last_V_fu_52_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_1,
    \ap_CS_fsm_reg[3]_1 ,
    ap_rst_n,
    ap_done_reg1,
    s_axis_video_TVALID_int_regslice,
    srcYUV_full_n,
    grp_v_tpgHlsDataFlow_fu_339_ap_start_reg,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    \cond_reg_410_reg[0]_0 ,
    s_axis_video_TLAST_int_regslice,
    B_V_data_1_sel,
    tpgBackground_U0_ap_ready,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg_0,
    \d_read_reg_22_reg[10] ,
    \axi_data_V_5_fu_104_reg[29]_1 ,
    \axi_data_V_fu_100_reg[29] ,
    \d_read_reg_22_reg[10]_0 );
  output ap_done_cache;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_0;
  output axi_last_V_2_reg_136;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg;
  output grp_v_tpgHlsDataFlow_fu_339_ap_ready;
  output [0:0]SR;
  output B_V_data_1_sel0;
  output push;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [29:0]in;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[3]_0 ;
  output B_V_data_1_sel_rd_reg;
  output grp_v_tpgHlsDataFlow_fu_339_ap_start_reg_reg;
  output [29:0]\axi_data_V_5_fu_104_reg[29]_0 ;
  output ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  output [29:0]\axi_data_2_lcssa_reg_146_reg[29]_0 ;
  input ap_clk;
  input icmp_ln789_fu_273_p2;
  input \axi_last_V_fu_104_reg[0] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input \axi_last_V_fu_52_reg[0] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_1;
  input \ap_CS_fsm_reg[3]_1 ;
  input ap_rst_n;
  input ap_done_reg1;
  input s_axis_video_TVALID_int_regslice;
  input srcYUV_full_n;
  input grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input [1:0]\ap_CS_fsm_reg[3]_2 ;
  input \ap_CS_fsm_reg[3]_3 ;
  input \cond_reg_410_reg[0]_0 ;
  input s_axis_video_TLAST_int_regslice;
  input B_V_data_1_sel;
  input tpgBackground_U0_ap_ready;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg_0;
  input [10:0]\d_read_reg_22_reg[10] ;
  input [29:0]\axi_data_V_5_fu_104_reg[29]_1 ;
  input [29:0]\axi_data_V_fu_100_reg[29] ;
  input [10:0]\d_read_reg_22_reg[10]_0 ;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg;
  wire \B_V_data_1_state[1]_i_4_n_5 ;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_2_n_5 ;
  wire \ap_CS_fsm[0]_i_3_n_5 ;
  wire \ap_CS_fsm[0]_i_4_n_5 ;
  wire \ap_CS_fsm[0]_i_5_n_5 ;
  wire \ap_CS_fsm[0]_i_6_n_5 ;
  wire \ap_CS_fsm[6]_i_2_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [1:0]\ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg_0;
  wire \axi_data_2_lcssa_reg_146[29]_i_1_n_5 ;
  wire [29:0]\axi_data_2_lcssa_reg_146_reg[29]_0 ;
  wire [29:0]\axi_data_V_5_fu_104_reg[29]_0 ;
  wire [29:0]\axi_data_V_5_fu_104_reg[29]_1 ;
  wire [29:0]\axi_data_V_fu_100_reg[29] ;
  wire axi_last_2_lcssa_reg_156;
  wire axi_last_V_2_reg_136;
  wire axi_last_V_4_loc_fu_84;
  wire \axi_last_V_fu_104_reg[0] ;
  wire \axi_last_V_fu_52_reg[0] ;
  wire \cmp9454_reg_406[0]_i_1_n_5 ;
  wire \cmp9454_reg_406[0]_i_2_n_5 ;
  wire \cmp9454_reg_406[0]_i_3_n_5 ;
  wire \cmp9454_reg_406[0]_i_4_n_5 ;
  wire \cmp9454_reg_406_reg_n_5_[0] ;
  wire \cond_reg_410[0]_i_1_n_5 ;
  wire \cond_reg_410_reg[0]_0 ;
  wire \cond_reg_410_reg_n_5_[0] ;
  wire [10:0]\d_read_reg_22_reg[10] ;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire [10:0]empty_fu_269_p1;
  wire [10:0]empty_reg_372;
  wire eol_0_lcssa_reg_167;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_39;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_40;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_41;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_42;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_43;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_44;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_45;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_46;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_47;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_48;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_49;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_50;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_51;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_52;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_53;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_54;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_55;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_56;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_57;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_58;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_59;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_60;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_61;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_62;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_63;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_64;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_65;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_66;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_67;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_68;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_69;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_70;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_73;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_start_reg_reg;
  wire [10:0]i_4_fu_315_p2;
  wire [10:0]i_4_reg_421;
  wire i_4_reg_4210;
  wire \i_4_reg_421[10]_i_3_n_5 ;
  wire [10:0]i_fu_100;
  wire icmp_ln789_fu_273_p2;
  wire \icmp_ln789_reg_378_reg_n_5_[0] ;
  wire [29:0]in;
  wire push;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_fu_108;
  wire \sof_fu_108[0]_i_1_n_5 ;
  wire srcYUV_full_n;
  wire tpgBackground_U0_ap_ready;
  wire [10:0]trunc_ln782_fu_265_p1;
  wire [10:0]trunc_ln782_reg_367;

  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(ap_CS_fsm_state3),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_0),
        .O(\B_V_data_1_state[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFA8FFA8A8A8A8)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(\icmp_ln789_reg_378_reg_n_5_[0] ),
        .I3(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I4(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm[0]_i_3_n_5 ),
        .I1(\ap_CS_fsm[0]_i_4_n_5 ),
        .I2(\ap_CS_fsm[0]_i_5_n_5 ),
        .I3(\ap_CS_fsm[0]_i_6_n_5 ),
        .O(\ap_CS_fsm[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(trunc_ln782_reg_367[10]),
        .I1(i_fu_100[10]),
        .I2(trunc_ln782_reg_367[9]),
        .I3(i_fu_100[9]),
        .O(\ap_CS_fsm[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(trunc_ln782_reg_367[4]),
        .I1(i_fu_100[4]),
        .I2(i_fu_100[3]),
        .I3(trunc_ln782_reg_367[3]),
        .I4(i_fu_100[5]),
        .I5(trunc_ln782_reg_367[5]),
        .O(\ap_CS_fsm[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(trunc_ln782_reg_367[0]),
        .I1(i_fu_100[0]),
        .I2(i_fu_100[2]),
        .I3(trunc_ln782_reg_367[2]),
        .I4(i_fu_100[1]),
        .I5(trunc_ln782_reg_367[1]),
        .O(\ap_CS_fsm[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(trunc_ln782_reg_367[6]),
        .I1(i_fu_100[6]),
        .I2(i_fu_100[8]),
        .I3(trunc_ln782_reg_367[8]),
        .I4(i_fu_100[7]),
        .I5(trunc_ln782_reg_367[7]),
        .O(\ap_CS_fsm[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFAAABAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3]_2 [0]),
        .I1(grp_v_tpgHlsDataFlow_fu_339_ap_ready),
        .I2(\ap_CS_fsm_reg[3]_1 ),
        .I3(\ap_CS_fsm_reg[3]_2 [1]),
        .I4(\ap_CS_fsm_reg[3]_3 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(icmp_ln789_fu_273_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(\ap_CS_fsm[0]_i_2_n_5 ),
        .I1(\icmp_ln789_reg_378_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[6]_i_2_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I1(grp_v_tpgHlsDataFlow_fu_339_ap_ready),
        .I2(ap_rst_n),
        .O(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(\icmp_ln789_reg_378_reg_n_5_[0] ),
        .I3(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .O(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFF00A8A8A800)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(\icmp_ln789_reg_378_reg_n_5_[0] ),
        .I3(tpgBackground_U0_ap_ready),
        .I4(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg_0),
        .I5(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .O(grp_v_tpgHlsDataFlow_fu_339_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_339_ap_ready),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg));
  LUT3 #(
    .INIT(8'h72)) 
    \axi_data_2_lcssa_reg_146[29]_i_1 
       (.I0(\cmp9454_reg_406_reg_n_5_[0] ),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(ap_CS_fsm_state7),
        .O(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ));
  FDRE \axi_data_2_lcssa_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_68),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_58),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_57),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_56),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_55),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_54),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_53),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_52),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_51),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_50),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_49),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_67),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_48),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_47),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_46),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_45),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[24] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_44),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [24]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[25] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_43),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [25]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[26] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_42),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [26]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[27] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_41),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [27]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[28] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_40),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [28]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[29] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_39),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [29]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_66),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_65),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_64),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_63),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_62),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_61),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_60),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_146_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_59),
        .Q(\axi_data_2_lcssa_reg_146_reg[29]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_data_V_5_fu_104[29]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_0),
        .I1(s_axis_video_TVALID_int_regslice),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld));
  FDRE \axi_data_V_5_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [0]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [10]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [11]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [12]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [13]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [14]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [15]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [16]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [17]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [18]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [19]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [1]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [20]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [21]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [22]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [23]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[24] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [24]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [24]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[25] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [25]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [25]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[26] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [26]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [26]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[27] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [27]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [27]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[28] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [28]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [28]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[29] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [29]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [29]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [2]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [3]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [4]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [5]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [6]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [7]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [8]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .D(\axi_data_V_5_fu_104_reg[29]_1 [9]),
        .Q(\axi_data_V_5_fu_104_reg[29]_0 [9]),
        .R(1'b0));
  FDRE \axi_last_2_lcssa_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_146[29]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_69),
        .Q(axi_last_2_lcssa_reg_156),
        .R(1'b0));
  FDRE \axi_last_V_2_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_n_9),
        .Q(axi_last_V_2_reg_136),
        .R(1'b0));
  FDRE \axi_last_V_4_loc_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_9),
        .Q(axi_last_V_4_loc_fu_84),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \cmp9454_reg_406[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\cmp9454_reg_406_reg_n_5_[0] ),
        .I2(\cmp9454_reg_406[0]_i_2_n_5 ),
        .I3(\cmp9454_reg_406[0]_i_3_n_5 ),
        .I4(\cmp9454_reg_406[0]_i_4_n_5 ),
        .O(\cmp9454_reg_406[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp9454_reg_406[0]_i_2 
       (.I0(empty_reg_372[10]),
        .I1(empty_reg_372[5]),
        .I2(empty_reg_372[3]),
        .I3(empty_reg_372[0]),
        .O(\cmp9454_reg_406[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmp9454_reg_406[0]_i_3 
       (.I0(empty_reg_372[9]),
        .I1(empty_reg_372[2]),
        .I2(ap_CS_fsm_state4),
        .I3(empty_reg_372[8]),
        .O(\cmp9454_reg_406[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp9454_reg_406[0]_i_4 
       (.I0(empty_reg_372[7]),
        .I1(empty_reg_372[4]),
        .I2(empty_reg_372[6]),
        .I3(empty_reg_372[1]),
        .O(\cmp9454_reg_406[0]_i_4_n_5 ));
  FDRE \cmp9454_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp9454_reg_406[0]_i_1_n_5 ),
        .Q(\cmp9454_reg_406_reg_n_5_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hCA)) 
    \cond_reg_410[0]_i_1 
       (.I0(\cond_reg_410_reg_n_5_[0] ),
        .I1(\cond_reg_410_reg[0]_0 ),
        .I2(ap_CS_fsm_state4),
        .O(\cond_reg_410[0]_i_1_n_5 ));
  FDRE \cond_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond_reg_410[0]_i_1_n_5 ),
        .Q(\cond_reg_410_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \empty_reg_372_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[0]),
        .Q(empty_reg_372[0]),
        .R(1'b0));
  FDRE \empty_reg_372_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[10]),
        .Q(empty_reg_372[10]),
        .R(1'b0));
  FDRE \empty_reg_372_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[1]),
        .Q(empty_reg_372[1]),
        .R(1'b0));
  FDRE \empty_reg_372_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[2]),
        .Q(empty_reg_372[2]),
        .R(1'b0));
  FDRE \empty_reg_372_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[3]),
        .Q(empty_reg_372[3]),
        .R(1'b0));
  FDRE \empty_reg_372_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[4]),
        .Q(empty_reg_372[4]),
        .R(1'b0));
  FDRE \empty_reg_372_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[5]),
        .Q(empty_reg_372[5]),
        .R(1'b0));
  FDRE \empty_reg_372_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[6]),
        .Q(empty_reg_372[6]),
        .R(1'b0));
  FDRE \empty_reg_372_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[7]),
        .Q(empty_reg_372[7]),
        .R(1'b0));
  FDRE \empty_reg_372_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[8]),
        .Q(empty_reg_372[8]),
        .R(1'b0));
  FDRE \empty_reg_372_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_fu_269_p1[9]),
        .Q(empty_reg_372[9]),
        .R(1'b0));
  FDRE \eol_0_lcssa_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_70),
        .Q(eol_0_lcssa_reg_167),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227
       (.\B_V_data_1_state[1]_i_3 (\ap_CS_fsm_reg[3]_2 [1]),
        .\B_V_data_1_state_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_11),
        .D(ap_NS_fsm[9:8]),
        .E(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_5),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[7] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_lcssa_reg_156(axi_last_2_lcssa_reg_156),
        .axi_last_V_4_loc_fu_84(axi_last_V_4_loc_fu_84),
        .\axi_last_V_4_reg_103_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_9),
        .eol_0_lcssa_reg_167(eol_0_lcssa_reg_167),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_10),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .SR(SR),
        .\ap_CS_fsm_reg[3] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_0),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_2_reg_136(axi_last_V_2_reg_136),
        .axi_last_V_4_loc_fu_84(axi_last_V_4_loc_fu_84),
        .\axi_last_V_4_loc_fu_84_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_n_9),
        .\axi_last_V_fu_52_reg[0]_0 (\axi_last_V_fu_52_reg[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_1),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg(B_V_data_1_sel_rd_reg),
        .B_V_data_1_sel_rd_reg_0(\B_V_data_1_state[1]_i_4_n_5 ),
        .B_V_data_1_sel_rd_reg_1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_n_11),
        .D({grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_39,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_40,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_41,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_42,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_43,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_44,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_45,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_46,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_47,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_48,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_49,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_50,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_51,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_52,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_53,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_54,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_55,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_56,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_57,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_58,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_59,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_60,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_61,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_62,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_63,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_64,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_65,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_66,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_67,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_68}),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_2_lcssa_reg_146_reg[29] (\axi_data_V_5_fu_104_reg[29]_0 ),
        .\axi_data_V_fu_100_reg[29]_0 (\axi_data_V_fu_100_reg[29] ),
        .axi_last_V_2_reg_136(axi_last_V_2_reg_136),
        .\axi_last_V_fu_104_reg[0]_0 (\axi_last_V_fu_104_reg[0] ),
        .\cmp9454_reg_406_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_69),
        .\cmp9454_reg_406_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_70),
        .\cmp9454_reg_406_reg[0]_1 (ap_NS_fsm[6:5]),
        .\cmp9454_reg_406_reg[0]_2 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_73),
        .\cond_read_reg_350_reg[0]_0 (\cond_reg_410_reg_n_5_[0] ),
        .eol_0_lcssa_reg_167(eol_0_lcssa_reg_167),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0(\cmp9454_reg_406_reg_n_5_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1(\ap_CS_fsm[6]_i_2_n_5 ),
        .\icmp_ln805_reg_357_reg[0]_0 (empty_reg_372),
        .in(in),
        .push(push),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_fu_108(sof_fu_108),
        .srcYUV_full_n(srcYUV_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_n_73),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s_16 grp_reg_unsigned_short_s_fu_253
       (.D(trunc_ln782_fu_265_p1),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_5_[0] }),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .\d_read_reg_22_reg[10]_0 (\d_read_reg_22_reg[10]_0 ),
        .grp_v_tpgHlsDataFlow_fu_339_ap_start_reg(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s_17 grp_reg_unsigned_short_s_fu_259
       (.D(empty_fu_269_p1),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (\d_read_reg_22_reg[10] ));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_v_tpgHlsDataFlow_fu_339_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3]_2 [1]),
        .I1(grp_v_tpgHlsDataFlow_fu_339_ap_ready),
        .I2(\ap_CS_fsm_reg[3]_1 ),
        .I3(\ap_CS_fsm_reg[3]_2 [0]),
        .I4(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_421[0]_i_1 
       (.I0(i_fu_100[0]),
        .O(i_4_fu_315_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \i_4_reg_421[10]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln789_reg_378_reg_n_5_[0] ),
        .O(i_4_reg_4210));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_4_reg_421[10]_i_2 
       (.I0(i_fu_100[10]),
        .I1(i_fu_100[8]),
        .I2(i_fu_100[6]),
        .I3(\i_4_reg_421[10]_i_3_n_5 ),
        .I4(i_fu_100[7]),
        .I5(i_fu_100[9]),
        .O(i_4_fu_315_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_4_reg_421[10]_i_3 
       (.I0(i_fu_100[5]),
        .I1(i_fu_100[4]),
        .I2(i_fu_100[3]),
        .I3(i_fu_100[0]),
        .I4(i_fu_100[1]),
        .I5(i_fu_100[2]),
        .O(\i_4_reg_421[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_reg_421[1]_i_1 
       (.I0(i_fu_100[0]),
        .I1(i_fu_100[1]),
        .O(i_4_fu_315_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_4_reg_421[2]_i_1 
       (.I0(i_fu_100[2]),
        .I1(i_fu_100[1]),
        .I2(i_fu_100[0]),
        .O(i_4_fu_315_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_4_reg_421[3]_i_1 
       (.I0(i_fu_100[3]),
        .I1(i_fu_100[0]),
        .I2(i_fu_100[1]),
        .I3(i_fu_100[2]),
        .O(i_4_fu_315_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_4_reg_421[4]_i_1 
       (.I0(i_fu_100[4]),
        .I1(i_fu_100[2]),
        .I2(i_fu_100[1]),
        .I3(i_fu_100[0]),
        .I4(i_fu_100[3]),
        .O(i_4_fu_315_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_4_reg_421[5]_i_1 
       (.I0(i_fu_100[5]),
        .I1(i_fu_100[4]),
        .I2(i_fu_100[3]),
        .I3(i_fu_100[0]),
        .I4(i_fu_100[1]),
        .I5(i_fu_100[2]),
        .O(i_4_fu_315_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_reg_421[6]_i_1 
       (.I0(i_fu_100[6]),
        .I1(\i_4_reg_421[10]_i_3_n_5 ),
        .O(i_4_fu_315_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_4_reg_421[7]_i_1 
       (.I0(i_fu_100[7]),
        .I1(\i_4_reg_421[10]_i_3_n_5 ),
        .I2(i_fu_100[6]),
        .O(i_4_fu_315_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_4_reg_421[8]_i_1 
       (.I0(i_fu_100[8]),
        .I1(i_fu_100[6]),
        .I2(\i_4_reg_421[10]_i_3_n_5 ),
        .I3(i_fu_100[7]),
        .O(i_4_fu_315_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_4_reg_421[9]_i_1 
       (.I0(i_fu_100[9]),
        .I1(i_fu_100[7]),
        .I2(\i_4_reg_421[10]_i_3_n_5 ),
        .I3(i_fu_100[6]),
        .I4(i_fu_100[8]),
        .O(i_4_fu_315_p2[9]));
  FDRE \i_4_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[0]),
        .Q(i_4_reg_421[0]),
        .R(1'b0));
  FDRE \i_4_reg_421_reg[10] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[10]),
        .Q(i_4_reg_421[10]),
        .R(1'b0));
  FDRE \i_4_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[1]),
        .Q(i_4_reg_421[1]),
        .R(1'b0));
  FDRE \i_4_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[2]),
        .Q(i_4_reg_421[2]),
        .R(1'b0));
  FDRE \i_4_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[3]),
        .Q(i_4_reg_421[3]),
        .R(1'b0));
  FDRE \i_4_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[4]),
        .Q(i_4_reg_421[4]),
        .R(1'b0));
  FDRE \i_4_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[5]),
        .Q(i_4_reg_421[5]),
        .R(1'b0));
  FDRE \i_4_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[6]),
        .Q(i_4_reg_421[6]),
        .R(1'b0));
  FDRE \i_4_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[7]),
        .Q(i_4_reg_421[7]),
        .R(1'b0));
  FDRE \i_4_reg_421_reg[8] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[8]),
        .Q(i_4_reg_421[8]),
        .R(1'b0));
  FDRE \i_4_reg_421_reg[9] 
       (.C(ap_clk),
        .CE(i_4_reg_4210),
        .D(i_4_fu_315_p2[9]),
        .Q(i_4_reg_421[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_100[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln789_fu_273_p2),
        .O(SR));
  FDRE \i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[0]),
        .Q(i_fu_100[0]),
        .R(SR));
  FDRE \i_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[10]),
        .Q(i_fu_100[10]),
        .R(SR));
  FDRE \i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[1]),
        .Q(i_fu_100[1]),
        .R(SR));
  FDRE \i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[2]),
        .Q(i_fu_100[2]),
        .R(SR));
  FDRE \i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[3]),
        .Q(i_fu_100[3]),
        .R(SR));
  FDRE \i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[4]),
        .Q(i_fu_100[4]),
        .R(SR));
  FDRE \i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[5]),
        .Q(i_fu_100[5]),
        .R(SR));
  FDRE \i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[6]),
        .Q(i_fu_100[6]),
        .R(SR));
  FDRE \i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[7]),
        .Q(i_fu_100[7]),
        .R(SR));
  FDRE \i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[8]),
        .Q(i_fu_100[8]),
        .R(SR));
  FDRE \i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_421[9]),
        .Q(i_fu_100[9]),
        .R(SR));
  FDRE \icmp_ln789_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(icmp_ln789_fu_273_p2),
        .Q(\icmp_ln789_reg_378_reg_n_5_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \sof_fu_108[0]_i_1 
       (.I0(sof_fu_108),
        .I1(\cmp9454_reg_406_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(SR),
        .O(\sof_fu_108[0]_i_1_n_5 ));
  FDRE \sof_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_108[0]_i_1_n_5 ),
        .Q(sof_fu_108),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[0]),
        .Q(trunc_ln782_reg_367[0]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[10]),
        .Q(trunc_ln782_reg_367[10]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[1]),
        .Q(trunc_ln782_reg_367[1]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[2]),
        .Q(trunc_ln782_reg_367[2]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[3]),
        .Q(trunc_ln782_reg_367[3]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[4]),
        .Q(trunc_ln782_reg_367[4]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[5]),
        .Q(trunc_ln782_reg_367[5]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[6]),
        .Q(trunc_ln782_reg_367[6]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[7]),
        .Q(trunc_ln782_reg_367[7]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[8]),
        .Q(trunc_ln782_reg_367[8]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_367_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln782_fu_265_p1[9]),
        .Q(trunc_ln782_reg_367[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (E,
    D,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg,
    \axi_last_V_4_reg_103_reg[0]_0 ,
    \ap_CS_fsm_reg[7] ,
    \B_V_data_1_state_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld,
    Q,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    eol_0_lcssa_reg_167,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    axi_last_2_lcssa_reg_156,
    axi_last_V_4_loc_fu_84,
    \B_V_data_1_state[1]_i_3 );
  output [0:0]E;
  output [1:0]D;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg;
  output \axi_last_V_4_reg_103_reg[0]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output \B_V_data_1_state_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld;
  input [2:0]Q;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input eol_0_lcssa_reg_167;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input axi_last_2_lcssa_reg_156;
  input axi_last_V_4_loc_fu_84;
  input [0:0]\B_V_data_1_state[1]_i_3 ;

  wire [0:0]\B_V_data_1_state[1]_i_3 ;
  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_2_lcssa_reg_156;
  wire axi_last_V_4_loc_fu_84;
  wire \axi_last_V_4_reg_103_reg[0]_0 ;
  wire eol_0_lcssa_reg_167;
  wire eol_1_reg_114;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;

  FDRE \axi_last_V_4_reg_103_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(eol_1_reg_114),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_20 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state[1]_i_3 (\B_V_data_1_state[1]_i_3 ),
        .\B_V_data_1_state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_lcssa_reg_156(axi_last_2_lcssa_reg_156),
        .axi_last_V_4_loc_fu_84(axi_last_V_4_loc_fu_84),
        .\axi_last_V_4_reg_103_reg[0] (\axi_last_V_4_reg_103_reg[0]_0 ),
        .eol_0_lcssa_reg_167(eol_0_lcssa_reg_167),
        .eol_1_reg_114(eol_1_reg_114),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (ap_done_cache,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out,
    D,
    \axi_last_V_4_loc_fu_84_reg[0] ,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    \axi_last_V_fu_52_reg[0]_0 ,
    SR,
    ap_done_reg1,
    \ap_CS_fsm_reg[3] ,
    Q,
    axi_last_V_4_loc_fu_84,
    axi_last_V_2_reg_136);
  output ap_done_cache;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out;
  output [1:0]D;
  output \axi_last_V_4_loc_fu_84_reg[0] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input \axi_last_V_fu_52_reg[0]_0 ;
  input [0:0]SR;
  input ap_done_reg1;
  input \ap_CS_fsm_reg[3] ;
  input [2:0]Q;
  input axi_last_V_4_loc_fu_84;
  input axi_last_V_2_reg_136;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire ap_rst_n_inv;
  wire axi_last_V_2_reg_136;
  wire axi_last_V_4_loc_fu_84;
  wire \axi_last_V_4_loc_fu_84_reg[0] ;
  wire \axi_last_V_fu_52_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out;

  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \axi_last_V_2_reg_136[0]_i_1 
       (.I0(axi_last_V_4_loc_fu_84),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(axi_last_V_2_reg_136),
        .O(\axi_last_V_4_loc_fu_84_reg[0] ));
  FDRE \axi_last_V_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_fu_52_reg[0]_0 ),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_19 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[0]),
        .SR(SR),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (B_V_data_1_sel0,
    push,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg,
    in,
    B_V_data_1_sel_rd_reg,
    D,
    \cmp9454_reg_406_reg[0] ,
    \cmp9454_reg_406_reg[0]_0 ,
    \cmp9454_reg_406_reg[0]_1 ,
    \cmp9454_reg_406_reg[0]_2 ,
    ap_clk,
    \cond_read_reg_350_reg[0]_0 ,
    \axi_last_V_fu_104_reg[0]_0 ,
    ap_rst_n_inv,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg,
    ap_rst_n,
    Q,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel_rd_reg_1,
    s_axis_video_TVALID_int_regslice,
    srcYUV_full_n,
    sof_fu_108,
    \icmp_ln805_reg_357_reg[0]_0 ,
    B_V_data_1_sel,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1,
    \axi_data_2_lcssa_reg_146_reg[29] ,
    axi_last_V_2_reg_136,
    eol_0_lcssa_reg_167,
    \axi_data_V_fu_100_reg[29]_0 );
  output B_V_data_1_sel0;
  output push;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg;
  output [29:0]in;
  output B_V_data_1_sel_rd_reg;
  output [29:0]D;
  output \cmp9454_reg_406_reg[0] ;
  output \cmp9454_reg_406_reg[0]_0 ;
  output [1:0]\cmp9454_reg_406_reg[0]_1 ;
  output \cmp9454_reg_406_reg[0]_2 ;
  input ap_clk;
  input \cond_read_reg_350_reg[0]_0 ;
  input \axi_last_V_fu_104_reg[0]_0 ;
  input ap_rst_n_inv;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg;
  input ap_rst_n;
  input [2:0]Q;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel_rd_reg_1;
  input s_axis_video_TVALID_int_regslice;
  input srcYUV_full_n;
  input sof_fu_108;
  input [10:0]\icmp_ln805_reg_357_reg[0]_0 ;
  input B_V_data_1_sel;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1;
  input [29:0]\axi_data_2_lcssa_reg_146_reg[29] ;
  input axi_last_V_2_reg_136;
  input eol_0_lcssa_reg_167;
  input [29:0]\axi_data_V_fu_100_reg[29]_0 ;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire [29:0]D;
  wire [2:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [29:0]\axi_data_2_lcssa_reg_146_reg[29] ;
  wire [29:0]\axi_data_V_fu_100_reg[29]_0 ;
  wire \axi_data_V_fu_100_reg_n_5_[0] ;
  wire \axi_data_V_fu_100_reg_n_5_[1] ;
  wire \axi_data_V_fu_100_reg_n_5_[2] ;
  wire \axi_data_V_fu_100_reg_n_5_[3] ;
  wire \axi_data_V_fu_100_reg_n_5_[4] ;
  wire \axi_data_V_fu_100_reg_n_5_[5] ;
  wire \axi_data_V_fu_100_reg_n_5_[6] ;
  wire \axi_data_V_fu_100_reg_n_5_[7] ;
  wire \axi_data_V_fu_100_reg_n_5_[8] ;
  wire \axi_data_V_fu_100_reg_n_5_[9] ;
  wire axi_last_V_2_reg_136;
  wire axi_last_V_fu_1044_out;
  wire \axi_last_V_fu_104_reg[0]_0 ;
  wire \axi_last_V_fu_104_reg_n_5_[0] ;
  wire \cmp9454_reg_406_reg[0] ;
  wire \cmp9454_reg_406_reg[0]_0 ;
  wire [1:0]\cmp9454_reg_406_reg[0]_1 ;
  wire \cmp9454_reg_406_reg[0]_2 ;
  wire cond_read_reg_350;
  wire \cond_read_reg_350_reg[0]_0 ;
  wire eol_0_lcssa_reg_167;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out;
  wire icmp_ln805_fu_217_p2;
  wire [10:0]\icmp_ln805_reg_357_reg[0]_0 ;
  wire \icmp_ln805_reg_357_reg_n_5_[0] ;
  wire [29:0]in;
  wire [10:0]j_4_fu_223_p2;
  wire j_fu_96;
  wire \j_fu_96_reg_n_5_[0] ;
  wire \j_fu_96_reg_n_5_[10] ;
  wire \j_fu_96_reg_n_5_[1] ;
  wire \j_fu_96_reg_n_5_[2] ;
  wire \j_fu_96_reg_n_5_[3] ;
  wire \j_fu_96_reg_n_5_[4] ;
  wire \j_fu_96_reg_n_5_[5] ;
  wire \j_fu_96_reg_n_5_[6] ;
  wire \j_fu_96_reg_n_5_[7] ;
  wire \j_fu_96_reg_n_5_[8] ;
  wire \j_fu_96_reg_n_5_[9] ;
  wire push;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_fu_108;
  wire srcYUV_full_n;
  wire [9:0]tmp_15_fu_289_p4;
  wire [9:0]tmp_s_fu_268_p4;

  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][0]_srl21_i_2 
       (.I0(tmp_s_fu_268_p4[0]),
        .I1(cond_read_reg_350),
        .I2(\axi_data_V_fu_100_reg_n_5_[0] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][10]_srl21_i_1 
       (.I0(\axi_data_V_fu_100_reg_n_5_[0] ),
        .I1(cond_read_reg_350),
        .I2(tmp_15_fu_289_p4[0]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][11]_srl21_i_1 
       (.I0(\axi_data_V_fu_100_reg_n_5_[1] ),
        .I1(cond_read_reg_350),
        .I2(tmp_15_fu_289_p4[1]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][12]_srl21_i_1 
       (.I0(\axi_data_V_fu_100_reg_n_5_[2] ),
        .I1(cond_read_reg_350),
        .I2(tmp_15_fu_289_p4[2]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][13]_srl21_i_1 
       (.I0(\axi_data_V_fu_100_reg_n_5_[3] ),
        .I1(cond_read_reg_350),
        .I2(tmp_15_fu_289_p4[3]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][14]_srl21_i_1 
       (.I0(\axi_data_V_fu_100_reg_n_5_[4] ),
        .I1(cond_read_reg_350),
        .I2(tmp_15_fu_289_p4[4]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][15]_srl21_i_1 
       (.I0(\axi_data_V_fu_100_reg_n_5_[5] ),
        .I1(cond_read_reg_350),
        .I2(tmp_15_fu_289_p4[5]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][16]_srl21_i_1 
       (.I0(\axi_data_V_fu_100_reg_n_5_[6] ),
        .I1(cond_read_reg_350),
        .I2(tmp_15_fu_289_p4[6]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][17]_srl21_i_1 
       (.I0(\axi_data_V_fu_100_reg_n_5_[7] ),
        .I1(cond_read_reg_350),
        .I2(tmp_15_fu_289_p4[7]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][18]_srl21_i_1 
       (.I0(\axi_data_V_fu_100_reg_n_5_[8] ),
        .I1(cond_read_reg_350),
        .I2(tmp_15_fu_289_p4[8]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][19]_srl21_i_1 
       (.I0(\axi_data_V_fu_100_reg_n_5_[9] ),
        .I1(cond_read_reg_350),
        .I2(tmp_15_fu_289_p4[9]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][1]_srl21_i_1 
       (.I0(tmp_s_fu_268_p4[1]),
        .I1(cond_read_reg_350),
        .I2(\axi_data_V_fu_100_reg_n_5_[1] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][20]_srl21_i_1 
       (.I0(tmp_15_fu_289_p4[0]),
        .I1(cond_read_reg_350),
        .I2(tmp_s_fu_268_p4[0]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][21]_srl21_i_1 
       (.I0(tmp_15_fu_289_p4[1]),
        .I1(cond_read_reg_350),
        .I2(tmp_s_fu_268_p4[1]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][22]_srl21_i_1 
       (.I0(tmp_15_fu_289_p4[2]),
        .I1(cond_read_reg_350),
        .I2(tmp_s_fu_268_p4[2]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][23]_srl21_i_1 
       (.I0(tmp_15_fu_289_p4[3]),
        .I1(cond_read_reg_350),
        .I2(tmp_s_fu_268_p4[3]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][24]_srl21_i_1 
       (.I0(tmp_15_fu_289_p4[4]),
        .I1(cond_read_reg_350),
        .I2(tmp_s_fu_268_p4[4]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][25]_srl21_i_1 
       (.I0(tmp_15_fu_289_p4[5]),
        .I1(cond_read_reg_350),
        .I2(tmp_s_fu_268_p4[5]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][26]_srl21_i_1 
       (.I0(tmp_15_fu_289_p4[6]),
        .I1(cond_read_reg_350),
        .I2(tmp_s_fu_268_p4[6]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][27]_srl21_i_1 
       (.I0(tmp_15_fu_289_p4[7]),
        .I1(cond_read_reg_350),
        .I2(tmp_s_fu_268_p4[7]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][28]_srl21_i_1 
       (.I0(tmp_15_fu_289_p4[8]),
        .I1(cond_read_reg_350),
        .I2(tmp_s_fu_268_p4[8]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][29]_srl21_i_1 
       (.I0(tmp_15_fu_289_p4[9]),
        .I1(cond_read_reg_350),
        .I2(tmp_s_fu_268_p4[9]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][2]_srl21_i_1 
       (.I0(tmp_s_fu_268_p4[2]),
        .I1(cond_read_reg_350),
        .I2(\axi_data_V_fu_100_reg_n_5_[2] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][3]_srl21_i_1 
       (.I0(tmp_s_fu_268_p4[3]),
        .I1(cond_read_reg_350),
        .I2(\axi_data_V_fu_100_reg_n_5_[3] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][4]_srl21_i_1 
       (.I0(tmp_s_fu_268_p4[4]),
        .I1(cond_read_reg_350),
        .I2(\axi_data_V_fu_100_reg_n_5_[4] ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][5]_srl21_i_1 
       (.I0(tmp_s_fu_268_p4[5]),
        .I1(cond_read_reg_350),
        .I2(\axi_data_V_fu_100_reg_n_5_[5] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][6]_srl21_i_1 
       (.I0(tmp_s_fu_268_p4[6]),
        .I1(cond_read_reg_350),
        .I2(\axi_data_V_fu_100_reg_n_5_[6] ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][7]_srl21_i_1 
       (.I0(tmp_s_fu_268_p4[7]),
        .I1(cond_read_reg_350),
        .I2(\axi_data_V_fu_100_reg_n_5_[7] ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][8]_srl21_i_1 
       (.I0(tmp_s_fu_268_p4[8]),
        .I1(cond_read_reg_350),
        .I2(\axi_data_V_fu_100_reg_n_5_[8] ),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[20][9]_srl21_i_1 
       (.I0(tmp_s_fu_268_p4[9]),
        .I1(cond_read_reg_350),
        .I2(\axi_data_V_fu_100_reg_n_5_[9] ),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [0]),
        .I3(\axi_data_V_fu_100_reg_n_5_[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[10]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [10]),
        .I3(tmp_15_fu_289_p4[0]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[11]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [11]),
        .I3(tmp_15_fu_289_p4[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[12]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [12]),
        .I3(tmp_15_fu_289_p4[2]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[13]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [13]),
        .I3(tmp_15_fu_289_p4[3]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[14]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [14]),
        .I3(tmp_15_fu_289_p4[4]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[15]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [15]),
        .I3(tmp_15_fu_289_p4[5]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[16]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [16]),
        .I3(tmp_15_fu_289_p4[6]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[17]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [17]),
        .I3(tmp_15_fu_289_p4[7]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[18]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [18]),
        .I3(tmp_15_fu_289_p4[8]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[19]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [19]),
        .I3(tmp_15_fu_289_p4[9]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[1]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [1]),
        .I3(\axi_data_V_fu_100_reg_n_5_[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[20]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [20]),
        .I3(tmp_s_fu_268_p4[0]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[21]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [21]),
        .I3(tmp_s_fu_268_p4[1]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[22]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [22]),
        .I3(tmp_s_fu_268_p4[2]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[23]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [23]),
        .I3(tmp_s_fu_268_p4[3]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[24]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [24]),
        .I3(tmp_s_fu_268_p4[4]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[25]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [25]),
        .I3(tmp_s_fu_268_p4[5]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[26]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [26]),
        .I3(tmp_s_fu_268_p4[6]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[27]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [27]),
        .I3(tmp_s_fu_268_p4[7]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[28]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [28]),
        .I3(tmp_s_fu_268_p4[8]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[29]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [29]),
        .I3(tmp_s_fu_268_p4[9]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[2]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [2]),
        .I3(\axi_data_V_fu_100_reg_n_5_[2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[3]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [3]),
        .I3(\axi_data_V_fu_100_reg_n_5_[3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[4]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [4]),
        .I3(\axi_data_V_fu_100_reg_n_5_[4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[5]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [5]),
        .I3(\axi_data_V_fu_100_reg_n_5_[5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[6]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [6]),
        .I3(\axi_data_V_fu_100_reg_n_5_[6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[7]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [7]),
        .I3(\axi_data_V_fu_100_reg_n_5_[7] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[8]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [8]),
        .I3(\axi_data_V_fu_100_reg_n_5_[8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_data_2_lcssa_reg_146[9]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(\axi_data_2_lcssa_reg_146_reg[29] [9]),
        .I3(\axi_data_V_fu_100_reg_n_5_[9] ),
        .O(D[9]));
  FDRE \axi_data_V_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [0]),
        .Q(\axi_data_V_fu_100_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [10]),
        .Q(tmp_15_fu_289_p4[0]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [11]),
        .Q(tmp_15_fu_289_p4[1]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [12]),
        .Q(tmp_15_fu_289_p4[2]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [13]),
        .Q(tmp_15_fu_289_p4[3]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [14]),
        .Q(tmp_15_fu_289_p4[4]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [15]),
        .Q(tmp_15_fu_289_p4[5]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [16]),
        .Q(tmp_15_fu_289_p4[6]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [17]),
        .Q(tmp_15_fu_289_p4[7]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [18]),
        .Q(tmp_15_fu_289_p4[8]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [19]),
        .Q(tmp_15_fu_289_p4[9]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [1]),
        .Q(\axi_data_V_fu_100_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [20]),
        .Q(tmp_s_fu_268_p4[0]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [21]),
        .Q(tmp_s_fu_268_p4[1]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [22]),
        .Q(tmp_s_fu_268_p4[2]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [23]),
        .Q(tmp_s_fu_268_p4[3]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[24] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [24]),
        .Q(tmp_s_fu_268_p4[4]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[25] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [25]),
        .Q(tmp_s_fu_268_p4[5]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[26] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [26]),
        .Q(tmp_s_fu_268_p4[6]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[27] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [27]),
        .Q(tmp_s_fu_268_p4[7]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[28] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [28]),
        .Q(tmp_s_fu_268_p4[8]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[29] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [29]),
        .Q(tmp_s_fu_268_p4[9]),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [2]),
        .Q(\axi_data_V_fu_100_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [3]),
        .Q(\axi_data_V_fu_100_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [4]),
        .Q(\axi_data_V_fu_100_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [5]),
        .Q(\axi_data_V_fu_100_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [6]),
        .Q(\axi_data_V_fu_100_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [7]),
        .Q(\axi_data_V_fu_100_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [8]),
        .Q(\axi_data_V_fu_100_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_data_V_fu_100_reg[29]_0 [9]),
        .Q(\axi_data_V_fu_100_reg_n_5_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \axi_last_2_lcssa_reg_156[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(axi_last_V_2_reg_136),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out),
        .O(\cmp9454_reg_406_reg[0] ));
  FDRE \axi_last_V_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1044_out),
        .D(\axi_last_V_fu_104_reg[0]_0 ),
        .Q(\axi_last_V_fu_104_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \cond_read_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cond_read_reg_350_reg[0]_0 ),
        .Q(cond_read_reg_350),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD5D080D0)) 
    \eol_0_lcssa_reg_167[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I2(eol_0_lcssa_reg_167),
        .I3(Q[1]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out),
        .O(\cmp9454_reg_406_reg[0]_0 ));
  FDRE \eol_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_18 flow_control_loop_pipe_sequential_init_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg(B_V_data_1_sel_rd_reg),
        .B_V_data_1_sel_rd_reg_0(B_V_data_1_sel_rd_reg_0),
        .B_V_data_1_sel_rd_reg_1(B_V_data_1_sel_rd_reg_1),
        .\B_V_data_1_state_reg[0] (axi_last_V_fu_1044_out),
        .D(j_4_fu_223_p2),
        .E(j_fu_96),
        .Q({Q[2],Q[0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_13),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_V_fu_104_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\cmp9454_reg_406_reg[0] (\cmp9454_reg_406_reg[0]_1 ),
        .\cmp9454_reg_406_reg[0]_0 (\cmp9454_reg_406_reg[0]_2 ),
        .\eol_reg_177_reg[0] (\axi_last_V_fu_104_reg_n_5_[0] ),
        .\eol_reg_177_reg[0]_0 (\icmp_ln805_reg_357_reg_n_5_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out),
        .icmp_ln805_fu_217_p2(icmp_ln805_fu_217_p2),
        .\icmp_ln805_reg_357_reg[0] (\icmp_ln805_reg_357_reg[0]_0 ),
        .\j_fu_96_reg[10] ({\j_fu_96_reg_n_5_[10] ,\j_fu_96_reg_n_5_[9] ,\j_fu_96_reg_n_5_[8] ,\j_fu_96_reg_n_5_[7] ,\j_fu_96_reg_n_5_[6] ,\j_fu_96_reg_n_5_[5] ,\j_fu_96_reg_n_5_[4] ,\j_fu_96_reg_n_5_[3] ,\j_fu_96_reg_n_5_[2] ,\j_fu_96_reg_n_5_[1] ,\j_fu_96_reg_n_5_[0] }),
        .push(push),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_fu_108(sof_fu_108),
        .srcYUV_full_n(srcYUV_full_n));
  FDRE \icmp_ln805_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln805_fu_217_p2),
        .Q(\icmp_ln805_reg_357_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \j_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[0]),
        .Q(\j_fu_96_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \j_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[10]),
        .Q(\j_fu_96_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \j_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[1]),
        .Q(\j_fu_96_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \j_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[2]),
        .Q(\j_fu_96_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \j_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[3]),
        .Q(\j_fu_96_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \j_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[4]),
        .Q(\j_fu_96_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \j_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[5]),
        .Q(\j_fu_96_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \j_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[6]),
        .Q(\j_fu_96_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \j_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[7]),
        .Q(\j_fu_96_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \j_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[8]),
        .Q(\j_fu_96_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \j_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[9]),
        .Q(\j_fu_96_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_CTRL_s_axi
   (ap_rst_n_inv,
    interrupt,
    D,
    \int_bckgndId_reg[2]_0 ,
    \int_bckgndId_reg[4]_0 ,
    \select_ln507_cast_reg_1494_reg[2] ,
    \int_bckgndId_reg[3]_0 ,
    Q,
    \select_ln214_reg_1582_reg[9] ,
    \int_bckgndId_reg[4]_1 ,
    \int_bckgndId_reg[3]_1 ,
    \int_bckgndId_reg[7]_0 ,
    \select_ln214_reg_1582_reg[0] ,
    \select_ln214_reg_1582_reg[1] ,
    \select_ln507_reg_1504_reg[6] ,
    \select_ln214_reg_1582_reg[6] ,
    \int_bckgndId_reg[1]_0 ,
    \select_ln507_reg_1504_reg[6]_0 ,
    SS,
    \int_bckgndId_reg[2]_1 ,
    icmp_ln1285_reg_52350,
    icmp_ln1629_reg_52070,
    \int_bckgndId_reg[3]_2 ,
    \int_bckgndId_reg[3]_3 ,
    \int_bckgndId_reg[1]_1 ,
    \int_bckgndId_reg[3]_4 ,
    \int_width_reg[0]_0 ,
    \int_width_reg[15]_0 ,
    \int_bckgndId_reg[0]_0 ,
    \int_bckgndId_reg[2]_2 ,
    \int_colorFormat_reg[2]_0 ,
    \int_colorFormat_reg[7]_0 ,
    cmp8_fu_706_p2,
    icmp_ln789_fu_273_p2,
    \int_colorFormat_reg[3]_0 ,
    \int_colorFormat_reg[3]_1 ,
    icmp_fu_836_p2,
    \int_height_reg[15]_0 ,
    \int_height_reg[15]_1 ,
    S,
    \int_height_reg[0]_0 ,
    \int_height_reg[15]_2 ,
    \int_width_reg[8]_0 ,
    \int_width_reg[15]_1 ,
    \int_width_reg[9]_0 ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    DI,
    \int_passthruStartY_reg[15]_0 ,
    \int_passthruEndY_reg[15]_0 ,
    \int_passthruEndY_reg[15]_1 ,
    \int_width_reg[13]_0 ,
    \int_width_reg[12]_0 ,
    \cmp19230_reg_403_reg[0] ,
    switch_le_fu_223_p2,
    \cmp103_reg_393_reg[0] ,
    icmp_ln993_fu_229_p2,
    icmp_ln993_1_fu_235_p2,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CTRL_BVALID,
    ap_start,
    \int_bck_motion_en_reg[15]_0 ,
    grp_reg_unsigned_short_s_fu_537_ap_ce,
    int_ap_start_reg_0,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_height_reg[11]_0 ,
    \int_motionSpeed_reg[7]_0 ,
    \int_ZplateHorContStart_reg[15]_0 ,
    \int_ZplateHorContDelta_reg[15]_0 ,
    \int_ZplateVerContDelta_reg[15]_0 ,
    \int_passthruStartX_reg[15]_0 ,
    \int_passthruEndX_reg[15]_0 ,
    \rampStart_load_reg_1575_reg[5] ,
    \rampStart_load_reg_1575_reg[2] ,
    \rampStart_load_reg_1575_reg[6] ,
    \rampStart_load_reg_1575_reg[0] ,
    \rampStart_load_reg_1575_reg[1] ,
    \rampStart_load_reg_1575_reg[3] ,
    \select_ln507_reg_1504_reg[6]_1 ,
    \cmp2_i381_reg_1484_reg[0] ,
    \select_ln214_reg_1582_reg[0]_0 ,
    \select_ln214_reg_1582_reg[1]_0 ,
    \select_ln214_reg_1582_reg[2] ,
    \select_ln214_reg_1582_reg[3] ,
    \select_ln214_reg_1582_reg[4] ,
    \select_ln214_reg_1582_reg[5] ,
    \select_ln214_reg_1582_reg[6]_0 ,
    \select_ln214_reg_1582_reg[7] ,
    \select_ln214_reg_1582_reg[8] ,
    \select_ln214_reg_1582_reg[9]_0 ,
    \cmp2_i381_reg_1484_reg[0]_0 ,
    \rampStart_load_reg_1575_reg[8] ,
    SR,
    \int_bckgndId_reg[2]_3 ,
    E,
    \int_colorFormat_reg[3]_2 ,
    \int_bckgndId_reg[7]_1 ,
    s_axi_CTRL_RDATA,
    ap_clk,
    icmp_ln1050_fu_2255_p2,
    x_fu_5461,
    O,
    \zonePlateVDelta_reg[15] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ,
    valid_out,
    select_ln507_reg_1504,
    icmp_ln520_fu_2075_p2254_in,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ,
    cmp2_i381_reg_1484,
    pix_val_V_10_reg_1524,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_1 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_2 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_3 ,
    B,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_4 ,
    ap_rst_n,
    \icmp_ln691_reg_1630_reg[0] ,
    \cmp59_i_reg_1560_reg[0] ,
    \cmp59_i_reg_1560_reg[0]_0 ,
    \cmp126_i_reg_1565_reg[0] ,
    \cmp19230_reg_403_reg[0]_0 ,
    \cmp19230_reg_403_reg[0]_1 ,
    \cmp103_reg_393_reg[0]_0 ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    ap_ce_reg_reg,
    s_axi_CTRL_AWVALID,
    rampStart_load_reg_1575,
    ap_done,
    icmp_ln1027_fu_2081_p2,
    icmp_ln1336_reg_5231,
    s_axi_CTRL_AWADDR);
  output ap_rst_n_inv;
  output interrupt;
  output [15:0]D;
  output \int_bckgndId_reg[2]_0 ;
  output \int_bckgndId_reg[4]_0 ;
  output \select_ln507_cast_reg_1494_reg[2] ;
  output \int_bckgndId_reg[3]_0 ;
  output [7:0]Q;
  output \select_ln214_reg_1582_reg[9] ;
  output \int_bckgndId_reg[4]_1 ;
  output \int_bckgndId_reg[3]_1 ;
  output \int_bckgndId_reg[7]_0 ;
  output \select_ln214_reg_1582_reg[0] ;
  output \select_ln214_reg_1582_reg[1] ;
  output \select_ln507_reg_1504_reg[6] ;
  output \select_ln214_reg_1582_reg[6] ;
  output \int_bckgndId_reg[1]_0 ;
  output \select_ln507_reg_1504_reg[6]_0 ;
  output [0:0]SS;
  output [0:0]\int_bckgndId_reg[2]_1 ;
  output icmp_ln1285_reg_52350;
  output icmp_ln1629_reg_52070;
  output \int_bckgndId_reg[3]_2 ;
  output \int_bckgndId_reg[3]_3 ;
  output \int_bckgndId_reg[1]_1 ;
  output \int_bckgndId_reg[3]_4 ;
  output \int_width_reg[0]_0 ;
  output [15:0]\int_width_reg[15]_0 ;
  output \int_bckgndId_reg[0]_0 ;
  output \int_bckgndId_reg[2]_2 ;
  output \int_colorFormat_reg[2]_0 ;
  output [7:0]\int_colorFormat_reg[7]_0 ;
  output cmp8_fu_706_p2;
  output icmp_ln789_fu_273_p2;
  output \int_colorFormat_reg[3]_0 ;
  output \int_colorFormat_reg[3]_1 ;
  output icmp_fu_836_p2;
  output \int_height_reg[15]_0 ;
  output [15:0]\int_height_reg[15]_1 ;
  output [7:0]S;
  output [0:0]\int_height_reg[0]_0 ;
  output [6:0]\int_height_reg[15]_2 ;
  output [7:0]\int_width_reg[8]_0 ;
  output [6:0]\int_width_reg[15]_1 ;
  output [11:0]\int_width_reg[9]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output [7:0]DI;
  output [15:0]\int_passthruStartY_reg[15]_0 ;
  output [7:0]\int_passthruEndY_reg[15]_0 ;
  output [15:0]\int_passthruEndY_reg[15]_1 ;
  output [10:0]\int_width_reg[13]_0 ;
  output [2:0]\int_width_reg[12]_0 ;
  output \cmp19230_reg_403_reg[0] ;
  output switch_le_fu_223_p2;
  output \cmp103_reg_393_reg[0] ;
  output icmp_ln993_fu_229_p2;
  output icmp_ln993_1_fu_235_p2;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CTRL_BVALID;
  output ap_start;
  output [15:0]\int_bck_motion_en_reg[15]_0 ;
  output grp_reg_unsigned_short_s_fu_537_ap_ce;
  output [0:0]int_ap_start_reg_0;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [10:0]\int_height_reg[11]_0 ;
  output [7:0]\int_motionSpeed_reg[7]_0 ;
  output [15:0]\int_ZplateHorContStart_reg[15]_0 ;
  output [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  output [15:0]\int_ZplateVerContDelta_reg[15]_0 ;
  output [15:0]\int_passthruStartX_reg[15]_0 ;
  output [15:0]\int_passthruEndX_reg[15]_0 ;
  output \rampStart_load_reg_1575_reg[5] ;
  output \rampStart_load_reg_1575_reg[2] ;
  output \rampStart_load_reg_1575_reg[6] ;
  output \rampStart_load_reg_1575_reg[0] ;
  output \rampStart_load_reg_1575_reg[1] ;
  output \rampStart_load_reg_1575_reg[3] ;
  output \select_ln507_reg_1504_reg[6]_1 ;
  output \cmp2_i381_reg_1484_reg[0] ;
  output \select_ln214_reg_1582_reg[0]_0 ;
  output \select_ln214_reg_1582_reg[1]_0 ;
  output \select_ln214_reg_1582_reg[2] ;
  output \select_ln214_reg_1582_reg[3] ;
  output \select_ln214_reg_1582_reg[4] ;
  output \select_ln214_reg_1582_reg[5] ;
  output \select_ln214_reg_1582_reg[6]_0 ;
  output \select_ln214_reg_1582_reg[7] ;
  output \select_ln214_reg_1582_reg[8] ;
  output \select_ln214_reg_1582_reg[9]_0 ;
  output \cmp2_i381_reg_1484_reg[0]_0 ;
  output \rampStart_load_reg_1575_reg[8] ;
  output [0:0]SR;
  output \int_bckgndId_reg[2]_3 ;
  output [0:0]E;
  output \int_colorFormat_reg[3]_2 ;
  output \int_bckgndId_reg[7]_1 ;
  output [15:0]s_axi_CTRL_RDATA;
  input ap_clk;
  input icmp_ln1050_fu_2255_p2;
  input x_fu_5461;
  input [7:0]O;
  input [7:0]\zonePlateVDelta_reg[15] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ;
  input [0:0]valid_out;
  input [0:0]select_ln507_reg_1504;
  input icmp_ln520_fu_2075_p2254_in;
  input [9:0]\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ;
  input cmp2_i381_reg_1484;
  input [0:0]pix_val_V_10_reg_1524;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_2 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_3 ;
  input [2:0]B;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_4 ;
  input ap_rst_n;
  input [15:0]\icmp_ln691_reg_1630_reg[0] ;
  input [0:0]\cmp59_i_reg_1560_reg[0] ;
  input \cmp59_i_reg_1560_reg[0]_0 ;
  input \cmp126_i_reg_1565_reg[0] ;
  input \cmp19230_reg_403_reg[0]_0 ;
  input [0:0]\cmp19230_reg_403_reg[0]_1 ;
  input \cmp103_reg_393_reg[0]_0 ;
  input [7:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input [15:0]s_axi_CTRL_WDATA;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input [1:0]ap_ce_reg_reg;
  input s_axi_CTRL_AWVALID;
  input [9:0]rampStart_load_reg_1575;
  input ap_done;
  input icmp_ln1027_fu_2081_p2;
  input icmp_ln1336_reg_5231;
  input [7:0]s_axi_CTRL_AWADDR;

  wire [2:0]B;
  wire [15:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [7:0]O;
  wire [7:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:0]ZplateVerContStart;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]ap_ce_reg_reg;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[8]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ;
  wire [9:0]\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_1 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_2 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_3 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_4 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire \barWidthMinSamples_reg_1529[4]_i_2_n_5 ;
  wire \barWidthMinSamples_reg_1529[8]_i_2_n_5 ;
  wire \barWidthMinSamples_reg_1529[8]_i_3_n_5 ;
  wire \barWidthMinSamples_reg_1529[9]_i_2_n_5 ;
  wire \barWidthMinSamples_reg_1529[9]_i_3_n_5 ;
  wire \barWidth_reg_1539[10]_i_2_n_5 ;
  wire \barWidth_reg_1539[4]_i_2_n_5 ;
  wire \barWidth_reg_1539[7]_i_2_n_5 ;
  wire \barWidth_reg_1539[9]_i_2_n_5 ;
  wire \cmp103_reg_393_reg[0] ;
  wire \cmp103_reg_393_reg[0]_0 ;
  wire \cmp126_i_reg_1565[0]_i_2_n_5 ;
  wire \cmp126_i_reg_1565_reg[0] ;
  wire \cmp141_i_reg_1570[0]_i_2_n_5 ;
  wire \cmp19230_reg_403_reg[0] ;
  wire \cmp19230_reg_403_reg[0]_0 ;
  wire [0:0]\cmp19230_reg_403_reg[0]_1 ;
  wire cmp2_i381_reg_1484;
  wire \cmp2_i381_reg_1484_reg[0] ;
  wire \cmp2_i381_reg_1484_reg[0]_0 ;
  wire \cmp59_i_reg_1560[0]_i_2_n_5 ;
  wire [0:0]\cmp59_i_reg_1560_reg[0] ;
  wire \cmp59_i_reg_1560_reg[0]_0 ;
  wire cmp8_fu_706_p2;
  wire [7:0]dpDynamicRange;
  wire [7:0]dpYUVCoef;
  wire [7:0]enableInput;
  wire [15:0]field_id;
  wire grp_reg_unsigned_short_s_fu_537_ap_ce;
  wire icmp_fu_836_p2;
  wire icmp_ln1027_fu_2081_p2;
  wire icmp_ln1050_fu_2255_p2;
  wire icmp_ln1285_reg_52350;
  wire icmp_ln1336_reg_5231;
  wire icmp_ln1629_reg_52070;
  wire \icmp_ln1629_reg_5207[0]_i_3_n_5 ;
  wire icmp_ln520_fu_2075_p2254_in;
  wire [15:0]\icmp_ln691_reg_1630_reg[0] ;
  wire icmp_ln789_fu_273_p2;
  wire \icmp_ln789_reg_378[0]_i_2_n_5 ;
  wire icmp_ln993_1_fu_235_p2;
  wire icmp_ln993_fu_229_p2;
  wire [15:0]int_ZplateHorContDelta0;
  wire \int_ZplateHorContDelta[15]_i_1_n_5 ;
  wire [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateHorContStart0;
  wire \int_ZplateHorContStart[15]_i_1_n_5 ;
  wire [15:0]\int_ZplateHorContStart_reg[15]_0 ;
  wire [15:0]int_ZplateVerContDelta0;
  wire \int_ZplateVerContDelta[15]_i_1_n_5 ;
  wire [15:0]\int_ZplateVerContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateVerContStart0;
  wire \int_ZplateVerContStart[15]_i_1_n_5 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire [0:0]int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_5;
  wire [15:0]int_bck_motion_en0;
  wire \int_bck_motion_en[15]_i_1_n_5 ;
  wire [15:0]\int_bck_motion_en_reg[15]_0 ;
  wire [7:0]int_bckgndId0;
  wire \int_bckgndId[7]_i_1_n_5 ;
  wire \int_bckgndId_reg[0]_0 ;
  wire \int_bckgndId_reg[1]_0 ;
  wire \int_bckgndId_reg[1]_1 ;
  wire \int_bckgndId_reg[2]_0 ;
  wire [0:0]\int_bckgndId_reg[2]_1 ;
  wire \int_bckgndId_reg[2]_2 ;
  wire \int_bckgndId_reg[2]_3 ;
  wire \int_bckgndId_reg[3]_0 ;
  wire \int_bckgndId_reg[3]_1 ;
  wire \int_bckgndId_reg[3]_2 ;
  wire \int_bckgndId_reg[3]_3 ;
  wire \int_bckgndId_reg[3]_4 ;
  wire \int_bckgndId_reg[4]_0 ;
  wire \int_bckgndId_reg[4]_1 ;
  wire \int_bckgndId_reg[7]_0 ;
  wire \int_bckgndId_reg[7]_1 ;
  wire [15:0]int_boxColorB0;
  wire \int_boxColorB[15]_i_1_n_5 ;
  wire \int_boxColorB_reg_n_5_[0] ;
  wire \int_boxColorB_reg_n_5_[10] ;
  wire \int_boxColorB_reg_n_5_[11] ;
  wire \int_boxColorB_reg_n_5_[12] ;
  wire \int_boxColorB_reg_n_5_[13] ;
  wire \int_boxColorB_reg_n_5_[14] ;
  wire \int_boxColorB_reg_n_5_[15] ;
  wire \int_boxColorB_reg_n_5_[1] ;
  wire \int_boxColorB_reg_n_5_[2] ;
  wire \int_boxColorB_reg_n_5_[3] ;
  wire \int_boxColorB_reg_n_5_[4] ;
  wire \int_boxColorB_reg_n_5_[5] ;
  wire \int_boxColorB_reg_n_5_[6] ;
  wire \int_boxColorB_reg_n_5_[7] ;
  wire \int_boxColorB_reg_n_5_[8] ;
  wire \int_boxColorB_reg_n_5_[9] ;
  wire [15:0]int_boxColorG0;
  wire \int_boxColorG[15]_i_1_n_5 ;
  wire \int_boxColorG_reg_n_5_[0] ;
  wire \int_boxColorG_reg_n_5_[10] ;
  wire \int_boxColorG_reg_n_5_[11] ;
  wire \int_boxColorG_reg_n_5_[12] ;
  wire \int_boxColorG_reg_n_5_[13] ;
  wire \int_boxColorG_reg_n_5_[14] ;
  wire \int_boxColorG_reg_n_5_[15] ;
  wire \int_boxColorG_reg_n_5_[1] ;
  wire \int_boxColorG_reg_n_5_[2] ;
  wire \int_boxColorG_reg_n_5_[3] ;
  wire \int_boxColorG_reg_n_5_[4] ;
  wire \int_boxColorG_reg_n_5_[5] ;
  wire \int_boxColorG_reg_n_5_[6] ;
  wire \int_boxColorG_reg_n_5_[7] ;
  wire \int_boxColorG_reg_n_5_[8] ;
  wire \int_boxColorG_reg_n_5_[9] ;
  wire [15:0]int_boxColorR0;
  wire \int_boxColorR[15]_i_1_n_5 ;
  wire \int_boxColorR_reg_n_5_[0] ;
  wire \int_boxColorR_reg_n_5_[10] ;
  wire \int_boxColorR_reg_n_5_[11] ;
  wire \int_boxColorR_reg_n_5_[12] ;
  wire \int_boxColorR_reg_n_5_[13] ;
  wire \int_boxColorR_reg_n_5_[14] ;
  wire \int_boxColorR_reg_n_5_[15] ;
  wire \int_boxColorR_reg_n_5_[1] ;
  wire \int_boxColorR_reg_n_5_[2] ;
  wire \int_boxColorR_reg_n_5_[3] ;
  wire \int_boxColorR_reg_n_5_[4] ;
  wire \int_boxColorR_reg_n_5_[5] ;
  wire \int_boxColorR_reg_n_5_[6] ;
  wire \int_boxColorR_reg_n_5_[7] ;
  wire \int_boxColorR_reg_n_5_[8] ;
  wire \int_boxColorR_reg_n_5_[9] ;
  wire [15:0]int_boxSize0;
  wire \int_boxSize[15]_i_1_n_5 ;
  wire \int_boxSize_reg_n_5_[0] ;
  wire \int_boxSize_reg_n_5_[10] ;
  wire \int_boxSize_reg_n_5_[11] ;
  wire \int_boxSize_reg_n_5_[12] ;
  wire \int_boxSize_reg_n_5_[13] ;
  wire \int_boxSize_reg_n_5_[14] ;
  wire \int_boxSize_reg_n_5_[15] ;
  wire \int_boxSize_reg_n_5_[1] ;
  wire \int_boxSize_reg_n_5_[2] ;
  wire \int_boxSize_reg_n_5_[3] ;
  wire \int_boxSize_reg_n_5_[4] ;
  wire \int_boxSize_reg_n_5_[5] ;
  wire \int_boxSize_reg_n_5_[6] ;
  wire \int_boxSize_reg_n_5_[7] ;
  wire \int_boxSize_reg_n_5_[8] ;
  wire \int_boxSize_reg_n_5_[9] ;
  wire [7:0]int_colorFormat0;
  wire \int_colorFormat[7]_i_1_n_5 ;
  wire \int_colorFormat_reg[2]_0 ;
  wire \int_colorFormat_reg[3]_0 ;
  wire \int_colorFormat_reg[3]_1 ;
  wire \int_colorFormat_reg[3]_2 ;
  wire [7:0]\int_colorFormat_reg[7]_0 ;
  wire [15:0]int_crossHairX0;
  wire \int_crossHairX[15]_i_1_n_5 ;
  wire \int_crossHairX_reg_n_5_[0] ;
  wire \int_crossHairX_reg_n_5_[10] ;
  wire \int_crossHairX_reg_n_5_[11] ;
  wire \int_crossHairX_reg_n_5_[12] ;
  wire \int_crossHairX_reg_n_5_[13] ;
  wire \int_crossHairX_reg_n_5_[14] ;
  wire \int_crossHairX_reg_n_5_[15] ;
  wire \int_crossHairX_reg_n_5_[1] ;
  wire \int_crossHairX_reg_n_5_[2] ;
  wire \int_crossHairX_reg_n_5_[3] ;
  wire \int_crossHairX_reg_n_5_[4] ;
  wire \int_crossHairX_reg_n_5_[5] ;
  wire \int_crossHairX_reg_n_5_[6] ;
  wire \int_crossHairX_reg_n_5_[7] ;
  wire \int_crossHairX_reg_n_5_[8] ;
  wire \int_crossHairX_reg_n_5_[9] ;
  wire [15:0]int_crossHairY0;
  wire \int_crossHairY[15]_i_1_n_5 ;
  wire \int_crossHairY_reg_n_5_[0] ;
  wire \int_crossHairY_reg_n_5_[10] ;
  wire \int_crossHairY_reg_n_5_[11] ;
  wire \int_crossHairY_reg_n_5_[12] ;
  wire \int_crossHairY_reg_n_5_[13] ;
  wire \int_crossHairY_reg_n_5_[14] ;
  wire \int_crossHairY_reg_n_5_[15] ;
  wire \int_crossHairY_reg_n_5_[1] ;
  wire \int_crossHairY_reg_n_5_[2] ;
  wire \int_crossHairY_reg_n_5_[3] ;
  wire \int_crossHairY_reg_n_5_[4] ;
  wire \int_crossHairY_reg_n_5_[5] ;
  wire \int_crossHairY_reg_n_5_[6] ;
  wire \int_crossHairY_reg_n_5_[7] ;
  wire \int_crossHairY_reg_n_5_[8] ;
  wire \int_crossHairY_reg_n_5_[9] ;
  wire [7:0]int_dpDynamicRange0;
  wire \int_dpDynamicRange[7]_i_1_n_5 ;
  wire [7:0]int_dpYUVCoef0;
  wire \int_dpYUVCoef[7]_i_1_n_5 ;
  wire [7:0]int_enableInput0;
  wire \int_enableInput[7]_i_1_n_5 ;
  wire [15:0]int_field_id0;
  wire \int_field_id[15]_i_1_n_5 ;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_i_3_n_5;
  wire int_gie_reg_n_5;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_5 ;
  wire \int_height[15]_i_3_n_5 ;
  wire [0:0]\int_height_reg[0]_0 ;
  wire [10:0]\int_height_reg[11]_0 ;
  wire \int_height_reg[15]_0 ;
  wire [15:0]\int_height_reg[15]_1 ;
  wire [6:0]\int_height_reg[15]_2 ;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire [7:0]int_maskId0;
  wire \int_maskId[7]_i_1_n_5 ;
  wire \int_maskId_reg_n_5_[0] ;
  wire \int_maskId_reg_n_5_[1] ;
  wire \int_maskId_reg_n_5_[2] ;
  wire \int_maskId_reg_n_5_[3] ;
  wire \int_maskId_reg_n_5_[4] ;
  wire \int_maskId_reg_n_5_[5] ;
  wire \int_maskId_reg_n_5_[6] ;
  wire \int_maskId_reg_n_5_[7] ;
  wire [7:0]int_motionSpeed0;
  wire \int_motionSpeed[7]_i_1_n_5 ;
  wire [7:0]\int_motionSpeed_reg[7]_0 ;
  wire [7:0]int_ovrlayId0;
  wire \int_ovrlayId[7]_i_1_n_5 ;
  wire \int_ovrlayId_reg_n_5_[0] ;
  wire \int_ovrlayId_reg_n_5_[1] ;
  wire \int_ovrlayId_reg_n_5_[2] ;
  wire \int_ovrlayId_reg_n_5_[3] ;
  wire \int_ovrlayId_reg_n_5_[4] ;
  wire \int_ovrlayId_reg_n_5_[5] ;
  wire \int_ovrlayId_reg_n_5_[6] ;
  wire \int_ovrlayId_reg_n_5_[7] ;
  wire [15:0]int_passthruEndX0;
  wire \int_passthruEndX[15]_i_1_n_5 ;
  wire [15:0]\int_passthruEndX_reg[15]_0 ;
  wire [15:0]int_passthruEndY0;
  wire \int_passthruEndY[15]_i_1_n_5 ;
  wire [7:0]\int_passthruEndY_reg[15]_0 ;
  wire [15:0]\int_passthruEndY_reg[15]_1 ;
  wire [15:0]int_passthruStartX0;
  wire \int_passthruStartX[15]_i_1_n_5 ;
  wire [15:0]\int_passthruStartX_reg[15]_0 ;
  wire [15:0]int_passthruStartY0;
  wire \int_passthruStartY[15]_i_1_n_5 ;
  wire [15:0]\int_passthruStartY_reg[15]_0 ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_task_ap_done_i_2_n_5;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_5 ;
  wire \int_width_reg[0]_0 ;
  wire [2:0]\int_width_reg[12]_0 ;
  wire [10:0]\int_width_reg[13]_0 ;
  wire [15:0]\int_width_reg[15]_0 ;
  wire [6:0]\int_width_reg[15]_1 ;
  wire [7:0]\int_width_reg[8]_0 ;
  wire [11:0]\int_width_reg[9]_0 ;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_26_in;
  wire [0:0]pix_val_V_10_reg_1524;
  wire [9:0]rampStart_load_reg_1575;
  wire \rampStart_load_reg_1575_reg[0] ;
  wire \rampStart_load_reg_1575_reg[1] ;
  wire \rampStart_load_reg_1575_reg[2] ;
  wire \rampStart_load_reg_1575_reg[3] ;
  wire \rampStart_load_reg_1575_reg[5] ;
  wire \rampStart_load_reg_1575_reg[6] ;
  wire \rampStart_load_reg_1575_reg[8] ;
  wire [15:0]rdata;
  wire \rdata[0]_i_11_n_5 ;
  wire \rdata[0]_i_12_n_5 ;
  wire \rdata[0]_i_13_n_5 ;
  wire \rdata[0]_i_14_n_5 ;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[0]_i_5_n_5 ;
  wire \rdata[0]_i_6_n_5 ;
  wire \rdata[0]_i_7_n_5 ;
  wire \rdata[0]_i_8_n_5 ;
  wire \rdata[10]_i_10_n_5 ;
  wire \rdata[10]_i_2_n_5 ;
  wire \rdata[10]_i_3_n_5 ;
  wire \rdata[10]_i_4_n_5 ;
  wire \rdata[10]_i_5_n_5 ;
  wire \rdata[10]_i_6_n_5 ;
  wire \rdata[10]_i_7_n_5 ;
  wire \rdata[10]_i_8_n_5 ;
  wire \rdata[10]_i_9_n_5 ;
  wire \rdata[11]_i_2_n_5 ;
  wire \rdata[11]_i_3_n_5 ;
  wire \rdata[11]_i_4_n_5 ;
  wire \rdata[11]_i_5_n_5 ;
  wire \rdata[11]_i_6_n_5 ;
  wire \rdata[11]_i_7_n_5 ;
  wire \rdata[11]_i_8_n_5 ;
  wire \rdata[11]_i_9_n_5 ;
  wire \rdata[12]_i_2_n_5 ;
  wire \rdata[12]_i_3_n_5 ;
  wire \rdata[12]_i_4_n_5 ;
  wire \rdata[12]_i_5_n_5 ;
  wire \rdata[12]_i_6_n_5 ;
  wire \rdata[12]_i_7_n_5 ;
  wire \rdata[12]_i_8_n_5 ;
  wire \rdata[12]_i_9_n_5 ;
  wire \rdata[13]_i_2_n_5 ;
  wire \rdata[13]_i_3_n_5 ;
  wire \rdata[13]_i_4_n_5 ;
  wire \rdata[13]_i_5_n_5 ;
  wire \rdata[13]_i_6_n_5 ;
  wire \rdata[13]_i_7_n_5 ;
  wire \rdata[13]_i_8_n_5 ;
  wire \rdata[13]_i_9_n_5 ;
  wire \rdata[14]_i_2_n_5 ;
  wire \rdata[14]_i_3_n_5 ;
  wire \rdata[14]_i_4_n_5 ;
  wire \rdata[14]_i_5_n_5 ;
  wire \rdata[14]_i_6_n_5 ;
  wire \rdata[14]_i_7_n_5 ;
  wire \rdata[14]_i_8_n_5 ;
  wire \rdata[14]_i_9_n_5 ;
  wire \rdata[15]_i_10_n_5 ;
  wire \rdata[15]_i_11_n_5 ;
  wire \rdata[15]_i_12_n_5 ;
  wire \rdata[15]_i_13_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[15]_i_5_n_5 ;
  wire \rdata[15]_i_6_n_5 ;
  wire \rdata[15]_i_7_n_5 ;
  wire \rdata[15]_i_8_n_5 ;
  wire \rdata[15]_i_9_n_5 ;
  wire \rdata[1]_i_10_n_5 ;
  wire \rdata[1]_i_11_n_5 ;
  wire \rdata[1]_i_12_n_5 ;
  wire \rdata[1]_i_13_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[1]_i_5_n_5 ;
  wire \rdata[1]_i_6_n_5 ;
  wire \rdata[1]_i_7_n_5 ;
  wire \rdata[1]_i_8_n_5 ;
  wire \rdata[1]_i_9_n_5 ;
  wire \rdata[2]_i_10_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[2]_i_3_n_5 ;
  wire \rdata[2]_i_4_n_5 ;
  wire \rdata[2]_i_5_n_5 ;
  wire \rdata[2]_i_6_n_5 ;
  wire \rdata[2]_i_7_n_5 ;
  wire \rdata[2]_i_8_n_5 ;
  wire \rdata[2]_i_9_n_5 ;
  wire \rdata[3]_i_10_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[3]_i_3_n_5 ;
  wire \rdata[3]_i_4_n_5 ;
  wire \rdata[3]_i_5_n_5 ;
  wire \rdata[3]_i_6_n_5 ;
  wire \rdata[3]_i_7_n_5 ;
  wire \rdata[3]_i_8_n_5 ;
  wire \rdata[3]_i_9_n_5 ;
  wire \rdata[4]_i_10_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_3_n_5 ;
  wire \rdata[4]_i_4_n_5 ;
  wire \rdata[4]_i_5_n_5 ;
  wire \rdata[4]_i_6_n_5 ;
  wire \rdata[4]_i_7_n_5 ;
  wire \rdata[4]_i_8_n_5 ;
  wire \rdata[4]_i_9_n_5 ;
  wire \rdata[5]_i_10_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_3_n_5 ;
  wire \rdata[5]_i_4_n_5 ;
  wire \rdata[5]_i_5_n_5 ;
  wire \rdata[5]_i_6_n_5 ;
  wire \rdata[5]_i_7_n_5 ;
  wire \rdata[5]_i_8_n_5 ;
  wire \rdata[5]_i_9_n_5 ;
  wire \rdata[6]_i_10_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_3_n_5 ;
  wire \rdata[6]_i_4_n_5 ;
  wire \rdata[6]_i_5_n_5 ;
  wire \rdata[6]_i_6_n_5 ;
  wire \rdata[6]_i_7_n_5 ;
  wire \rdata[6]_i_8_n_5 ;
  wire \rdata[6]_i_9_n_5 ;
  wire \rdata[7]_i_10_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[7]_i_3_n_5 ;
  wire \rdata[7]_i_4_n_5 ;
  wire \rdata[7]_i_5_n_5 ;
  wire \rdata[7]_i_6_n_5 ;
  wire \rdata[7]_i_7_n_5 ;
  wire \rdata[7]_i_8_n_5 ;
  wire \rdata[7]_i_9_n_5 ;
  wire \rdata[8]_i_2_n_5 ;
  wire \rdata[8]_i_3_n_5 ;
  wire \rdata[8]_i_4_n_5 ;
  wire \rdata[8]_i_5_n_5 ;
  wire \rdata[8]_i_6_n_5 ;
  wire \rdata[8]_i_7_n_5 ;
  wire \rdata[8]_i_8_n_5 ;
  wire \rdata[8]_i_9_n_5 ;
  wire \rdata[9]_i_10_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire \rdata[9]_i_4_n_5 ;
  wire \rdata[9]_i_5_n_5 ;
  wire \rdata[9]_i_6_n_5 ;
  wire \rdata[9]_i_7_n_5 ;
  wire \rdata[9]_i_8_n_5 ;
  wire \rdata[9]_i_9_n_5 ;
  wire \rdata_reg[0]_i_10_n_5 ;
  wire \rdata_reg[0]_i_4_n_5 ;
  wire \rdata_reg[0]_i_9_n_5 ;
  wire \rdata_reg[9]_i_2_n_5 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \select_ln214_reg_1582_reg[0] ;
  wire \select_ln214_reg_1582_reg[0]_0 ;
  wire \select_ln214_reg_1582_reg[1] ;
  wire \select_ln214_reg_1582_reg[1]_0 ;
  wire \select_ln214_reg_1582_reg[2] ;
  wire \select_ln214_reg_1582_reg[3] ;
  wire \select_ln214_reg_1582_reg[4] ;
  wire \select_ln214_reg_1582_reg[5] ;
  wire \select_ln214_reg_1582_reg[6] ;
  wire \select_ln214_reg_1582_reg[6]_0 ;
  wire \select_ln214_reg_1582_reg[7] ;
  wire \select_ln214_reg_1582_reg[8] ;
  wire \select_ln214_reg_1582_reg[9] ;
  wire \select_ln214_reg_1582_reg[9]_0 ;
  wire \select_ln507_cast_reg_1494_reg[2] ;
  wire [0:0]select_ln507_reg_1504;
  wire \select_ln507_reg_1504_reg[6] ;
  wire \select_ln507_reg_1504_reg[6]_0 ;
  wire \select_ln507_reg_1504_reg[6]_1 ;
  wire \sub_i_i_i_reg_1545[10]_i_2_n_5 ;
  wire \sub_i_i_i_reg_1545[10]_i_3_n_5 ;
  wire \sub_i_i_i_reg_1545[4]_i_2_n_5 ;
  wire \sub_i_i_i_reg_1545[5]_i_2_n_5 ;
  wire \sub_i_i_i_reg_1545[6]_i_2_n_5 ;
  wire \sub_i_i_i_reg_1545[8]_i_2_n_5 ;
  wire \sub_i_i_i_reg_1545[8]_i_3_n_5 ;
  wire switch_le_fu_223_p2;
  wire \switch_le_reg_407[0]_i_2_n_5 ;
  wire \switch_le_reg_407[0]_i_3_n_5 ;
  wire \switch_le_reg_407[0]_i_4_n_5 ;
  wire [0:0]valid_out;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire \waddr_reg_n_5_[7] ;
  wire x_fu_5461;
  wire [7:0]\zonePlateVDelta_reg[15] ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \add_ln1240_reg_5217[10]_i_1 
       (.I0(icmp_ln520_fu_2075_p2254_in),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\int_bckgndId_reg[1]_1 ),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry__0_i_1
       (.I0(\int_height_reg[15]_1 [15]),
        .O(\int_height_reg[15]_2 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry__0_i_2
       (.I0(\int_height_reg[15]_1 [14]),
        .O(\int_height_reg[15]_2 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry__0_i_3
       (.I0(\int_height_reg[15]_1 [13]),
        .O(\int_height_reg[15]_2 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry__0_i_4
       (.I0(\int_height_reg[15]_1 [12]),
        .O(\int_height_reg[15]_2 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry__0_i_5
       (.I0(\int_height_reg[15]_1 [11]),
        .O(\int_height_reg[15]_2 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry__0_i_6
       (.I0(\int_height_reg[15]_1 [10]),
        .O(\int_height_reg[15]_2 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry__0_i_7
       (.I0(\int_height_reg[15]_1 [9]),
        .O(\int_height_reg[15]_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry_i_1
       (.I0(\int_height_reg[15]_1 [8]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry_i_2
       (.I0(\int_height_reg[15]_1 [7]),
        .O(S[6]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry_i_3
       (.I0(\int_height_reg[15]_1 [6]),
        .O(S[5]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry_i_4
       (.I0(\int_height_reg[15]_1 [5]),
        .O(S[4]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry_i_5
       (.I0(\int_height_reg[15]_1 [4]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry_i_6
       (.I0(\int_height_reg[15]_1 [3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry_i_7
       (.I0(\int_height_reg[15]_1 [2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln1404_fu_884_p2_carry_i_8
       (.I0(\int_height_reg[15]_1 [1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1404_reg_1555[0]_i_1 
       (.I0(\int_height_reg[15]_1 [0]),
        .O(\int_height_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \and_ln1292_reg_5239[0]_i_2 
       (.I0(\int_bckgndId_reg[4]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(icmp_ln520_fu_2075_p2254_in),
        .O(icmp_ln1285_reg_52350));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_start),
        .I1(ap_ce_reg_reg[0]),
        .O(int_ap_start_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\int_height_reg[15]_1 [15]),
        .I1(\icmp_ln691_reg_1630_reg[0] [15]),
        .O(\int_height_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ap_ce_reg_i_1__0
       (.I0(ap_ce_reg_reg[1]),
        .I1(ap_ce_reg_reg[0]),
        .I2(ap_start),
        .O(grp_reg_unsigned_short_s_fu_537_ap_ce));
  LUT5 #(
    .INIT(32'h0000F222)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[0]_i_1 
       (.I0(rampStart_load_reg_1575[0]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_4_n_5 ),
        .I2(cmp2_i381_reg_1484),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_4_n_5 ),
        .O(\rampStart_load_reg_1575_reg[0] ));
  LUT5 #(
    .INIT(32'h0000F222)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[1]_i_1 
       (.I0(rampStart_load_reg_1575[1]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_4_n_5 ),
        .I2(cmp2_i381_reg_1484),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_4_n_5 ),
        .O(\rampStart_load_reg_1575_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF2)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[2]_i_1 
       (.I0(rampStart_load_reg_1575[2]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_4_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_3_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_3_n_5 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_4_n_5 ),
        .O(\rampStart_load_reg_1575_reg[2] ));
  LUT5 #(
    .INIT(32'h0000F222)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[3]_i_1 
       (.I0(rampStart_load_reg_1575[3]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_4_n_5 ),
        .I2(cmp2_i381_reg_1484),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_4_n_5 ),
        .O(\rampStart_load_reg_1575_reg[3] ));
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[4]_i_1 
       (.I0(select_ln507_reg_1504),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[8]_i_2_n_5 ),
        .I2(rampStart_load_reg_1575[4]),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_4_n_5 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_4_n_5 ),
        .O(\select_ln507_reg_1504_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFA8A8A8)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[8]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I2(rampStart_load_reg_1575[5]),
        .I3(select_ln507_reg_1504),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_4_n_5 ),
        .O(\rampStart_load_reg_1575_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FEFEFFFE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_3_n_5 ),
        .I3(rampStart_load_reg_1575[6]),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_4_n_5 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_4_n_5 ),
        .O(\rampStart_load_reg_1575_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_2 
       (.I0(select_ln507_reg_1504),
        .I1(\int_bckgndId_reg[4]_0 ),
        .I2(icmp_ln520_fu_2075_p2254_in),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_3 
       (.I0(cmp2_i381_reg_1484),
        .I1(\int_bckgndId_reg[1]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(icmp_ln520_fu_2075_p2254_in),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_4 
       (.I0(valid_out),
        .I1(\int_bckgndId_reg[7]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(icmp_ln520_fu_2075_p2254_in),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[6]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[7]_i_1 
       (.I0(cmp2_i381_reg_1484),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I2(rampStart_load_reg_1575[7]),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[8]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_5_n_5 ),
        .O(\cmp2_i381_reg_1484_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[8]_i_1 
       (.I0(rampStart_load_reg_1575[8]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[8]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_5_n_5 ),
        .O(\rampStart_load_reg_1575_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF8FF)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[8]_i_2 
       (.I0(\int_bckgndId_reg[4]_0 ),
        .I1(\int_bckgndId_reg[1]_1 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(icmp_ln520_fu_2075_p2254_in),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_1 
       (.I0(valid_out),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(icmp_ln520_fu_2075_p2254_in),
        .I4(\int_bckgndId_reg[1]_0 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\int_bckgndId_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h00000000EAEAFFEA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I2(cmp2_i381_reg_1484),
        .I3(rampStart_load_reg_1575[9]),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_4_n_5 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_5_n_5 ),
        .O(\cmp2_i381_reg_1484_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_3 
       (.I0(select_ln507_reg_1504),
        .I1(\int_bckgndId_reg[1]_1 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(icmp_ln520_fu_2075_p2254_in),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .I1(icmp_ln520_fu_2075_p2254_in),
        .I2(\int_bckgndId_reg[3]_1 ),
        .I3(\int_bckgndId_reg[1]_1 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000200020002)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_5 
       (.I0(valid_out),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .I2(\int_bckgndId_reg[3]_1 ),
        .I3(icmp_ln520_fu_2075_p2254_in),
        .I4(\int_bckgndId_reg[4]_0 ),
        .I5(\int_bckgndId_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [0]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(valid_out),
        .O(\select_ln214_reg_1582_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [1]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(valid_out),
        .O(\select_ln214_reg_1582_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [2]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(valid_out),
        .O(\select_ln214_reg_1582_reg[2] ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [3]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(valid_out),
        .O(\select_ln214_reg_1582_reg[3] ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [4]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(valid_out),
        .O(\select_ln214_reg_1582_reg[4] ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [5]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(valid_out),
        .O(\select_ln214_reg_1582_reg[5] ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [6]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(valid_out),
        .O(\select_ln214_reg_1582_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [7]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(valid_out),
        .O(\select_ln214_reg_1582_reg[7] ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [8]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(valid_out),
        .O(\select_ln214_reg_1582_reg[8] ));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_1 
       (.I0(valid_out),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .I3(\int_bckgndId_reg[1]_0 ),
        .I4(icmp_ln520_fu_2075_p2254_in),
        .I5(\int_bckgndId_reg[2]_0 ),
        .O(SS));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_10 
       (.I0(\int_colorFormat_reg[7]_0 [5]),
        .I1(\int_colorFormat_reg[7]_0 [1]),
        .I2(\int_colorFormat_reg[7]_0 [3]),
        .I3(\int_colorFormat_reg[7]_0 [6]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0200AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_2 
       (.I0(valid_out),
        .I1(icmp_ln520_fu_2075_p2254_in),
        .I2(\int_bckgndId_reg[7]_0 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .O(\int_bckgndId_reg[7]_1 ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [9]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I4(valid_out),
        .O(\select_ln214_reg_1582_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4 
       (.I0(\int_colorFormat_reg[7]_0 [0]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_10_n_5 ),
        .I2(\int_colorFormat_reg[7]_0 [2]),
        .I3(\int_colorFormat_reg[7]_0 [4]),
        .I4(\int_colorFormat_reg[7]_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_5 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\int_bckgndId_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_6 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF8FF)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_7 
       (.I0(\int_bckgndId_reg[7]_0 ),
        .I1(\int_bckgndId_reg[4]_0 ),
        .I2(icmp_ln520_fu_2075_p2254_in),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(icmp_ln520_fu_2075_p2254_in),
        .I4(\int_bckgndId_reg[4]_0 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .I1(icmp_ln520_fu_2075_p2254_in),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\int_bckgndId_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_2_n_5 ),
        .I1(\int_bckgndId_reg[4]_1 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [0]),
        .O(\select_ln214_reg_1582_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_2_n_5 ),
        .I1(\int_bckgndId_reg[4]_1 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [1]),
        .O(\select_ln214_reg_1582_reg[1] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_3_n_5 ),
        .I1(select_ln507_reg_1504),
        .I2(\int_bckgndId_reg[4]_1 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [2]),
        .O(\select_ln507_reg_1504_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_6_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_3_n_5 ),
        .I3(select_ln507_reg_1504),
        .I4(\int_bckgndId_reg[4]_1 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [4]),
        .O(\select_ln507_reg_1504_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_1 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [6]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_6_n_5 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_3_n_5 ),
        .I5(select_ln507_reg_1504),
        .O(\select_ln214_reg_1582_reg[6] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_4_n_5 ),
        .I1(cmp2_i381_reg_1484),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_5_n_5 ),
        .I3(pix_val_V_10_reg_1524),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .I1(icmp_ln520_fu_2075_p2254_in),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\int_bckgndId_reg[1]_1 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFBBBBBBB00000000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_4_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ),
        .I3(\int_bckgndId_reg[3]_0 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ),
        .I5(valid_out),
        .O(\select_ln507_cast_reg_1494_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_3 
       (.I0(pix_val_V_10_reg_1524),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(icmp_ln520_fu_2075_p2254_in),
        .I4(\int_bckgndId_reg[1]_0 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_1 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_2 ),
        .I4(\int_bckgndId_reg[3]_1 ),
        .I5(\int_bckgndId_reg[4]_0 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .I1(icmp_ln520_fu_2075_p2254_in),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\int_bckgndId_reg[1]_0 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_6 
       (.I0(\int_bckgndId_reg[1]_1 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(icmp_ln520_fu_2075_p2254_in),
        .O(\int_bckgndId_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFFFFF)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_1 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] [9]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_3_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_4_n_5 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_5_n_5 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_6_n_5 ),
        .O(\select_ln214_reg_1582_reg[9] ));
  LUT5 #(
    .INIT(32'h5555557F)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_7_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_8_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_4 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\int_bckgndId_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_3 ),
        .I1(\int_bckgndId_reg[7]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(icmp_ln520_fu_2075_p2254_in),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_4 
       (.I0(cmp2_i381_reg_1484),
        .I1(\int_bckgndId_reg[4]_0 ),
        .I2(icmp_ln520_fu_2075_p2254_in),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFEEEE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_5 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .I1(\int_bckgndId_reg[1]_0 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_1 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_2 ),
        .I5(\int_bckgndId_reg[2]_0 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_6 
       (.I0(\int_bckgndId_reg[1]_0 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_4_n_5 ),
        .I2(\int_bckgndId_reg[1]_1 ),
        .I3(\int_bckgndId_reg[3]_1 ),
        .I4(icmp_ln520_fu_2075_p2254_in),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_7 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_8 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660[0]_i_2 
       (.I0(\int_bckgndId_reg[1]_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(icmp_ln520_fu_2075_p2254_in),
        .O(\int_bckgndId_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_10_n_5 ),
        .I1(\int_colorFormat_reg[7]_0 [2]),
        .I2(\int_colorFormat_reg[7]_0 [4]),
        .I3(\int_colorFormat_reg[7]_0 [7]),
        .I4(\int_colorFormat_reg[7]_0 [0]),
        .I5(valid_out),
        .O(\int_colorFormat_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\int_bckgndId_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627[0]_i_2 
       (.I0(\int_bckgndId_reg[7]_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(icmp_ln520_fu_2075_p2254_in),
        .O(\int_bckgndId_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_26_in[7]),
        .I1(ap_start),
        .I2(ap_ce_reg_reg[0]),
        .I3(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \barWidthMinSamples_reg_1529[0]_i_1 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_width_reg[15]_0 [3]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(\int_width_reg[15]_0 [2]),
        .O(\int_width_reg[9]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \barWidthMinSamples_reg_1529[1]_i_1 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_width_reg[15]_0 [4]),
        .I2(\int_width_reg[15]_0 [2]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(\int_width_reg[15]_0 [0]),
        .I5(\int_width_reg[15]_0 [3]),
        .O(\int_width_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hAAA6)) 
    \barWidthMinSamples_reg_1529[2]_i_1 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\barWidthMinSamples_reg_1529[4]_i_2_n_5 ),
        .I2(\int_width_reg[15]_0 [4]),
        .I3(\int_width_reg[15]_0 [5]),
        .O(\int_width_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \barWidthMinSamples_reg_1529[3]_i_1 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_width_reg[15]_0 [5]),
        .I2(\int_width_reg[15]_0 [4]),
        .I3(\barWidthMinSamples_reg_1529[4]_i_2_n_5 ),
        .I4(\int_width_reg[15]_0 [6]),
        .O(\int_width_reg[9]_0 [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \barWidthMinSamples_reg_1529[4]_i_1 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [6]),
        .I2(\barWidthMinSamples_reg_1529[4]_i_2_n_5 ),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(\int_width_reg[15]_0 [5]),
        .I5(\int_width_reg[15]_0 [7]),
        .O(\int_width_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \barWidthMinSamples_reg_1529[4]_i_2 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(\int_width_reg[15]_0 [1]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [3]),
        .O(\barWidthMinSamples_reg_1529[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \barWidthMinSamples_reg_1529[5]_i_1 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\barWidthMinSamples_reg_1529[8]_i_2_n_5 ),
        .O(\int_width_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \barWidthMinSamples_reg_1529[6]_i_1 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\int_width_reg[15]_0 [9]),
        .I2(\barWidthMinSamples_reg_1529[8]_i_2_n_5 ),
        .O(\int_width_reg[9]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFD0002)) 
    \barWidthMinSamples_reg_1529[7]_i_1 
       (.I0(\barWidthMinSamples_reg_1529[8]_i_2_n_5 ),
        .I1(\int_width_reg[15]_0 [9]),
        .I2(\barWidthMinSamples_reg_1529[8]_i_3_n_5 ),
        .I3(\int_width_reg[15]_0 [10]),
        .I4(\int_width_reg[15]_0 [11]),
        .O(\int_width_reg[12]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    \barWidthMinSamples_reg_1529[8]_i_1 
       (.I0(\barWidthMinSamples_reg_1529[8]_i_2_n_5 ),
        .I1(\int_width_reg[15]_0 [10]),
        .I2(\barWidthMinSamples_reg_1529[8]_i_3_n_5 ),
        .I3(\int_width_reg[15]_0 [9]),
        .I4(\int_width_reg[15]_0 [11]),
        .I5(\int_width_reg[15]_0 [12]),
        .O(\int_width_reg[12]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \barWidthMinSamples_reg_1529[8]_i_2 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [6]),
        .I2(\barWidthMinSamples_reg_1529[4]_i_2_n_5 ),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(\int_width_reg[15]_0 [5]),
        .I5(\int_width_reg[15]_0 [7]),
        .O(\barWidthMinSamples_reg_1529[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \barWidthMinSamples_reg_1529[8]_i_3 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(\int_width_reg[15]_0 [4]),
        .I3(\barWidthMinSamples_reg_1529[4]_i_2_n_5 ),
        .I4(\int_width_reg[15]_0 [6]),
        .I5(\int_width_reg[15]_0 [5]),
        .O(\barWidthMinSamples_reg_1529[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hBD42)) 
    \barWidthMinSamples_reg_1529[9]_i_1 
       (.I0(\barWidthMinSamples_reg_1529[9]_i_2_n_5 ),
        .I1(\barWidthMinSamples_reg_1529[9]_i_3_n_5 ),
        .I2(\int_width_reg[15]_0 [12]),
        .I3(\int_width_reg[15]_0 [13]),
        .O(\int_width_reg[12]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hC0000002)) 
    \barWidthMinSamples_reg_1529[9]_i_2 
       (.I0(\barWidthMinSamples_reg_1529[8]_i_2_n_5 ),
        .I1(\int_width_reg[15]_0 [9]),
        .I2(\barWidthMinSamples_reg_1529[8]_i_3_n_5 ),
        .I3(\int_width_reg[15]_0 [10]),
        .I4(\int_width_reg[15]_0 [11]),
        .O(\barWidthMinSamples_reg_1529[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \barWidthMinSamples_reg_1529[9]_i_3 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\barWidthMinSamples_reg_1529[8]_i_3_n_5 ),
        .I2(\int_width_reg[15]_0 [9]),
        .I3(\int_width_reg[15]_0 [11]),
        .O(\barWidthMinSamples_reg_1529[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \barWidth_reg_1539[0]_i_1 
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(\int_width_reg[15]_0 [2]),
        .I2(\int_width_reg[15]_0 [1]),
        .I3(\int_width_reg[15]_0 [0]),
        .O(\int_width_reg[13]_0 [0]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \barWidth_reg_1539[10]_i_1 
       (.I0(\int_width_reg[15]_0 [13]),
        .I1(\int_width_reg[15]_0 [12]),
        .I2(\barWidth_reg_1539[10]_i_2_n_5 ),
        .I3(\int_width_reg[15]_0 [11]),
        .O(\int_width_reg[13]_0 [10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \barWidth_reg_1539[10]_i_2 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(\barWidth_reg_1539[7]_i_2_n_5 ),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(\int_width_reg[15]_0 [8]),
        .I5(\int_width_reg[15]_0 [10]),
        .O(\barWidth_reg_1539[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    \barWidth_reg_1539[1]_i_1 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_width_reg[15]_0 [0]),
        .I2(\int_width_reg[15]_0 [1]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(\int_width_reg[15]_0 [3]),
        .O(\int_width_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'h6A6A6A6A6A6A6AAA)) 
    \barWidth_reg_1539[2]_i_1 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_width_reg[15]_0 [4]),
        .I2(\int_width_reg[15]_0 [3]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(\int_width_reg[15]_0 [1]),
        .I5(\int_width_reg[15]_0 [0]),
        .O(\int_width_reg[13]_0 [2]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \barWidth_reg_1539[3]_i_1 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\int_width_reg[15]_0 [5]),
        .I2(\barWidth_reg_1539[4]_i_2_n_5 ),
        .I3(\int_width_reg[15]_0 [3]),
        .I4(\int_width_reg[15]_0 [4]),
        .O(\int_width_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \barWidth_reg_1539[4]_i_1 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_width_reg[15]_0 [6]),
        .I2(\int_width_reg[15]_0 [4]),
        .I3(\int_width_reg[15]_0 [3]),
        .I4(\barWidth_reg_1539[4]_i_2_n_5 ),
        .I5(\int_width_reg[15]_0 [5]),
        .O(\int_width_reg[13]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \barWidth_reg_1539[4]_i_2 
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(\int_width_reg[15]_0 [1]),
        .I2(\int_width_reg[15]_0 [2]),
        .O(\barWidth_reg_1539[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \barWidth_reg_1539[5]_i_1 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(\barWidth_reg_1539[7]_i_2_n_5 ),
        .I3(\int_width_reg[15]_0 [6]),
        .O(\int_width_reg[13]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \barWidth_reg_1539[6]_i_1 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_width_reg[15]_0 [8]),
        .I2(\int_width_reg[15]_0 [6]),
        .I3(\barWidth_reg_1539[7]_i_2_n_5 ),
        .I4(\int_width_reg[15]_0 [7]),
        .O(\int_width_reg[13]_0 [6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \barWidth_reg_1539[7]_i_1 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\int_width_reg[15]_0 [9]),
        .I2(\int_width_reg[15]_0 [7]),
        .I3(\barWidth_reg_1539[7]_i_2_n_5 ),
        .I4(\int_width_reg[15]_0 [6]),
        .I5(\int_width_reg[15]_0 [8]),
        .O(\int_width_reg[13]_0 [7]));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \barWidth_reg_1539[7]_i_2 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_width_reg[15]_0 [3]),
        .I2(\int_width_reg[15]_0 [2]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(\int_width_reg[15]_0 [0]),
        .I5(\int_width_reg[15]_0 [5]),
        .O(\barWidth_reg_1539[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \barWidth_reg_1539[8]_i_1 
       (.I0(\int_width_reg[15]_0 [11]),
        .I1(\int_width_reg[15]_0 [10]),
        .I2(\int_width_reg[15]_0 [8]),
        .I3(\barWidth_reg_1539[9]_i_2_n_5 ),
        .I4(\int_width_reg[15]_0 [9]),
        .O(\int_width_reg[13]_0 [8]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \barWidth_reg_1539[9]_i_1 
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(\int_width_reg[15]_0 [11]),
        .I2(\int_width_reg[15]_0 [9]),
        .I3(\barWidth_reg_1539[9]_i_2_n_5 ),
        .I4(\int_width_reg[15]_0 [8]),
        .I5(\int_width_reg[15]_0 [10]),
        .O(\int_width_reg[13]_0 [9]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \barWidth_reg_1539[9]_i_2 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\int_width_reg[15]_0 [4]),
        .I2(\int_width_reg[15]_0 [3]),
        .I3(\barWidth_reg_1539[4]_i_2_n_5 ),
        .I4(\int_width_reg[15]_0 [5]),
        .I5(\int_width_reg[15]_0 [7]),
        .O(\barWidth_reg_1539[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hE2222222)) 
    \cmp103_reg_393[0]_i_1 
       (.I0(\cmp103_reg_393_reg[0]_0 ),
        .I1(\cmp19230_reg_403_reg[0]_1 ),
        .I2(field_id[0]),
        .I3(field_id[1]),
        .I4(\switch_le_reg_407[0]_i_2_n_5 ),
        .O(\cmp103_reg_393_reg[0] ));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \cmp126_i_reg_1565[0]_i_1 
       (.I0(\cmp59_i_reg_1560_reg[0] ),
        .I1(\cmp126_i_reg_1565_reg[0] ),
        .I2(\cmp126_i_reg_1565[0]_i_2_n_5 ),
        .I3(dpYUVCoef[3]),
        .I4(dpYUVCoef[2]),
        .I5(dpYUVCoef[4]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \cmp126_i_reg_1565[0]_i_2 
       (.I0(\cmp59_i_reg_1560_reg[0] ),
        .I1(dpYUVCoef[1]),
        .I2(dpYUVCoef[0]),
        .I3(dpYUVCoef[5]),
        .I4(dpYUVCoef[7]),
        .I5(dpYUVCoef[6]),
        .O(\cmp126_i_reg_1565[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \cmp141_i_reg_1570[0]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 [3]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .I3(\cmp141_i_reg_1570[0]_i_2_n_5 ),
        .I4(\int_colorFormat_reg[7]_0 [0]),
        .O(\int_colorFormat_reg[3]_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp141_i_reg_1570[0]_i_2 
       (.I0(\int_colorFormat_reg[7]_0 [4]),
        .I1(\int_colorFormat_reg[7]_0 [5]),
        .I2(\int_colorFormat_reg[7]_0 [2]),
        .I3(\int_colorFormat_reg[7]_0 [1]),
        .O(\cmp141_i_reg_1570[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h22222E22)) 
    \cmp19230_reg_403[0]_i_1 
       (.I0(\cmp19230_reg_403_reg[0]_0 ),
        .I1(\cmp19230_reg_403_reg[0]_1 ),
        .I2(\int_width_reg[15]_0 [9]),
        .I3(\barWidthMinSamples_reg_1529[8]_i_2_n_5 ),
        .I4(\int_width_reg[15]_0 [10]),
        .O(\cmp19230_reg_403_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp2_i381_reg_1484[0]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 [3]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .I3(\cmp141_i_reg_1570[0]_i_2_n_5 ),
        .I4(\int_colorFormat_reg[7]_0 [0]),
        .O(\int_colorFormat_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \cmp59_i_reg_1560[0]_i_1 
       (.I0(\cmp59_i_reg_1560_reg[0] ),
        .I1(\cmp59_i_reg_1560_reg[0]_0 ),
        .I2(\cmp59_i_reg_1560[0]_i_2_n_5 ),
        .I3(dpDynamicRange[3]),
        .I4(dpDynamicRange[2]),
        .I5(dpDynamicRange[4]),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \cmp59_i_reg_1560[0]_i_2 
       (.I0(\cmp59_i_reg_1560_reg[0] ),
        .I1(dpDynamicRange[1]),
        .I2(dpDynamicRange[0]),
        .I3(dpDynamicRange[5]),
        .I4(dpDynamicRange[7]),
        .I5(dpDynamicRange[6]),
        .O(\cmp59_i_reg_1560[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp8_reg_1434[0]_i_1 
       (.I0(icmp_ln789_fu_273_p2),
        .O(cmp8_fu_706_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \icmp_ln1336_reg_5231[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(icmp_ln520_fu_2075_p2254_in),
        .I3(\int_bckgndId_reg[7]_0 ),
        .I4(icmp_ln1050_fu_2255_p2),
        .I5(icmp_ln1336_reg_5231),
        .O(\int_bckgndId_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \icmp_ln1629_reg_5207[0]_i_2 
       (.I0(icmp_ln520_fu_2075_p2254_in),
        .I1(\icmp_ln1629_reg_5207[0]_i_3_n_5 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(icmp_ln1629_reg_52070));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \icmp_ln1629_reg_5207[0]_i_3 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[0]),
        .O(\icmp_ln1629_reg_5207[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \icmp_ln520_reg_5189[0]_i_4 
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(B[0]),
        .I2(B[2]),
        .I3(\int_width_reg[15]_0 [14]),
        .I4(B[1]),
        .I5(\int_width_reg[15]_0 [6]),
        .O(\int_width_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln691_fu_1103_p2_carry_i_1
       (.I0(\int_passthruStartY_reg[15]_0 [15]),
        .I1(\icmp_ln691_reg_1630_reg[0] [15]),
        .I2(\int_passthruStartY_reg[15]_0 [14]),
        .I3(\icmp_ln691_reg_1630_reg[0] [14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln691_fu_1103_p2_carry_i_2
       (.I0(\int_passthruStartY_reg[15]_0 [13]),
        .I1(\icmp_ln691_reg_1630_reg[0] [13]),
        .I2(\int_passthruStartY_reg[15]_0 [12]),
        .I3(\icmp_ln691_reg_1630_reg[0] [12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln691_fu_1103_p2_carry_i_3
       (.I0(\int_passthruStartY_reg[15]_0 [11]),
        .I1(\icmp_ln691_reg_1630_reg[0] [11]),
        .I2(\int_passthruStartY_reg[15]_0 [10]),
        .I3(\icmp_ln691_reg_1630_reg[0] [10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln691_fu_1103_p2_carry_i_4
       (.I0(\int_passthruStartY_reg[15]_0 [9]),
        .I1(\icmp_ln691_reg_1630_reg[0] [9]),
        .I2(\int_passthruStartY_reg[15]_0 [8]),
        .I3(\icmp_ln691_reg_1630_reg[0] [8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln691_fu_1103_p2_carry_i_5
       (.I0(\int_passthruStartY_reg[15]_0 [7]),
        .I1(\icmp_ln691_reg_1630_reg[0] [7]),
        .I2(\int_passthruStartY_reg[15]_0 [6]),
        .I3(\icmp_ln691_reg_1630_reg[0] [6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln691_fu_1103_p2_carry_i_6
       (.I0(\int_passthruStartY_reg[15]_0 [5]),
        .I1(\icmp_ln691_reg_1630_reg[0] [5]),
        .I2(\int_passthruStartY_reg[15]_0 [4]),
        .I3(\icmp_ln691_reg_1630_reg[0] [4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln691_fu_1103_p2_carry_i_7
       (.I0(\int_passthruStartY_reg[15]_0 [3]),
        .I1(\icmp_ln691_reg_1630_reg[0] [3]),
        .I2(\int_passthruStartY_reg[15]_0 [2]),
        .I3(\icmp_ln691_reg_1630_reg[0] [2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln691_fu_1103_p2_carry_i_8
       (.I0(\int_passthruStartY_reg[15]_0 [1]),
        .I1(\icmp_ln691_reg_1630_reg[0] [1]),
        .I2(\int_passthruStartY_reg[15]_0 [0]),
        .I3(\icmp_ln691_reg_1630_reg[0] [0]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln789_reg_378[0]_i_1 
       (.I0(enableInput[0]),
        .I1(enableInput[6]),
        .I2(enableInput[5]),
        .I3(enableInput[7]),
        .I4(\icmp_ln789_reg_378[0]_i_2_n_5 ),
        .O(icmp_ln789_fu_273_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln789_reg_378[0]_i_2 
       (.I0(enableInput[2]),
        .I1(enableInput[1]),
        .I2(enableInput[4]),
        .I3(enableInput[3]),
        .O(\icmp_ln789_reg_378[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln993_1_reg_417[0]_i_1 
       (.I0(field_id[1]),
        .I1(\switch_le_reg_407[0]_i_2_n_5 ),
        .O(icmp_ln993_1_fu_235_p2));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \icmp_ln993_reg_412[0]_i_1 
       (.I0(field_id[0]),
        .I1(\switch_le_reg_407[0]_i_2_n_5 ),
        .I2(field_id[1]),
        .O(icmp_ln993_fu_229_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1534[0]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 [3]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .I3(\cmp141_i_reg_1570[0]_i_2_n_5 ),
        .O(icmp_fu_836_p2));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .O(int_ZplateHorContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .O(int_ZplateHorContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .O(int_ZplateHorContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .O(int_ZplateHorContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .O(int_ZplateHorContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .O(int_ZplateHorContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_ZplateHorContDelta[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ZplateHorContDelta[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .O(int_ZplateHorContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .O(int_ZplateHorContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .O(int_ZplateHorContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .O(int_ZplateHorContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .O(int_ZplateHorContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .O(int_ZplateHorContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .O(int_ZplateHorContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .O(int_ZplateHorContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .O(int_ZplateHorContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .O(int_ZplateHorContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[0]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[10]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[11]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[12]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[13]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[14]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[15]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[1]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[2]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[3]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[4]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[5]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[6]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[7]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[8]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[9]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [0]),
        .O(int_ZplateHorContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [10]),
        .O(int_ZplateHorContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [11]),
        .O(int_ZplateHorContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [12]),
        .O(int_ZplateHorContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [13]),
        .O(int_ZplateHorContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [14]),
        .O(int_ZplateHorContStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_ZplateHorContStart[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_ZplateHorContStart[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [15]),
        .O(int_ZplateHorContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [1]),
        .O(int_ZplateHorContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [2]),
        .O(int_ZplateHorContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [3]),
        .O(int_ZplateHorContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [4]),
        .O(int_ZplateHorContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [5]),
        .O(int_ZplateHorContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [6]),
        .O(int_ZplateHorContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [7]),
        .O(int_ZplateHorContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [8]),
        .O(int_ZplateHorContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [9]),
        .O(int_ZplateHorContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[0]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[10]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[11]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[12]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[13]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[14]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[15]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[1]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[2]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[3]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[4]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[5]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[6]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[7]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[8]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_5 ),
        .D(int_ZplateHorContStart0[9]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .O(int_ZplateVerContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .O(int_ZplateVerContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .O(int_ZplateVerContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .O(int_ZplateVerContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .O(int_ZplateVerContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .O(int_ZplateVerContDelta0[14]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \int_ZplateVerContDelta[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_ZplateVerContDelta[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .O(int_ZplateVerContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .O(int_ZplateVerContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .O(int_ZplateVerContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .O(int_ZplateVerContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .O(int_ZplateVerContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .O(int_ZplateVerContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .O(int_ZplateVerContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .O(int_ZplateVerContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .O(int_ZplateVerContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .O(int_ZplateVerContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[0]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[10]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[11]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[12]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[13]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[14]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[15]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[1]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[2]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[3]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[4]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[5]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[6]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[7]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[8]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[9]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContStart[0]),
        .O(int_ZplateVerContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContStart[10]),
        .O(int_ZplateVerContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContStart[11]),
        .O(int_ZplateVerContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContStart[12]),
        .O(int_ZplateVerContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContStart[13]),
        .O(int_ZplateVerContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContStart[14]),
        .O(int_ZplateVerContStart0[14]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \int_ZplateVerContStart[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ZplateVerContStart[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContStart[15]),
        .O(int_ZplateVerContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContStart[1]),
        .O(int_ZplateVerContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContStart[2]),
        .O(int_ZplateVerContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContStart[3]),
        .O(int_ZplateVerContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContStart[4]),
        .O(int_ZplateVerContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContStart[5]),
        .O(int_ZplateVerContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContStart[6]),
        .O(int_ZplateVerContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContStart[7]),
        .O(int_ZplateVerContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContStart[8]),
        .O(int_ZplateVerContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContStart[9]),
        .O(int_ZplateVerContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[0]),
        .Q(ZplateVerContStart[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[10]),
        .Q(ZplateVerContStart[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[11]),
        .Q(ZplateVerContStart[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[12]),
        .Q(ZplateVerContStart[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[13]),
        .Q(ZplateVerContStart[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[14]),
        .Q(ZplateVerContStart[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[15]),
        .Q(ZplateVerContStart[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[1]),
        .Q(ZplateVerContStart[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[2]),
        .Q(ZplateVerContStart[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[3]),
        .Q(ZplateVerContStart[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[4]),
        .Q(ZplateVerContStart[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[5]),
        .Q(ZplateVerContStart[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[6]),
        .Q(ZplateVerContStart[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[7]),
        .Q(ZplateVerContStart[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[8]),
        .Q(ZplateVerContStart[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[9]),
        .Q(ZplateVerContStart[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(ap_ce_reg_reg[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_26_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_5),
        .I1(p_26_in[7]),
        .I2(ap_done),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_26_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(p_26_in[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_26_in[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [0]),
        .O(int_bck_motion_en0[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [10]),
        .O(int_bck_motion_en0[10]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [11]),
        .O(int_bck_motion_en0[11]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [12]),
        .O(int_bck_motion_en0[12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [13]),
        .O(int_bck_motion_en0[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [14]),
        .O(int_bck_motion_en0[14]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_bck_motion_en[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_height[15]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_bck_motion_en[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [15]),
        .O(int_bck_motion_en0[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [1]),
        .O(int_bck_motion_en0[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [2]),
        .O(int_bck_motion_en0[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [3]),
        .O(int_bck_motion_en0[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [4]),
        .O(int_bck_motion_en0[4]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [5]),
        .O(int_bck_motion_en0[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [6]),
        .O(int_bck_motion_en0[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [7]),
        .O(int_bck_motion_en0[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [8]),
        .O(int_bck_motion_en0[8]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [9]),
        .O(int_bck_motion_en0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[0] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[0]),
        .Q(\int_bck_motion_en_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[10] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[10]),
        .Q(\int_bck_motion_en_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[11] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[11]),
        .Q(\int_bck_motion_en_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[12] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[12]),
        .Q(\int_bck_motion_en_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[13] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[13]),
        .Q(\int_bck_motion_en_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[14] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[14]),
        .Q(\int_bck_motion_en_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[15] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[15]),
        .Q(\int_bck_motion_en_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[1] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[1]),
        .Q(\int_bck_motion_en_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[2] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[2]),
        .Q(\int_bck_motion_en_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[3] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[3]),
        .Q(\int_bck_motion_en_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[4] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[4]),
        .Q(\int_bck_motion_en_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[5] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[5]),
        .Q(\int_bck_motion_en_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[6] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[6]),
        .Q(\int_bck_motion_en_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[7] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[7]),
        .Q(\int_bck_motion_en_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[8] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[8]),
        .Q(\int_bck_motion_en_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[9] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[9]),
        .Q(\int_bck_motion_en_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[0]),
        .O(int_bckgndId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[1]),
        .O(int_bckgndId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[2]),
        .O(int_bckgndId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[3]),
        .O(int_bckgndId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[4]),
        .O(int_bckgndId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[5]),
        .O(int_bckgndId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[6]),
        .O(int_bckgndId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_bckgndId[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_bckgndId[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[7]),
        .O(int_bckgndId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[0] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[1] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[2] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[3] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[4] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[5] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[6] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[7] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg_n_5_[0] ),
        .O(int_boxColorB0[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_5_[10] ),
        .O(int_boxColorB0[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_5_[11] ),
        .O(int_boxColorB0[11]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_5_[12] ),
        .O(int_boxColorB0[12]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_5_[13] ),
        .O(int_boxColorB0[13]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_5_[14] ),
        .O(int_boxColorB0[14]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_boxColorB[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\int_height[15]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_boxColorB[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_5_[15] ),
        .O(int_boxColorB0[15]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg_n_5_[1] ),
        .O(int_boxColorB0[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg_n_5_[2] ),
        .O(int_boxColorB0[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg_n_5_[3] ),
        .O(int_boxColorB0[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg_n_5_[4] ),
        .O(int_boxColorB0[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg_n_5_[5] ),
        .O(int_boxColorB0[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg_n_5_[6] ),
        .O(int_boxColorB0[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg_n_5_[7] ),
        .O(int_boxColorB0[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_5_[8] ),
        .O(int_boxColorB0[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_5_[9] ),
        .O(int_boxColorB0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[0]),
        .Q(\int_boxColorB_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[10]),
        .Q(\int_boxColorB_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[11]),
        .Q(\int_boxColorB_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[12]),
        .Q(\int_boxColorB_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[13]),
        .Q(\int_boxColorB_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[14]),
        .Q(\int_boxColorB_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[15]),
        .Q(\int_boxColorB_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[1]),
        .Q(\int_boxColorB_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[2]),
        .Q(\int_boxColorB_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[3]),
        .Q(\int_boxColorB_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[4]),
        .Q(\int_boxColorB_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[5]),
        .Q(\int_boxColorB_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[6]),
        .Q(\int_boxColorB_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[7]),
        .Q(\int_boxColorB_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[8]),
        .Q(\int_boxColorB_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[9]),
        .Q(\int_boxColorB_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg_n_5_[0] ),
        .O(int_boxColorG0[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_5_[10] ),
        .O(int_boxColorG0[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_5_[11] ),
        .O(int_boxColorG0[11]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_5_[12] ),
        .O(int_boxColorG0[12]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_5_[13] ),
        .O(int_boxColorG0[13]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_5_[14] ),
        .O(int_boxColorG0[14]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_boxColorG[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_boxColorG[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_5_[15] ),
        .O(int_boxColorG0[15]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg_n_5_[1] ),
        .O(int_boxColorG0[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg_n_5_[2] ),
        .O(int_boxColorG0[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg_n_5_[3] ),
        .O(int_boxColorG0[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg_n_5_[4] ),
        .O(int_boxColorG0[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg_n_5_[5] ),
        .O(int_boxColorG0[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg_n_5_[6] ),
        .O(int_boxColorG0[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg_n_5_[7] ),
        .O(int_boxColorG0[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_5_[8] ),
        .O(int_boxColorG0[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_5_[9] ),
        .O(int_boxColorG0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[0]),
        .Q(\int_boxColorG_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[10]),
        .Q(\int_boxColorG_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[11]),
        .Q(\int_boxColorG_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[12]),
        .Q(\int_boxColorG_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[13]),
        .Q(\int_boxColorG_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[14]),
        .Q(\int_boxColorG_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[15]),
        .Q(\int_boxColorG_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[1]),
        .Q(\int_boxColorG_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[2]),
        .Q(\int_boxColorG_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[3]),
        .Q(\int_boxColorG_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[4]),
        .Q(\int_boxColorG_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[5]),
        .Q(\int_boxColorG_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[6]),
        .Q(\int_boxColorG_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[7]),
        .Q(\int_boxColorG_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[8]),
        .Q(\int_boxColorG_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[9]),
        .Q(\int_boxColorG_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg_n_5_[0] ),
        .O(int_boxColorR0[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_5_[10] ),
        .O(int_boxColorR0[10]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_5_[11] ),
        .O(int_boxColorR0[11]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_5_[12] ),
        .O(int_boxColorR0[12]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_5_[13] ),
        .O(int_boxColorR0[13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_5_[14] ),
        .O(int_boxColorR0[14]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_boxColorR[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_boxColorR[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_5_[15] ),
        .O(int_boxColorR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg_n_5_[1] ),
        .O(int_boxColorR0[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg_n_5_[2] ),
        .O(int_boxColorR0[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg_n_5_[3] ),
        .O(int_boxColorR0[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg_n_5_[4] ),
        .O(int_boxColorR0[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg_n_5_[5] ),
        .O(int_boxColorR0[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg_n_5_[6] ),
        .O(int_boxColorR0[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg_n_5_[7] ),
        .O(int_boxColorR0[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_5_[8] ),
        .O(int_boxColorR0[8]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_5_[9] ),
        .O(int_boxColorR0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[0]),
        .Q(\int_boxColorR_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[10]),
        .Q(\int_boxColorR_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[11]),
        .Q(\int_boxColorR_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[12]),
        .Q(\int_boxColorR_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[13]),
        .Q(\int_boxColorR_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[14]),
        .Q(\int_boxColorR_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[15]),
        .Q(\int_boxColorR_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[1]),
        .Q(\int_boxColorR_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[2]),
        .Q(\int_boxColorR_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[3]),
        .Q(\int_boxColorR_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[4]),
        .Q(\int_boxColorR_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[5]),
        .Q(\int_boxColorR_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[6]),
        .Q(\int_boxColorR_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[7]),
        .Q(\int_boxColorR_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[8]),
        .Q(\int_boxColorR_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[9]),
        .Q(\int_boxColorR_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg_n_5_[0] ),
        .O(int_boxSize0[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg_n_5_[10] ),
        .O(int_boxSize0[10]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg_n_5_[11] ),
        .O(int_boxSize0[11]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg_n_5_[12] ),
        .O(int_boxSize0[12]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg_n_5_[13] ),
        .O(int_boxSize0[13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg_n_5_[14] ),
        .O(int_boxSize0[14]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_boxSize[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_boxSize[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg_n_5_[15] ),
        .O(int_boxSize0[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg_n_5_[1] ),
        .O(int_boxSize0[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg_n_5_[2] ),
        .O(int_boxSize0[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg_n_5_[3] ),
        .O(int_boxSize0[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg_n_5_[4] ),
        .O(int_boxSize0[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg_n_5_[5] ),
        .O(int_boxSize0[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg_n_5_[6] ),
        .O(int_boxSize0[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg_n_5_[7] ),
        .O(int_boxSize0[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg_n_5_[8] ),
        .O(int_boxSize0[8]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg_n_5_[9] ),
        .O(int_boxSize0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[0]),
        .Q(\int_boxSize_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[10]),
        .Q(\int_boxSize_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[11]),
        .Q(\int_boxSize_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[12]),
        .Q(\int_boxSize_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[13]),
        .Q(\int_boxSize_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[14]),
        .Q(\int_boxSize_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[15]),
        .Q(\int_boxSize_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[1]),
        .Q(\int_boxSize_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[2]),
        .Q(\int_boxSize_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[3]),
        .Q(\int_boxSize_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[4]),
        .Q(\int_boxSize_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[5]),
        .Q(\int_boxSize_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[6]),
        .Q(\int_boxSize_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[7]),
        .Q(\int_boxSize_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[8]),
        .Q(\int_boxSize_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[9]),
        .Q(\int_boxSize_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .O(int_colorFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [1]),
        .O(int_colorFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [2]),
        .O(int_colorFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [3]),
        .O(int_colorFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [4]),
        .O(int_colorFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .O(int_colorFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .O(int_colorFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_colorFormat[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_colorFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [7]),
        .O(int_colorFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[0]),
        .Q(\int_colorFormat_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[1]),
        .Q(\int_colorFormat_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[2]),
        .Q(\int_colorFormat_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[3]),
        .Q(\int_colorFormat_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[4]),
        .Q(\int_colorFormat_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[5]),
        .Q(\int_colorFormat_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[6]),
        .Q(\int_colorFormat_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[7]),
        .Q(\int_colorFormat_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg_n_5_[0] ),
        .O(int_crossHairX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg_n_5_[10] ),
        .O(int_crossHairX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg_n_5_[11] ),
        .O(int_crossHairX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg_n_5_[12] ),
        .O(int_crossHairX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg_n_5_[13] ),
        .O(int_crossHairX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg_n_5_[14] ),
        .O(int_crossHairX0[14]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_crossHairX[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_crossHairX[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg_n_5_[15] ),
        .O(int_crossHairX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg_n_5_[1] ),
        .O(int_crossHairX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg_n_5_[2] ),
        .O(int_crossHairX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg_n_5_[3] ),
        .O(int_crossHairX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg_n_5_[4] ),
        .O(int_crossHairX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg_n_5_[5] ),
        .O(int_crossHairX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg_n_5_[6] ),
        .O(int_crossHairX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg_n_5_[7] ),
        .O(int_crossHairX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg_n_5_[8] ),
        .O(int_crossHairX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg_n_5_[9] ),
        .O(int_crossHairX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[0]),
        .Q(\int_crossHairX_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[10]),
        .Q(\int_crossHairX_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[11]),
        .Q(\int_crossHairX_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[12]),
        .Q(\int_crossHairX_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[13]),
        .Q(\int_crossHairX_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[14]),
        .Q(\int_crossHairX_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[15]),
        .Q(\int_crossHairX_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[1]),
        .Q(\int_crossHairX_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[2]),
        .Q(\int_crossHairX_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[3]),
        .Q(\int_crossHairX_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[4]),
        .Q(\int_crossHairX_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[5]),
        .Q(\int_crossHairX_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[6]),
        .Q(\int_crossHairX_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[7]),
        .Q(\int_crossHairX_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[8]),
        .Q(\int_crossHairX_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[9]),
        .Q(\int_crossHairX_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg_n_5_[0] ),
        .O(int_crossHairY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg_n_5_[10] ),
        .O(int_crossHairY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg_n_5_[11] ),
        .O(int_crossHairY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg_n_5_[12] ),
        .O(int_crossHairY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg_n_5_[13] ),
        .O(int_crossHairY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg_n_5_[14] ),
        .O(int_crossHairY0[14]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_crossHairY[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_crossHairY[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg_n_5_[15] ),
        .O(int_crossHairY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg_n_5_[1] ),
        .O(int_crossHairY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg_n_5_[2] ),
        .O(int_crossHairY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg_n_5_[3] ),
        .O(int_crossHairY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg_n_5_[4] ),
        .O(int_crossHairY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg_n_5_[5] ),
        .O(int_crossHairY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg_n_5_[6] ),
        .O(int_crossHairY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg_n_5_[7] ),
        .O(int_crossHairY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg_n_5_[8] ),
        .O(int_crossHairY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg_n_5_[9] ),
        .O(int_crossHairY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[0]),
        .Q(\int_crossHairY_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[10]),
        .Q(\int_crossHairY_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[11]),
        .Q(\int_crossHairY_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[12]),
        .Q(\int_crossHairY_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[13]),
        .Q(\int_crossHairY_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[14]),
        .Q(\int_crossHairY_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[15]),
        .Q(\int_crossHairY_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[1]),
        .Q(\int_crossHairY_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[2]),
        .Q(\int_crossHairY_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[3]),
        .Q(\int_crossHairY_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[4]),
        .Q(\int_crossHairY_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[5]),
        .Q(\int_crossHairY_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[6]),
        .Q(\int_crossHairY_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[7]),
        .Q(\int_crossHairY_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[8]),
        .Q(\int_crossHairY_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[9]),
        .Q(\int_crossHairY_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[0]),
        .O(int_dpDynamicRange0[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[1]),
        .O(int_dpDynamicRange0[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[2]),
        .O(int_dpDynamicRange0[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[3]),
        .O(int_dpDynamicRange0[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[4]),
        .O(int_dpDynamicRange0[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[5]),
        .O(int_dpDynamicRange0[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[6]),
        .O(int_dpDynamicRange0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_dpDynamicRange[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_dpDynamicRange[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[7]),
        .O(int_dpDynamicRange0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[0]),
        .Q(dpDynamicRange[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[1]),
        .Q(dpDynamicRange[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[2]),
        .Q(dpDynamicRange[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[3]),
        .Q(dpDynamicRange[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[4]),
        .Q(dpDynamicRange[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[5]),
        .Q(dpDynamicRange[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[6]),
        .Q(dpDynamicRange[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[7]),
        .Q(dpDynamicRange[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[0]),
        .O(int_dpYUVCoef0[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[1]),
        .O(int_dpYUVCoef0[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[2]),
        .O(int_dpYUVCoef0[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[3]),
        .O(int_dpYUVCoef0[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[4]),
        .O(int_dpYUVCoef0[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[5]),
        .O(int_dpYUVCoef0[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[6]),
        .O(int_dpYUVCoef0[6]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_dpYUVCoef[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_dpYUVCoef[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[7]),
        .O(int_dpYUVCoef0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[0]),
        .Q(dpYUVCoef[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[1]),
        .Q(dpYUVCoef[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[2]),
        .Q(dpYUVCoef[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[3]),
        .Q(dpYUVCoef[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[4]),
        .Q(dpYUVCoef[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[5]),
        .Q(dpYUVCoef[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[6]),
        .Q(dpYUVCoef[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[7]),
        .Q(dpYUVCoef[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[0]),
        .O(int_enableInput0[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[1]),
        .O(int_enableInput0[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[2]),
        .O(int_enableInput0[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[3]),
        .O(int_enableInput0[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[4]),
        .O(int_enableInput0[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[5]),
        .O(int_enableInput0[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[6]),
        .O(int_enableInput0[6]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_enableInput[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\int_height[15]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_enableInput[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[7]),
        .O(int_enableInput0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[0] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[0]),
        .Q(enableInput[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[1] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[1]),
        .Q(enableInput[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[2] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[2]),
        .Q(enableInput[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[3] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[3]),
        .Q(enableInput[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[4] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[4]),
        .Q(enableInput[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[5] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[5]),
        .Q(enableInput[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[6] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[6]),
        .Q(enableInput[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[7] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[7]),
        .Q(enableInput[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[0]),
        .O(int_field_id0[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[10]),
        .O(int_field_id0[10]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[11]),
        .O(int_field_id0[11]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[12]),
        .O(int_field_id0[12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[13]),
        .O(int_field_id0[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[14]),
        .O(int_field_id0[14]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_field_id[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_height[15]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_field_id[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[15]),
        .O(int_field_id0[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[1]),
        .O(int_field_id0[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[2]),
        .O(int_field_id0[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[3]),
        .O(int_field_id0[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[4]),
        .O(int_field_id0[4]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[5]),
        .O(int_field_id0[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[6]),
        .O(int_field_id0[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[7]),
        .O(int_field_id0[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[8]),
        .O(int_field_id0[8]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[9]),
        .O(int_field_id0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[0] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[0]),
        .Q(field_id[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[10] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[10]),
        .Q(field_id[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[11] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[11]),
        .Q(field_id[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[12] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[12]),
        .Q(field_id[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[13] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[13]),
        .Q(field_id[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[14] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[14]),
        .Q(field_id[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[15] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[15]),
        .Q(field_id[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[1] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[1]),
        .Q(field_id[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[2] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[2]),
        .Q(field_id[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[3] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[3]),
        .Q(field_id[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[4] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[4]),
        .Q(field_id[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[5] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[5]),
        .Q(field_id[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[6] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[6]),
        .Q(field_id[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[7] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[7]),
        .Q(field_id[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[8] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[8]),
        .Q(field_id[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[9] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[9]),
        .Q(field_id[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(int_gie_i_2_n_5),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_gie_i_2
       (.I0(int_gie_i_3_n_5),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[7] ),
        .O(int_gie_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    int_gie_i_3
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .O(int_gie_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [14]),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_height[15]_i_3 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[0] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_CTRL_WVALID),
        .O(\int_height[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[15]_1 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[15]_1 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[15]_1 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[15]_1 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[15]_1 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[15]_1 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[15]),
        .Q(\int_height_reg[15]_1 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[15]_1 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[15]_1 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[15]_1 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[15]_1 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[15]_1 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[15]_1 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[15]_1 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[15]_1 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[15]_1 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \int_ier[1]_i_1 
       (.I0(\int_ier[1]_i_2_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .O(int_ier10_out));
  LUT5 #(
    .INIT(32'h00000001)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_height[15]_i_3_n_5 ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_gie_i_2_n_5),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(ap_done),
        .I3(p_0_in),
        .I4(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg_n_5_[0] ),
        .O(int_maskId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg_n_5_[1] ),
        .O(int_maskId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg_n_5_[2] ),
        .O(int_maskId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg_n_5_[3] ),
        .O(int_maskId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg_n_5_[4] ),
        .O(int_maskId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg_n_5_[5] ),
        .O(int_maskId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg_n_5_[6] ),
        .O(int_maskId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_maskId[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_maskId[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg_n_5_[7] ),
        .O(int_maskId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[0] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[0]),
        .Q(\int_maskId_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[1] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[1]),
        .Q(\int_maskId_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[2] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[2]),
        .Q(\int_maskId_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[3] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[3]),
        .Q(\int_maskId_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[4] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[4]),
        .Q(\int_maskId_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[5] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[5]),
        .Q(\int_maskId_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[6] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[6]),
        .Q(\int_maskId_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[7] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[7]),
        .Q(\int_maskId_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [0]),
        .O(int_motionSpeed0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [1]),
        .O(int_motionSpeed0[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [2]),
        .O(int_motionSpeed0[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [3]),
        .O(int_motionSpeed0[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [4]),
        .O(int_motionSpeed0[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [5]),
        .O(int_motionSpeed0[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [6]),
        .O(int_motionSpeed0[6]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_motionSpeed[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_motionSpeed[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [7]),
        .O(int_motionSpeed0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[0] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[0]),
        .Q(\int_motionSpeed_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[1] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[1]),
        .Q(\int_motionSpeed_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[2] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[2]),
        .Q(\int_motionSpeed_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[3] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[3]),
        .Q(\int_motionSpeed_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[4] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[4]),
        .Q(\int_motionSpeed_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[5] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[5]),
        .Q(\int_motionSpeed_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[6] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[6]),
        .Q(\int_motionSpeed_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[7] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[7]),
        .Q(\int_motionSpeed_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg_n_5_[0] ),
        .O(int_ovrlayId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg_n_5_[1] ),
        .O(int_ovrlayId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg_n_5_[2] ),
        .O(int_ovrlayId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg_n_5_[3] ),
        .O(int_ovrlayId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg_n_5_[4] ),
        .O(int_ovrlayId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg_n_5_[5] ),
        .O(int_ovrlayId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg_n_5_[6] ),
        .O(int_ovrlayId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_ovrlayId[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ovrlayId[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg_n_5_[7] ),
        .O(int_ovrlayId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[0] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[0]),
        .Q(\int_ovrlayId_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[1] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[1]),
        .Q(\int_ovrlayId_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[2] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[2]),
        .Q(\int_ovrlayId_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[3] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[3]),
        .Q(\int_ovrlayId_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[4] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[4]),
        .Q(\int_ovrlayId_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[5] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[5]),
        .Q(\int_ovrlayId_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[6] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[6]),
        .Q(\int_ovrlayId_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[7] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[7]),
        .Q(\int_ovrlayId_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [0]),
        .O(int_passthruEndX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [10]),
        .O(int_passthruEndX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [11]),
        .O(int_passthruEndX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [12]),
        .O(int_passthruEndX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [13]),
        .O(int_passthruEndX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [14]),
        .O(int_passthruEndX0[14]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \int_passthruEndX[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_passthruEndX[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [15]),
        .O(int_passthruEndX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [1]),
        .O(int_passthruEndX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [2]),
        .O(int_passthruEndX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [3]),
        .O(int_passthruEndX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [4]),
        .O(int_passthruEndX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [5]),
        .O(int_passthruEndX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [6]),
        .O(int_passthruEndX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [7]),
        .O(int_passthruEndX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [8]),
        .O(int_passthruEndX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [9]),
        .O(int_passthruEndX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[0] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[0]),
        .Q(\int_passthruEndX_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[10] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[10]),
        .Q(\int_passthruEndX_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[11] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[11]),
        .Q(\int_passthruEndX_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[12] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[12]),
        .Q(\int_passthruEndX_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[13] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[13]),
        .Q(\int_passthruEndX_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[14] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[14]),
        .Q(\int_passthruEndX_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[15] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[15]),
        .Q(\int_passthruEndX_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[1] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[1]),
        .Q(\int_passthruEndX_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[2] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[2]),
        .Q(\int_passthruEndX_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[3] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[3]),
        .Q(\int_passthruEndX_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[4] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[4]),
        .Q(\int_passthruEndX_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[5] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[5]),
        .Q(\int_passthruEndX_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[6] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[6]),
        .Q(\int_passthruEndX_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[7] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[7]),
        .Q(\int_passthruEndX_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[8] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[8]),
        .Q(\int_passthruEndX_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[9] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[9]),
        .Q(\int_passthruEndX_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [0]),
        .O(int_passthruEndY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [10]),
        .O(int_passthruEndY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [11]),
        .O(int_passthruEndY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [12]),
        .O(int_passthruEndY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [13]),
        .O(int_passthruEndY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [14]),
        .O(int_passthruEndY0[14]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \int_passthruEndY[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_passthruEndY[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [15]),
        .O(int_passthruEndY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [1]),
        .O(int_passthruEndY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [2]),
        .O(int_passthruEndY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [3]),
        .O(int_passthruEndY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [4]),
        .O(int_passthruEndY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [5]),
        .O(int_passthruEndY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [6]),
        .O(int_passthruEndY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [7]),
        .O(int_passthruEndY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [8]),
        .O(int_passthruEndY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [9]),
        .O(int_passthruEndY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[0] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[0]),
        .Q(\int_passthruEndY_reg[15]_1 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[10] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[10]),
        .Q(\int_passthruEndY_reg[15]_1 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[11] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[11]),
        .Q(\int_passthruEndY_reg[15]_1 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[12] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[12]),
        .Q(\int_passthruEndY_reg[15]_1 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[13] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[13]),
        .Q(\int_passthruEndY_reg[15]_1 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[14] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[14]),
        .Q(\int_passthruEndY_reg[15]_1 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[15] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[15]),
        .Q(\int_passthruEndY_reg[15]_1 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[1] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[1]),
        .Q(\int_passthruEndY_reg[15]_1 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[2] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[2]),
        .Q(\int_passthruEndY_reg[15]_1 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[3] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[3]),
        .Q(\int_passthruEndY_reg[15]_1 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[4] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[4]),
        .Q(\int_passthruEndY_reg[15]_1 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[5] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[5]),
        .Q(\int_passthruEndY_reg[15]_1 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[6] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[6]),
        .Q(\int_passthruEndY_reg[15]_1 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[7] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[7]),
        .Q(\int_passthruEndY_reg[15]_1 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[8] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[8]),
        .Q(\int_passthruEndY_reg[15]_1 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[9] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[9]),
        .Q(\int_passthruEndY_reg[15]_1 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [0]),
        .O(int_passthruStartX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [10]),
        .O(int_passthruStartX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [11]),
        .O(int_passthruStartX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [12]),
        .O(int_passthruStartX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [13]),
        .O(int_passthruStartX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [14]),
        .O(int_passthruStartX0[14]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_passthruStartX[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_passthruStartX[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [15]),
        .O(int_passthruStartX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [1]),
        .O(int_passthruStartX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [2]),
        .O(int_passthruStartX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [3]),
        .O(int_passthruStartX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [4]),
        .O(int_passthruStartX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [5]),
        .O(int_passthruStartX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [6]),
        .O(int_passthruStartX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [7]),
        .O(int_passthruStartX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [8]),
        .O(int_passthruStartX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [9]),
        .O(int_passthruStartX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[0] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[0]),
        .Q(\int_passthruStartX_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[10] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[10]),
        .Q(\int_passthruStartX_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[11] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[11]),
        .Q(\int_passthruStartX_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[12] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[12]),
        .Q(\int_passthruStartX_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[13] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[13]),
        .Q(\int_passthruStartX_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[14] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[14]),
        .Q(\int_passthruStartX_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[15] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[15]),
        .Q(\int_passthruStartX_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[1] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[1]),
        .Q(\int_passthruStartX_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[2] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[2]),
        .Q(\int_passthruStartX_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[3] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[3]),
        .Q(\int_passthruStartX_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[4] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[4]),
        .Q(\int_passthruStartX_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[5] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[5]),
        .Q(\int_passthruStartX_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[6] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[6]),
        .Q(\int_passthruStartX_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[7] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[7]),
        .Q(\int_passthruStartX_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[8] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[8]),
        .Q(\int_passthruStartX_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[9] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[9]),
        .Q(\int_passthruStartX_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_0 [0]),
        .O(int_passthruStartY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_0 [10]),
        .O(int_passthruStartY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_0 [11]),
        .O(int_passthruStartY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_0 [12]),
        .O(int_passthruStartY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_0 [13]),
        .O(int_passthruStartY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_0 [14]),
        .O(int_passthruStartY0[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_passthruStartY[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_passthruStartY[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_0 [15]),
        .O(int_passthruStartY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_0 [1]),
        .O(int_passthruStartY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_0 [2]),
        .O(int_passthruStartY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_0 [3]),
        .O(int_passthruStartY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_0 [4]),
        .O(int_passthruStartY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_0 [5]),
        .O(int_passthruStartY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_0 [6]),
        .O(int_passthruStartY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_0 [7]),
        .O(int_passthruStartY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_0 [8]),
        .O(int_passthruStartY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_0 [9]),
        .O(int_passthruStartY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[0] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[0]),
        .Q(\int_passthruStartY_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[10] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[10]),
        .Q(\int_passthruStartY_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[11] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[11]),
        .Q(\int_passthruStartY_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[12] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[12]),
        .Q(\int_passthruStartY_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[13] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[13]),
        .Q(\int_passthruStartY_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[14] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[14]),
        .Q(\int_passthruStartY_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[15] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[15]),
        .Q(\int_passthruStartY_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[1] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[1]),
        .Q(\int_passthruStartY_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[2] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[2]),
        .Q(\int_passthruStartY_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[3] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[3]),
        .Q(\int_passthruStartY_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[4] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[4]),
        .Q(\int_passthruStartY_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[5] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[5]),
        .Q(\int_passthruStartY_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[6] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[6]),
        .Q(\int_passthruStartY_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[7] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[7]),
        .Q(\int_passthruStartY_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[8] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[8]),
        .Q(\int_passthruStartY_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[9] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[9]),
        .Q(\int_passthruStartY_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5DFD5D5D0CFC0C0C)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_5),
        .I1(ap_done),
        .I2(auto_restart_status_reg_n_5),
        .I3(p_26_in[2]),
        .I4(ap_idle),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(\rdata[10]_i_10_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(ar_hs),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(int_task_ap_done_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [14]),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[0]),
        .Q(\int_width_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[10]),
        .Q(\int_width_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[11]),
        .Q(\int_width_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[12]),
        .Q(\int_width_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[13]),
        .Q(\int_width_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[14]),
        .Q(\int_width_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[15]),
        .Q(\int_width_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[1]),
        .Q(\int_width_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[2]),
        .Q(\int_width_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[3]),
        .Q(\int_width_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[4]),
        .Q(\int_width_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[5]),
        .Q(\int_width_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[6]),
        .Q(\int_width_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[7]),
        .Q(\int_width_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[8]),
        .Q(\int_width_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[9]),
        .Q(\int_width_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h444F444F444F4444)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_5 ),
        .I1(\rdata[1]_i_4_n_5 ),
        .I2(\rdata[15]_i_8_n_5 ),
        .I3(\rdata[0]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[0]_i_4_n_5 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_11 
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(\int_height_reg[15]_1 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_12 
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(\int_maskId_reg_n_5_[0] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ovrlayId_reg_n_5_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[0]),
        .O(\rdata[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_13 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [0]),
        .I1(\int_crossHairY_reg_n_5_[0] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg_n_5_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[7]_0 [0]),
        .O(\rdata[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_14 
       (.I0(\int_boxSize_reg_n_5_[0] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .O(\rdata[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBAABABBBBFFBF)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_5_n_5 ),
        .I1(\int_isr_reg_n_5_[0] ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(int_gie_reg_n_5),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hA200A20AA2A0A2AA)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[0]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[0]_i_7_n_5 ),
        .I5(\rdata[0]_i_8_n_5 ),
        .O(\rdata[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[0]_i_5 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [0]),
        .I1(field_id[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(dpDynamicRange[0]),
        .O(\rdata[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(enableInput[0]),
        .I1(\int_boxColorB_reg_n_5_[0] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg_n_5_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg_n_5_[0] ),
        .O(\rdata[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(\int_passthruEndY_reg[15]_1 [0]),
        .I1(\int_passthruEndX_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [0]),
        .O(\rdata[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA08)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_5 ),
        .I1(\rdata[10]_i_3_n_5 ),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\rdata[10]_i_4_n_5 ),
        .I4(\rdata[10]_i_5_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[10]_i_10 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFCFCFCFEFEFCFC)) 
    \rdata[10]_i_2 
       (.I0(\rdata[10]_i_6_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[10]_i_7_n_5 ),
        .I3(\rdata[10]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_3 
       (.I0(\int_passthruEndY_reg[15]_1 [10]),
        .I1(\int_passthruEndX_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [10]),
        .O(\rdata[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \rdata[10]_i_4 
       (.I0(\rdata[10]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_5_[10] ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \rdata[10]_i_5 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\int_boxColorG_reg_n_5_[10] ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxColorR_reg_n_5_[10] ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[10]_i_10_n_5 ),
        .O(\rdata[10]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[10]_i_6 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [10]),
        .I1(\int_crossHairY_reg_n_5_[10] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg_n_5_[10] ),
        .O(\rdata[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \rdata[10]_i_7 
       (.I0(\int_height_reg[15]_1 [10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_width_reg[15]_0 [10]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_8 
       (.I0(\int_boxSize_reg_n_5_[10] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .O(\rdata[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[10]_i_9 
       (.I0(field_id[10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_bck_motion_en_reg[15]_0 [10]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA08)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_5 ),
        .I1(\rdata[11]_i_3_n_5 ),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\rdata[11]_i_4_n_5 ),
        .I4(\rdata[11]_i_5_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFCFCFCFEFEFCFC)) 
    \rdata[11]_i_2 
       (.I0(\rdata[11]_i_6_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[11]_i_7_n_5 ),
        .I3(\rdata[11]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_3 
       (.I0(\int_passthruEndY_reg[15]_1 [11]),
        .I1(\int_passthruEndX_reg[15]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [11]),
        .O(\rdata[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \rdata[11]_i_4 
       (.I0(\rdata[15]_i_12_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_bck_motion_en_reg[15]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(field_id[11]),
        .I5(\rdata[11]_i_9_n_5 ),
        .O(\rdata[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555D55)) 
    \rdata[11]_i_5 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxColorB_reg_n_5_[11] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[11]_i_6 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [11]),
        .I1(\int_crossHairY_reg_n_5_[11] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg_n_5_[11] ),
        .O(\rdata[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \rdata[11]_i_7 
       (.I0(\int_height_reg[15]_1 [11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_width_reg[15]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_8 
       (.I0(\int_boxSize_reg_n_5_[11] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .O(\rdata[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[11]_i_9 
       (.I0(\int_boxColorR_reg_n_5_[11] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_5_[11] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[11]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA08)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_5 ),
        .I1(\rdata[12]_i_3_n_5 ),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\rdata[12]_i_4_n_5 ),
        .I4(\rdata[12]_i_5_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFCFCFCFEFEFCFC)) 
    \rdata[12]_i_2 
       (.I0(\rdata[12]_i_6_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[12]_i_7_n_5 ),
        .I3(\rdata[12]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_3 
       (.I0(\int_passthruEndY_reg[15]_1 [12]),
        .I1(\int_passthruEndX_reg[15]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [12]),
        .O(\rdata[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \rdata[12]_i_4 
       (.I0(\rdata[15]_i_12_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_bck_motion_en_reg[15]_0 [12]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(field_id[12]),
        .I5(\rdata[12]_i_9_n_5 ),
        .O(\rdata[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555D55)) 
    \rdata[12]_i_5 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxColorB_reg_n_5_[12] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_6 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [12]),
        .I1(\int_crossHairY_reg_n_5_[12] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg_n_5_[12] ),
        .O(\rdata[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \rdata[12]_i_7 
       (.I0(\int_height_reg[15]_1 [12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_width_reg[15]_0 [12]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_8 
       (.I0(\int_boxSize_reg_n_5_[12] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .O(\rdata[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[12]_i_9 
       (.I0(\int_boxColorR_reg_n_5_[12] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_5_[12] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[12]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA08)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_5 ),
        .I1(\rdata[13]_i_3_n_5 ),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\rdata[13]_i_4_n_5 ),
        .I4(\rdata[13]_i_5_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFCFCFCFEFEFCFC)) 
    \rdata[13]_i_2 
       (.I0(\rdata[13]_i_6_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[13]_i_7_n_5 ),
        .I3(\rdata[13]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[13]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_3 
       (.I0(\int_passthruEndY_reg[15]_1 [13]),
        .I1(\int_passthruEndX_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [13]),
        .O(\rdata[13]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \rdata[13]_i_4 
       (.I0(\rdata[15]_i_12_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_bck_motion_en_reg[15]_0 [13]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(field_id[13]),
        .I5(\rdata[13]_i_9_n_5 ),
        .O(\rdata[13]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555D55)) 
    \rdata[13]_i_5 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxColorB_reg_n_5_[13] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_6 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [13]),
        .I1(\int_crossHairY_reg_n_5_[13] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg_n_5_[13] ),
        .O(\rdata[13]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \rdata[13]_i_7 
       (.I0(\int_height_reg[15]_1 [13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_width_reg[15]_0 [13]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_8 
       (.I0(\int_boxSize_reg_n_5_[13] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .O(\rdata[13]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[13]_i_9 
       (.I0(\int_boxColorR_reg_n_5_[13] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_5_[13] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[13]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA08)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_5 ),
        .I1(\rdata[14]_i_3_n_5 ),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\rdata[14]_i_4_n_5 ),
        .I4(\rdata[14]_i_5_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFEFEFCFCFFFCFCFC)) 
    \rdata[14]_i_2 
       (.I0(\rdata[14]_i_6_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[14]_i_7_n_5 ),
        .I3(\rdata[14]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_3 
       (.I0(\int_passthruEndY_reg[15]_1 [14]),
        .I1(\int_passthruEndX_reg[15]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [14]),
        .O(\rdata[14]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \rdata[14]_i_4 
       (.I0(\rdata[15]_i_12_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_bck_motion_en_reg[15]_0 [14]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(field_id[14]),
        .I5(\rdata[14]_i_9_n_5 ),
        .O(\rdata[14]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555D55)) 
    \rdata[14]_i_5 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxColorB_reg_n_5_[14] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_6 
       (.I0(\int_boxSize_reg_n_5_[14] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .O(\rdata[14]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \rdata[14]_i_7 
       (.I0(\int_height_reg[15]_1 [14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_width_reg[15]_0 [14]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [14]),
        .I1(\int_crossHairY_reg_n_5_[14] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg_n_5_[14] ),
        .O(\rdata[14]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[14]_i_9 
       (.I0(\int_boxColorR_reg_n_5_[14] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_5_[14] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[14]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \rdata[15]_i_10 
       (.I0(\int_height_reg[15]_1 [15]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_width_reg[15]_0 [15]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_11 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [15]),
        .I1(\int_crossHairY_reg_n_5_[15] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg_n_5_[15] ),
        .O(\rdata[15]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[15]_i_12 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[15]_i_13 
       (.I0(\int_boxColorR_reg_n_5_[15] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_5_[15] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[15]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA08)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_3_n_5 ),
        .I1(\rdata[15]_i_4_n_5 ),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\rdata[15]_i_6_n_5 ),
        .I4(\rdata[15]_i_7_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFEFEFCFCFFFCFCFC)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[15]_i_10_n_5 ),
        .I3(\rdata[15]_i_11_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_4 
       (.I0(\int_passthruEndY_reg[15]_1 [15]),
        .I1(\int_passthruEndX_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [15]),
        .O(\rdata[15]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[15]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \rdata[15]_i_6 
       (.I0(\rdata[15]_i_12_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_bck_motion_en_reg[15]_0 [15]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(field_id[15]),
        .I5(\rdata[15]_i_13_n_5 ),
        .O(\rdata[15]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555D55)) 
    \rdata[15]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxColorB_reg_n_5_[15] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[15]_i_8 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[15]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_9 
       (.I0(\int_boxSize_reg_n_5_[15] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .O(\rdata[15]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_5 ),
        .I1(\rdata[1]_i_3_n_5 ),
        .I2(\int_isr_reg_n_5_[1] ),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(s_axi_CTRL_ARADDR[1]),
        .I5(\rdata[1]_i_4_n_5 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_10 
       (.I0(\int_boxSize_reg_n_5_[1] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .O(\rdata[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_11 
       (.I0(\int_bck_motion_en_reg[15]_0 [1]),
        .I1(field_id[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(dpDynamicRange[1]),
        .O(\rdata[1]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_12 
       (.I0(enableInput[1]),
        .I1(\int_boxColorB_reg_n_5_[1] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg_n_5_[1] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg_n_5_[1] ),
        .O(\rdata[1]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_13 
       (.I0(\int_passthruEndY_reg[15]_1 [1]),
        .I1(\int_passthruEndX_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [1]),
        .O(\rdata[1]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[15]_i_5_n_5 ),
        .I2(\rdata[1]_i_5_n_5 ),
        .I3(\rdata[1]_i_6_n_5 ),
        .I4(\rdata[1]_i_7_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(\rdata[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h45)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_5 
       (.I0(\int_motionSpeed_reg[7]_0 [1]),
        .I1(\int_maskId_reg_n_5_[1] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ovrlayId_reg_n_5_[1] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[1]),
        .O(\rdata[1]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hF0AC00AC)) 
    \rdata[1]_i_6 
       (.I0(\rdata[1]_i_8_n_5 ),
        .I1(\rdata[1]_i_9_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[1]_i_10_n_5 ),
        .O(\rdata[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA200A20AA2A0A2AA)) 
    \rdata[1]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[1]_i_11_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[1]_i_12_n_5 ),
        .I5(\rdata[1]_i_13_n_5 ),
        .O(\rdata[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [1]),
        .I1(\int_crossHairY_reg_n_5_[1] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg_n_5_[1] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[7]_0 [1]),
        .O(\rdata[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_9 
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(\int_height_reg[15]_1 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_0_in),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done__0),
        .O(\rdata[1]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \rdata[2]_i_1 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[15]_i_5_n_5 ),
        .I2(\rdata[2]_i_2_n_5 ),
        .I3(\rdata[2]_i_3_n_5 ),
        .I4(\rdata[2]_i_4_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_10 
       (.I0(\int_passthruEndY_reg[15]_1 [2]),
        .I1(\int_passthruEndX_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [2]),
        .O(\rdata[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_2 
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(\int_maskId_reg_n_5_[2] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ovrlayId_reg_n_5_[2] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[2]),
        .O(\rdata[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hF0AC00AC)) 
    \rdata[2]_i_3 
       (.I0(\rdata[2]_i_5_n_5 ),
        .I1(\rdata[2]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[2]_i_7_n_5 ),
        .O(\rdata[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA200A20AA2A0A2AA)) 
    \rdata[2]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[2]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[2]_i_9_n_5 ),
        .I5(\rdata[2]_i_10_n_5 ),
        .O(\rdata[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_5 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [2]),
        .I1(\int_crossHairY_reg_n_5_[2] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg_n_5_[2] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[7]_0 [2]),
        .O(\rdata[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_6 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(\int_height_reg[15]_1 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_26_in[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_7 
       (.I0(\int_boxSize_reg_n_5_[2] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .O(\rdata[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_8 
       (.I0(\int_bck_motion_en_reg[15]_0 [2]),
        .I1(field_id[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(dpDynamicRange[2]),
        .O(\rdata[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_9 
       (.I0(enableInput[2]),
        .I1(\int_boxColorB_reg_n_5_[2] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg_n_5_[2] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg_n_5_[2] ),
        .O(\rdata[2]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \rdata[3]_i_1 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[15]_i_5_n_5 ),
        .I2(\rdata[3]_i_2_n_5 ),
        .I3(\rdata[3]_i_3_n_5 ),
        .I4(\rdata[3]_i_4_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_10 
       (.I0(enableInput[3]),
        .I1(\int_boxColorB_reg_n_5_[3] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg_n_5_[3] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg_n_5_[3] ),
        .O(\rdata[3]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_2 
       (.I0(\int_motionSpeed_reg[7]_0 [3]),
        .I1(\int_maskId_reg_n_5_[3] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ovrlayId_reg_n_5_[3] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[3]),
        .O(\rdata[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF0AC00AC)) 
    \rdata[3]_i_3 
       (.I0(\rdata[3]_i_5_n_5 ),
        .I1(\rdata[3]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[3]_i_7_n_5 ),
        .O(\rdata[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA020AA20A02AAA2A)) 
    \rdata[3]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[3]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[3]_i_9_n_5 ),
        .I5(\rdata[3]_i_10_n_5 ),
        .O(\rdata[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_5 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [3]),
        .I1(\int_crossHairY_reg_n_5_[3] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg_n_5_[3] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[7]_0 [3]),
        .O(\rdata[3]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_6 
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(\int_height_reg[15]_1 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(int_ap_ready__0),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_7 
       (.I0(\int_boxSize_reg_n_5_[3] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .O(\rdata[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(\int_passthruEndY_reg[15]_1 [3]),
        .I1(\int_passthruEndX_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [3]),
        .O(\rdata[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(\int_bck_motion_en_reg[15]_0 [3]),
        .I1(field_id[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(dpDynamicRange[3]),
        .O(\rdata[3]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \rdata[4]_i_1 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[15]_i_5_n_5 ),
        .I2(\rdata[4]_i_2_n_5 ),
        .I3(\rdata[4]_i_3_n_5 ),
        .I4(\rdata[4]_i_4_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_10 
       (.I0(\int_passthruEndY_reg[15]_1 [4]),
        .I1(\int_passthruEndX_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [4]),
        .O(\rdata[4]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(\int_maskId_reg_n_5_[4] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ovrlayId_reg_n_5_[4] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[4]),
        .O(\rdata[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFCCCEECC)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_5_n_5 ),
        .I1(\rdata[4]_i_6_n_5 ),
        .I2(\rdata[4]_i_7_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA200A20AA2A0A2AA)) 
    \rdata[4]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[4]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[4]_i_9_n_5 ),
        .I5(\rdata[4]_i_10_n_5 ),
        .O(\rdata[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [4]),
        .I1(\int_crossHairY_reg_n_5_[4] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg_n_5_[4] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[7]_0 [4]),
        .O(\rdata[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \rdata[4]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_1 [4]),
        .O(\rdata[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_7 
       (.I0(\int_boxSize_reg_n_5_[4] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .O(\rdata[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(\int_bck_motion_en_reg[15]_0 [4]),
        .I1(field_id[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(dpDynamicRange[4]),
        .O(\rdata[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_9 
       (.I0(enableInput[4]),
        .I1(\int_boxColorB_reg_n_5_[4] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg_n_5_[4] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg_n_5_[4] ),
        .O(\rdata[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \rdata[5]_i_1 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[15]_i_5_n_5 ),
        .I2(\rdata[5]_i_2_n_5 ),
        .I3(\rdata[5]_i_3_n_5 ),
        .I4(\rdata[5]_i_4_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_10 
       (.I0(\int_passthruEndY_reg[15]_1 [5]),
        .I1(\int_passthruEndX_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [5]),
        .O(\rdata[5]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(\int_motionSpeed_reg[7]_0 [5]),
        .I1(\int_maskId_reg_n_5_[5] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ovrlayId_reg_n_5_[5] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[5]),
        .O(\rdata[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFCCCEECC)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_5_n_5 ),
        .I1(\rdata[5]_i_6_n_5 ),
        .I2(\rdata[5]_i_7_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA200A20AA2A0A2AA)) 
    \rdata[5]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[5]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[5]_i_9_n_5 ),
        .I5(\rdata[5]_i_10_n_5 ),
        .O(\rdata[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_5 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [5]),
        .I1(\int_crossHairY_reg_n_5_[5] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg_n_5_[5] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[7]_0 [5]),
        .O(\rdata[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0404040000040000)) 
    \rdata[5]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_1 [5]),
        .I5(\int_width_reg[15]_0 [5]),
        .O(\rdata[5]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_7 
       (.I0(\int_boxSize_reg_n_5_[5] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .O(\rdata[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(\int_bck_motion_en_reg[15]_0 [5]),
        .I1(field_id[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(dpDynamicRange[5]),
        .O(\rdata[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(enableInput[5]),
        .I1(\int_boxColorB_reg_n_5_[5] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg_n_5_[5] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg_n_5_[5] ),
        .O(\rdata[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \rdata[6]_i_1 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[15]_i_5_n_5 ),
        .I2(\rdata[6]_i_2_n_5 ),
        .I3(\rdata[6]_i_3_n_5 ),
        .I4(\rdata[6]_i_4_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_10 
       (.I0(\int_passthruEndY_reg[15]_1 [6]),
        .I1(\int_passthruEndX_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [6]),
        .O(\rdata[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(\int_maskId_reg_n_5_[6] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ovrlayId_reg_n_5_[6] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[6]),
        .O(\rdata[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFCCCEECC)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_5_n_5 ),
        .I1(\rdata[6]_i_6_n_5 ),
        .I2(\rdata[6]_i_7_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA200A20AA2A0A2AA)) 
    \rdata[6]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[6]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[6]_i_9_n_5 ),
        .I5(\rdata[6]_i_10_n_5 ),
        .O(\rdata[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [6]),
        .I1(\int_crossHairY_reg_n_5_[6] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg_n_5_[6] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[7]_0 [6]),
        .O(\rdata[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0404040000040000)) 
    \rdata[6]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_1 [6]),
        .I5(\int_width_reg[15]_0 [6]),
        .O(\rdata[6]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_7 
       (.I0(\int_boxSize_reg_n_5_[6] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .O(\rdata[6]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_8 
       (.I0(\int_bck_motion_en_reg[15]_0 [6]),
        .I1(field_id[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(dpDynamicRange[6]),
        .O(\rdata[6]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_9 
       (.I0(enableInput[6]),
        .I1(\int_boxColorB_reg_n_5_[6] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg_n_5_[6] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg_n_5_[6] ),
        .O(\rdata[6]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \rdata[7]_i_1 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[15]_i_5_n_5 ),
        .I2(\rdata[7]_i_2_n_5 ),
        .I3(\rdata[7]_i_3_n_5 ),
        .I4(\rdata[7]_i_4_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_10 
       (.I0(\int_passthruEndY_reg[15]_1 [7]),
        .I1(\int_passthruEndX_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [7]),
        .O(\rdata[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_2 
       (.I0(\int_motionSpeed_reg[7]_0 [7]),
        .I1(\int_maskId_reg_n_5_[7] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ovrlayId_reg_n_5_[7] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[7]),
        .O(\rdata[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hF0AC00AC)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_5_n_5 ),
        .I1(\rdata[7]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[7]_i_7_n_5 ),
        .O(\rdata[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA200A20AA2A0A2AA)) 
    \rdata[7]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[7]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[7]_i_9_n_5 ),
        .I5(\rdata[7]_i_10_n_5 ),
        .O(\rdata[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_5 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [7]),
        .I1(\int_crossHairY_reg_n_5_[7] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg_n_5_[7] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[7]_0 [7]),
        .O(\rdata[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_6 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_height_reg[15]_1 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_26_in[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_7 
       (.I0(\int_boxSize_reg_n_5_[7] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .O(\rdata[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_8 
       (.I0(\int_bck_motion_en_reg[15]_0 [7]),
        .I1(field_id[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(dpDynamicRange[7]),
        .O(\rdata[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_9 
       (.I0(enableInput[7]),
        .I1(\int_boxColorB_reg_n_5_[7] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg_n_5_[7] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg_n_5_[7] ),
        .O(\rdata[7]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA08)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_5 ),
        .I1(\rdata[8]_i_3_n_5 ),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\rdata[8]_i_4_n_5 ),
        .I4(\rdata[8]_i_5_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFEFEFCFCFFFCFCFC)) 
    \rdata[8]_i_2 
       (.I0(\rdata[8]_i_6_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[8]_i_7_n_5 ),
        .I3(\rdata[8]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_3 
       (.I0(\int_passthruEndY_reg[15]_1 [8]),
        .I1(\int_passthruEndX_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [8]),
        .O(\rdata[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \rdata[8]_i_4 
       (.I0(\rdata[15]_i_12_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_bck_motion_en_reg[15]_0 [8]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(field_id[8]),
        .I5(\rdata[8]_i_9_n_5 ),
        .O(\rdata[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555D55)) 
    \rdata[8]_i_5 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxColorB_reg_n_5_[8] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_6 
       (.I0(\int_boxSize_reg_n_5_[8] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .O(\rdata[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \rdata[8]_i_7 
       (.I0(\int_height_reg[15]_1 [8]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_width_reg[15]_0 [8]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[8]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [8]),
        .I1(\int_crossHairY_reg_n_5_[8] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg_n_5_[8] ),
        .O(\rdata[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[8]_i_9 
       (.I0(\int_boxColorR_reg_n_5_[8] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_5_[8] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[8]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000FFB8)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[9]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[9]_i_4_n_5 ),
        .I5(\rdata[15]_i_8_n_5 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[9]_i_10 
       (.I0(field_id[9]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_bck_motion_en_reg[15]_0 [9]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[9]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(interrupt),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg[15]_1 [9]),
        .I4(\int_width_reg[15]_0 [9]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00DF000000000000)) 
    \rdata[9]_i_4 
       (.I0(\rdata[9]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[9]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[9]_i_9_n_5 ),
        .O(\rdata[9]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[9]_i_5 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [9]),
        .I1(\int_crossHairY_reg_n_5_[9] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg_n_5_[9] ),
        .O(\rdata[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_6 
       (.I0(\int_boxSize_reg_n_5_[9] ),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContStart[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .O(\rdata[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_7 
       (.I0(\int_passthruEndY_reg[15]_1 [9]),
        .I1(\int_passthruEndX_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [9]),
        .O(\rdata[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \rdata[9]_i_8 
       (.I0(\rdata[9]_i_10_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_5_[9] ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[9]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFFFFFEFF)) 
    \rdata[9]_i_9 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorR_reg_n_5_[9] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorG_reg_n_5_[9] ),
        .O(\rdata[9]_i_9_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_10 
       (.I0(\rdata[0]_i_13_n_5 ),
        .I1(\rdata[0]_i_14_n_5 ),
        .O(\rdata_reg[0]_i_10_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_4 
       (.I0(\rdata_reg[0]_i_9_n_5 ),
        .I1(\rdata_reg[0]_i_10_n_5 ),
        .O(\rdata_reg[0]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_9 
       (.I0(\rdata[0]_i_11_n_5 ),
        .I1(\rdata[0]_i_12_n_5 ),
        .O(\rdata_reg[0]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  MUXF7 \rdata_reg[9]_i_2 
       (.I0(\rdata[9]_i_5_n_5 ),
        .I1(\rdata[9]_i_6_n_5 ),
        .O(\rdata_reg[9]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln507_reg_1504[6]_i_1 
       (.I0(\int_colorFormat_reg[3]_1 ),
        .O(\int_colorFormat_reg[3]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry__0_i_1
       (.I0(\int_width_reg[15]_0 [15]),
        .O(\int_width_reg[15]_1 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry__0_i_2
       (.I0(\int_width_reg[15]_0 [14]),
        .O(\int_width_reg[15]_1 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry__0_i_3
       (.I0(\int_width_reg[15]_0 [13]),
        .O(\int_width_reg[15]_1 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry__0_i_4
       (.I0(\int_width_reg[15]_0 [12]),
        .O(\int_width_reg[15]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry__0_i_5
       (.I0(\int_width_reg[15]_0 [11]),
        .O(\int_width_reg[15]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry__0_i_6
       (.I0(\int_width_reg[15]_0 [10]),
        .O(\int_width_reg[15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry__0_i_7
       (.I0(\int_width_reg[15]_0 [9]),
        .O(\int_width_reg[15]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry_i_1
       (.I0(\int_width_reg[15]_0 [8]),
        .O(\int_width_reg[8]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry_i_2
       (.I0(\int_width_reg[15]_0 [7]),
        .O(\int_width_reg[8]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry_i_3
       (.I0(\int_width_reg[15]_0 [6]),
        .O(\int_width_reg[8]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry_i_4
       (.I0(\int_width_reg[15]_0 [5]),
        .O(\int_width_reg[8]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry_i_5
       (.I0(\int_width_reg[15]_0 [4]),
        .O(\int_width_reg[8]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry_i_6
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\int_width_reg[8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry_i_7
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\int_width_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub40_i_fu_878_p2_carry_i_8
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\int_width_reg[8]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub40_i_reg_1550[0]_i_1 
       (.I0(\int_width_reg[15]_0 [0]),
        .O(\int_width_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_i_i_i_reg_1545[0]_i_1 
       (.I0(\int_height_reg[15]_1 [4]),
        .I1(\int_height_reg[15]_1 [2]),
        .I2(\int_height_reg[15]_1 [1]),
        .I3(\int_height_reg[15]_1 [3]),
        .I4(\int_height_reg[15]_1 [0]),
        .O(\int_height_reg[11]_0 [0]));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    \sub_i_i_i_reg_1545[10]_i_1 
       (.I0(\sub_i_i_i_reg_1545[10]_i_2_n_5 ),
        .I1(\int_height_reg[15]_1 [11]),
        .I2(\sub_i_i_i_reg_1545[10]_i_3_n_5 ),
        .I3(\int_height_reg[15]_1 [10]),
        .I4(\int_height_reg[15]_1 [12]),
        .I5(\int_height_reg[15]_1 [13]),
        .O(\int_height_reg[11]_0 [10]));
  LUT6 #(
    .INIT(64'hF000000000000004)) 
    \sub_i_i_i_reg_1545[10]_i_2 
       (.I0(\int_height_reg[15]_1 [6]),
        .I1(\sub_i_i_i_reg_1545[5]_i_2_n_5 ),
        .I2(\int_height_reg[15]_1 [7]),
        .I3(\sub_i_i_i_reg_1545[6]_i_2_n_5 ),
        .I4(\int_height_reg[15]_1 [8]),
        .I5(\int_height_reg[15]_1 [9]),
        .O(\sub_i_i_i_reg_1545[10]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sub_i_i_i_reg_1545[10]_i_3 
       (.I0(\int_height_reg[15]_1 [8]),
        .I1(\sub_i_i_i_reg_1545[6]_i_2_n_5 ),
        .I2(\int_height_reg[15]_1 [7]),
        .I3(\int_height_reg[15]_1 [9]),
        .O(\sub_i_i_i_reg_1545[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sub_i_i_i_reg_1545[1]_i_1 
       (.I0(\int_height_reg[15]_1 [5]),
        .I1(\int_height_reg[15]_1 [4]),
        .I2(\int_height_reg[15]_1 [0]),
        .I3(\int_height_reg[15]_1 [3]),
        .I4(\int_height_reg[15]_1 [1]),
        .I5(\int_height_reg[15]_1 [2]),
        .O(\int_height_reg[11]_0 [1]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \sub_i_i_i_reg_1545[2]_i_1 
       (.I0(\int_height_reg[15]_1 [6]),
        .I1(\int_height_reg[15]_1 [5]),
        .I2(\sub_i_i_i_reg_1545[4]_i_2_n_5 ),
        .I3(\int_height_reg[15]_1 [4]),
        .O(\int_height_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \sub_i_i_i_reg_1545[3]_i_1 
       (.I0(\int_height_reg[15]_1 [7]),
        .I1(\int_height_reg[15]_1 [6]),
        .I2(\int_height_reg[15]_1 [5]),
        .I3(\sub_i_i_i_reg_1545[4]_i_2_n_5 ),
        .I4(\int_height_reg[15]_1 [4]),
        .O(\int_height_reg[11]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000004)) 
    \sub_i_i_i_reg_1545[4]_i_1 
       (.I0(\int_height_reg[15]_1 [4]),
        .I1(\sub_i_i_i_reg_1545[4]_i_2_n_5 ),
        .I2(\int_height_reg[15]_1 [5]),
        .I3(\int_height_reg[15]_1 [6]),
        .I4(\int_height_reg[15]_1 [7]),
        .I5(\int_height_reg[15]_1 [8]),
        .O(\int_height_reg[11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sub_i_i_i_reg_1545[4]_i_2 
       (.I0(\int_height_reg[15]_1 [0]),
        .I1(\int_height_reg[15]_1 [3]),
        .I2(\int_height_reg[15]_1 [1]),
        .I3(\int_height_reg[15]_1 [2]),
        .O(\sub_i_i_i_reg_1545[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000004)) 
    \sub_i_i_i_reg_1545[5]_i_1 
       (.I0(\int_height_reg[15]_1 [6]),
        .I1(\sub_i_i_i_reg_1545[5]_i_2_n_5 ),
        .I2(\int_height_reg[15]_1 [7]),
        .I3(\sub_i_i_i_reg_1545[6]_i_2_n_5 ),
        .I4(\int_height_reg[15]_1 [8]),
        .I5(\int_height_reg[15]_1 [9]),
        .O(\int_height_reg[11]_0 [5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_i_i_i_reg_1545[5]_i_2 
       (.I0(\int_height_reg[15]_1 [4]),
        .I1(\int_height_reg[15]_1 [0]),
        .I2(\int_height_reg[15]_1 [3]),
        .I3(\int_height_reg[15]_1 [1]),
        .I4(\int_height_reg[15]_1 [2]),
        .I5(\int_height_reg[15]_1 [5]),
        .O(\sub_i_i_i_reg_1545[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFFFD55540002AAA)) 
    \sub_i_i_i_reg_1545[6]_i_1 
       (.I0(\sub_i_i_i_reg_1545[8]_i_2_n_5 ),
        .I1(\int_height_reg[15]_1 [8]),
        .I2(\sub_i_i_i_reg_1545[6]_i_2_n_5 ),
        .I3(\int_height_reg[15]_1 [7]),
        .I4(\int_height_reg[15]_1 [9]),
        .I5(\int_height_reg[15]_1 [10]),
        .O(\int_height_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \sub_i_i_i_reg_1545[6]_i_2 
       (.I0(\int_height_reg[15]_1 [6]),
        .I1(\int_height_reg[15]_1 [5]),
        .I2(\sub_i_i_i_reg_1545[4]_i_2_n_5 ),
        .I3(\int_height_reg[15]_1 [4]),
        .O(\sub_i_i_i_reg_1545[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hBFFD4002)) 
    \sub_i_i_i_reg_1545[7]_i_1 
       (.I0(\sub_i_i_i_reg_1545[8]_i_2_n_5 ),
        .I1(\int_height_reg[15]_1 [9]),
        .I2(\sub_i_i_i_reg_1545[8]_i_3_n_5 ),
        .I3(\int_height_reg[15]_1 [10]),
        .I4(\int_height_reg[15]_1 [11]),
        .O(\int_height_reg[11]_0 [7]));
  LUT6 #(
    .INIT(64'hBFFFFFFD40000002)) 
    \sub_i_i_i_reg_1545[8]_i_1 
       (.I0(\sub_i_i_i_reg_1545[8]_i_2_n_5 ),
        .I1(\int_height_reg[15]_1 [10]),
        .I2(\sub_i_i_i_reg_1545[8]_i_3_n_5 ),
        .I3(\int_height_reg[15]_1 [9]),
        .I4(\int_height_reg[15]_1 [11]),
        .I5(\int_height_reg[15]_1 [12]),
        .O(\int_height_reg[11]_0 [8]));
  LUT6 #(
    .INIT(64'h2000000000000004)) 
    \sub_i_i_i_reg_1545[8]_i_2 
       (.I0(\int_height_reg[15]_1 [4]),
        .I1(\sub_i_i_i_reg_1545[4]_i_2_n_5 ),
        .I2(\int_height_reg[15]_1 [5]),
        .I3(\int_height_reg[15]_1 [6]),
        .I4(\int_height_reg[15]_1 [7]),
        .I5(\int_height_reg[15]_1 [8]),
        .O(\sub_i_i_i_reg_1545[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \sub_i_i_i_reg_1545[8]_i_3 
       (.I0(\int_height_reg[15]_1 [7]),
        .I1(\int_height_reg[15]_1 [6]),
        .I2(\int_height_reg[15]_1 [5]),
        .I3(\sub_i_i_i_reg_1545[4]_i_2_n_5 ),
        .I4(\int_height_reg[15]_1 [4]),
        .I5(\int_height_reg[15]_1 [8]),
        .O(\sub_i_i_i_reg_1545[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \sub_i_i_i_reg_1545[9]_i_1 
       (.I0(\int_height_reg[15]_1 [13]),
        .I1(\int_height_reg[15]_1 [12]),
        .I2(\int_height_reg[15]_1 [10]),
        .I3(\sub_i_i_i_reg_1545[10]_i_3_n_5 ),
        .I4(\int_height_reg[15]_1 [11]),
        .I5(\sub_i_i_i_reg_1545[10]_i_2_n_5 ),
        .O(\int_height_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sub_reg_388[11]_i_1 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\barWidthMinSamples_reg_1529[8]_i_2_n_5 ),
        .I2(\int_width_reg[15]_0 [10]),
        .O(\int_width_reg[9]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_reg_388[1]_i_1 
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(\int_width_reg[15]_0 [0]),
        .O(\int_width_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_reg_388[2]_i_1 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(\int_width_reg[15]_0 [0]),
        .I2(\int_width_reg[15]_0 [1]),
        .O(\int_width_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_reg_388[3]_i_1 
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(\int_width_reg[15]_0 [1]),
        .I2(\int_width_reg[15]_0 [2]),
        .I3(\int_width_reg[15]_0 [3]),
        .O(\int_width_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \switch_le_reg_407[0]_i_1 
       (.I0(\switch_le_reg_407[0]_i_2_n_5 ),
        .I1(field_id[0]),
        .I2(field_id[1]),
        .O(switch_le_fu_223_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \switch_le_reg_407[0]_i_2 
       (.I0(\switch_le_reg_407[0]_i_3_n_5 ),
        .I1(field_id[15]),
        .I2(field_id[14]),
        .I3(field_id[12]),
        .I4(field_id[13]),
        .I5(\switch_le_reg_407[0]_i_4_n_5 ),
        .O(\switch_le_reg_407[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \switch_le_reg_407[0]_i_3 
       (.I0(field_id[10]),
        .I1(field_id[11]),
        .I2(field_id[9]),
        .I3(field_id[8]),
        .O(\switch_le_reg_407[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \switch_le_reg_407[0]_i_4 
       (.I0(field_id[7]),
        .I1(field_id[6]),
        .I2(field_id[5]),
        .I3(field_id[4]),
        .I4(field_id[3]),
        .I5(field_id[2]),
        .O(\switch_le_reg_407[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_1098_p2_carry_i_10
       (.I0(\int_passthruEndY_reg[15]_1 [13]),
        .I1(\icmp_ln691_reg_1630_reg[0] [13]),
        .I2(\int_passthruEndY_reg[15]_1 [12]),
        .I3(\icmp_ln691_reg_1630_reg[0] [12]),
        .O(\int_passthruEndY_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_1098_p2_carry_i_11
       (.I0(\int_passthruEndY_reg[15]_1 [11]),
        .I1(\icmp_ln691_reg_1630_reg[0] [11]),
        .I2(\int_passthruEndY_reg[15]_1 [10]),
        .I3(\icmp_ln691_reg_1630_reg[0] [10]),
        .O(\int_passthruEndY_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_1098_p2_carry_i_12
       (.I0(\int_passthruEndY_reg[15]_1 [9]),
        .I1(\icmp_ln691_reg_1630_reg[0] [9]),
        .I2(\int_passthruEndY_reg[15]_1 [8]),
        .I3(\icmp_ln691_reg_1630_reg[0] [8]),
        .O(\int_passthruEndY_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_1098_p2_carry_i_13
       (.I0(\int_passthruEndY_reg[15]_1 [7]),
        .I1(\icmp_ln691_reg_1630_reg[0] [7]),
        .I2(\int_passthruEndY_reg[15]_1 [6]),
        .I3(\icmp_ln691_reg_1630_reg[0] [6]),
        .O(\int_passthruEndY_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_1098_p2_carry_i_14
       (.I0(\int_passthruEndY_reg[15]_1 [5]),
        .I1(\icmp_ln691_reg_1630_reg[0] [5]),
        .I2(\int_passthruEndY_reg[15]_1 [4]),
        .I3(\icmp_ln691_reg_1630_reg[0] [4]),
        .O(\int_passthruEndY_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_1098_p2_carry_i_15
       (.I0(\int_passthruEndY_reg[15]_1 [3]),
        .I1(\icmp_ln691_reg_1630_reg[0] [3]),
        .I2(\int_passthruEndY_reg[15]_1 [2]),
        .I3(\icmp_ln691_reg_1630_reg[0] [2]),
        .O(\int_passthruEndY_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_1098_p2_carry_i_16
       (.I0(\int_passthruEndY_reg[15]_1 [1]),
        .I1(\icmp_ln691_reg_1630_reg[0] [1]),
        .I2(\int_passthruEndY_reg[15]_1 [0]),
        .I3(\icmp_ln691_reg_1630_reg[0] [0]),
        .O(\int_passthruEndY_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_1098_p2_carry_i_9
       (.I0(\int_passthruEndY_reg[15]_1 [15]),
        .I1(\icmp_ln691_reg_1630_reg[0] [15]),
        .I2(\int_passthruEndY_reg[15]_1 [14]),
        .I3(\icmp_ln691_reg_1630_reg[0] [14]),
        .O(\int_passthruEndY_reg[15]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_5_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \xBar_V[10]_i_4 
       (.I0(Q[1]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\int_bckgndId_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \xCount_V[9]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(icmp_ln520_fu_2075_p2254_in),
        .I3(\int_bckgndId_reg[7]_0 ),
        .I4(icmp_ln1027_fu_2081_p2),
        .I5(valid_out),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \xCount_V[9]_i_4 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\int_bckgndId_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \xCount_V_2[9]_i_6 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(icmp_ln520_fu_2075_p2254_in),
        .I3(\int_bckgndId_reg[1]_0 ),
        .O(\int_bckgndId_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \yCount_V_1[5]_i_6 
       (.I0(Q[0]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I5(Q[4]),
        .O(\int_bckgndId_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \yCount_V_3[9]_i_7 
       (.I0(\int_bckgndId_reg[7]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\int_bckgndId_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[0]_i_1 
       (.I0(ZplateVerContStart[0]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(O[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[10]_i_1 
       (.I0(ZplateVerContStart[10]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(\zonePlateVDelta_reg[15] [2]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[11]_i_1 
       (.I0(ZplateVerContStart[11]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(\zonePlateVDelta_reg[15] [3]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[12]_i_1 
       (.I0(ZplateVerContStart[12]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(\zonePlateVDelta_reg[15] [4]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[13]_i_1 
       (.I0(ZplateVerContStart[13]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(\zonePlateVDelta_reg[15] [5]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[14]_i_1 
       (.I0(ZplateVerContStart[14]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(\zonePlateVDelta_reg[15] [6]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[15]_i_2 
       (.I0(ZplateVerContStart[15]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(\zonePlateVDelta_reg[15] [7]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \zonePlateVDelta[15]_i_5 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[1]),
        .O(\int_bckgndId_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \zonePlateVDelta[15]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\int_bckgndId_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[1]_i_1 
       (.I0(ZplateVerContStart[1]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(O[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[2]_i_1 
       (.I0(ZplateVerContStart[2]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(O[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[3]_i_1 
       (.I0(ZplateVerContStart[3]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(O[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[4]_i_1 
       (.I0(ZplateVerContStart[4]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(O[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[5]_i_1 
       (.I0(ZplateVerContStart[5]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(O[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[6]_i_1 
       (.I0(ZplateVerContStart[6]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(O[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[7]_i_1 
       (.I0(ZplateVerContStart[7]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(O[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[8]_i_1 
       (.I0(ZplateVerContStart[8]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(\zonePlateVDelta_reg[15] [0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \zonePlateVDelta[9]_i_1 
       (.I0(ZplateVerContStart[9]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(icmp_ln1050_fu_2255_p2),
        .I4(x_fu_5461),
        .I5(\zonePlateVDelta_reg[15] [1]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo
   (fid,
    Q,
    grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST,
    \cmp19230_reg_403_reg[0]_0 ,
    \cmp103_reg_393_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_reg,
    \icmp_ln936_reg_385_reg[0] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    B_V_data_1_sel_wr_reg,
    ap_done_reg_reg_0,
    \icmp_ln975_reg_422_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    switch_le_fu_223_p2,
    icmp_ln993_fu_229_p2,
    icmp_ln993_1_fu_235_p2,
    \cmp19230_reg_403_reg[0]_1 ,
    \cmp103_reg_393_reg[0]_1 ,
    ap_rst_n,
    \ap_CS_fsm_reg[4] ,
    ap_done_reg_reg_1,
    grp_v_tpgHlsDataFlow_fu_339_ap_ready,
    \ap_CS_fsm_reg[4]_0 ,
    \icmp_ln975_reg_422_reg[0]_1 ,
    \tmp_user_V_reg_178_reg[0] ,
    ovrlayYUV_empty_n,
    m_axis_video_TREADY_int_regslice,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done,
    MultiPixStream2AXIvideo_U0_ap_start,
    fid_in,
    B_V_data_1_sel_wr,
    \empty_143_reg_383_reg[10]_0 ,
    out,
    D,
    \trunc_ln882_reg_378_reg[10]_0 );
  output fid;
  output [1:0]Q;
  output grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST;
  output \cmp19230_reg_403_reg[0]_0 ;
  output \cmp103_reg_393_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_reg;
  output \icmp_ln936_reg_385_reg[0] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output B_V_data_1_sel_wr_reg;
  output ap_done_reg_reg_0;
  output [29:0]\icmp_ln975_reg_422_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input switch_le_fu_223_p2;
  input icmp_ln993_fu_229_p2;
  input icmp_ln993_1_fu_235_p2;
  input \cmp19230_reg_403_reg[0]_1 ;
  input \cmp103_reg_393_reg[0]_1 ;
  input ap_rst_n;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input ap_done_reg_reg_1;
  input grp_v_tpgHlsDataFlow_fu_339_ap_ready;
  input \ap_CS_fsm_reg[4]_0 ;
  input \icmp_ln975_reg_422_reg[0]_1 ;
  input \tmp_user_V_reg_178_reg[0] ;
  input ovrlayYUV_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input fid_in;
  input B_V_data_1_sel_wr;
  input [10:0]\empty_143_reg_383_reg[10]_0 ;
  input [29:0]out;
  input [11:0]D;
  input [10:0]\trunc_ln882_reg_378_reg[10]_0 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [11:0]D;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire \ap_CS_fsm[3]_i_2__0_n_5 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_5;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_reg;
  wire \cmp103_reg_393_reg[0]_0 ;
  wire \cmp103_reg_393_reg[0]_1 ;
  wire \cmp19230_reg_403_reg[0]_0 ;
  wire \cmp19230_reg_403_reg[0]_1 ;
  wire [0:0]counter;
  wire \counter[0]_i_1_n_5 ;
  wire [0:0]counter_loc_0_fu_110_reg;
  wire [10:0]empty_143_reg_383;
  wire [10:0]\empty_143_reg_383_reg[10]_0 ;
  wire empty_fu_102;
  wire \empty_fu_102[0]_i_1_n_5 ;
  wire \empty_fu_102[0]_i_2_n_5 ;
  wire fid;
  wire fidStored;
  wire \fidStored[0]_i_1_n_5 ;
  wire fid_INST_0_i_2_n_5;
  wire fid_INST_0_i_3_n_5;
  wire fid_INST_0_i_4_n_5;
  wire fid_INST_0_i_5_n_5;
  wire fid_in;
  wire fid_preg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_11;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_12;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_14;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_8;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER;
  wire [10:0]i_2_fu_279_p2;
  wire [10:0]i_2_reg_430;
  wire \i_2_reg_430[10]_i_2_n_5 ;
  wire [10:0]i_fu_98;
  wire \icmp_ln936_reg_385_reg[0] ;
  wire \icmp_ln975_reg_422[0]_i_1_n_5 ;
  wire [29:0]\icmp_ln975_reg_422_reg[0]_0 ;
  wire \icmp_ln975_reg_422_reg[0]_1 ;
  wire \icmp_ln975_reg_422_reg_n_5_[0] ;
  wire icmp_ln993_1_fu_235_p2;
  wire icmp_ln993_1_reg_417;
  wire icmp_ln993_fu_229_p2;
  wire icmp_ln993_reg_412;
  wire m_axis_video_TREADY_int_regslice;
  wire [29:0]out;
  wire ovrlayYUV_empty_n;
  wire phi_ln991_loc_fu_114;
  wire sof_fu_106;
  wire \sof_fu_106[0]_i_1_n_5 ;
  wire [11:0]sub_reg_388;
  wire switch_le_fu_223_p2;
  wire switch_le_reg_407;
  wire \tmp_user_V_reg_178_reg[0] ;
  wire [10:0]trunc_ln882_reg_378;
  wire [10:0]\trunc_ln882_reg_378_reg[10]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[0]),
        .I2(ap_done_reg),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_done_reg),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(fid_INST_0_i_2_n_5),
        .I1(fid_INST_0_i_3_n_5),
        .I2(fid_INST_0_i_4_n_5),
        .I3(fid_INST_0_i_5_n_5),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[3]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF444044404440)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_reg),
        .I1(\ap_CS_fsm_reg[4] [0]),
        .I2(ap_done_reg_reg_1),
        .I3(grp_v_tpgHlsDataFlow_fu_339_ap_ready),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000000E0E0E0E0E0)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(grp_v_tpgHlsDataFlow_fu_339_ap_ready),
        .I4(ap_done_reg_reg_1),
        .I5(\ap_CS_fsm_reg[4] [0]),
        .O(ap_done_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_5),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4440FFFF)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_i_1
       (.I0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_reg),
        .I1(\ap_CS_fsm_reg[4] [0]),
        .I2(ap_done_reg_reg_1),
        .I3(grp_v_tpgHlsDataFlow_fu_339_ap_ready),
        .I4(ap_rst_n),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_i_2
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_i_3
       (.I0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_done_reg),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_reg));
  FDRE \cmp103_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp103_reg_393_reg[0]_1 ),
        .Q(\cmp103_reg_393_reg[0]_0 ),
        .R(1'b0));
  FDRE \cmp19230_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp19230_reg_403_reg[0]_1 ),
        .Q(\cmp19230_reg_403_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \counter[0]_i_1 
       (.I0(counter_loc_0_fu_110_reg),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_8),
        .I2(Q[1]),
        .I3(counter),
        .O(\counter[0]_i_1_n_5 ));
  FDRE \counter_loc_0_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_11),
        .Q(counter_loc_0_fu_110_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\counter[0]_i_1_n_5 ),
        .Q(counter),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [0]),
        .Q(empty_143_reg_383[0]),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [10]),
        .Q(empty_143_reg_383[10]),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [1]),
        .Q(empty_143_reg_383[1]),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [2]),
        .Q(empty_143_reg_383[2]),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [3]),
        .Q(empty_143_reg_383[3]),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [4]),
        .Q(empty_143_reg_383[4]),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [5]),
        .Q(empty_143_reg_383[5]),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [6]),
        .Q(empty_143_reg_383[6]),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [7]),
        .Q(empty_143_reg_383[7]),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [8]),
        .Q(empty_143_reg_383[8]),
        .R(1'b0));
  FDRE \empty_143_reg_383_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_383_reg[10]_0 [9]),
        .Q(empty_143_reg_383[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFACAFAFA0ACA0A0)) 
    \empty_fu_102[0]_i_1 
       (.I0(fidStored),
        .I1(\empty_fu_102[0]_i_2_n_5 ),
        .I2(ap_NS_fsm13_out),
        .I3(\cmp19230_reg_403_reg[0]_0 ),
        .I4(ap_CS_fsm_state4),
        .I5(empty_fu_102),
        .O(\empty_fu_102[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE0E0AFAFEFE0AFA0)) 
    \empty_fu_102[0]_i_2 
       (.I0(icmp_ln993_1_reg_417),
        .I1(icmp_ln993_reg_412),
        .I2(switch_le_reg_407),
        .I3(fid_in),
        .I4(phi_ln991_loc_fu_114),
        .I5(\cmp103_reg_393_reg[0]_0 ),
        .O(\empty_fu_102[0]_i_2_n_5 ));
  FDRE \empty_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_fu_102[0]_i_1_n_5 ),
        .Q(empty_fu_102),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fidStored[0]_i_1 
       (.I0(empty_fu_102),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(fidStored),
        .O(\fidStored[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \fidStored_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fidStored[0]_i_1_n_5 ),
        .Q(fidStored),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fid_INST_0
       (.I0(empty_fu_102),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(fid_preg),
        .O(fid));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    fid_INST_0_i_1
       (.I0(fid_INST_0_i_2_n_5),
        .I1(fid_INST_0_i_3_n_5),
        .I2(fid_INST_0_i_4_n_5),
        .I3(fid_INST_0_i_5_n_5),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    fid_INST_0_i_2
       (.I0(trunc_ln882_reg_378[10]),
        .I1(i_fu_98[10]),
        .I2(trunc_ln882_reg_378[9]),
        .I3(i_fu_98[9]),
        .O(fid_INST_0_i_2_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    fid_INST_0_i_3
       (.I0(trunc_ln882_reg_378[4]),
        .I1(i_fu_98[4]),
        .I2(i_fu_98[5]),
        .I3(trunc_ln882_reg_378[5]),
        .I4(i_fu_98[3]),
        .I5(trunc_ln882_reg_378[3]),
        .O(fid_INST_0_i_3_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    fid_INST_0_i_4
       (.I0(trunc_ln882_reg_378[0]),
        .I1(i_fu_98[0]),
        .I2(i_fu_98[1]),
        .I3(trunc_ln882_reg_378[1]),
        .I4(i_fu_98[2]),
        .I5(trunc_ln882_reg_378[2]),
        .O(fid_INST_0_i_4_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    fid_INST_0_i_5
       (.I0(trunc_ln882_reg_378[6]),
        .I1(i_fu_98[6]),
        .I2(i_fu_98[7]),
        .I3(trunc_ln882_reg_378[7]),
        .I4(i_fu_98[8]),
        .I5(trunc_ln882_reg_378[8]),
        .O(fid_INST_0_i_5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \fid_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fid),
        .Q(fid_preg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155
       (.\B_V_data_1_payload_A_reg[0] (\icmp_ln975_reg_422_reg_n_5_[0] ),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .D(ap_NS_fsm[3:2]),
        .Q(Q[1]),
        .SR(ap_NS_fsm13_out),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm[3]_i_2__0_n_5 ),
        .\ap_CS_fsm_reg[3]_1 (\cmp19230_reg_403_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_8),
        .ap_enable_reg_pp0_iter1_reg_0(\ap_CS_fsm_reg[4] [0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp19230_reg_403_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_14),
        .counter(counter),
        .counter_loc_0_fu_110_reg(counter_loc_0_fu_110_reg),
        .\counter_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_11),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER),
        .\icmp_ln936_reg_385[0]_i_2_0 (empty_143_reg_383),
        .\icmp_ln936_reg_385_reg[0]_0 (\icmp_ln936_reg_385_reg[0] ),
        .\icmp_ln975_reg_422_reg[0] (\icmp_ln975_reg_422_reg[0]_0 ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(out),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .phi_ln991_loc_fu_114(phi_ln991_loc_fu_114),
        .\phi_ln991_reg_190_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_12),
        .sof_fu_106(sof_fu_106),
        .\tmp_last_V_reg_389_reg[0]_0 (sub_reg_388),
        .\tmp_user_V_reg_178_reg[0]_0 (\tmp_user_V_reg_178_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_14),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_430[0]_i_1 
       (.I0(i_fu_98[0]),
        .O(i_2_fu_279_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_430[10]_i_1 
       (.I0(i_fu_98[10]),
        .I1(i_fu_98[8]),
        .I2(i_fu_98[6]),
        .I3(\i_2_reg_430[10]_i_2_n_5 ),
        .I4(i_fu_98[7]),
        .I5(i_fu_98[9]),
        .O(i_2_fu_279_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_430[10]_i_2 
       (.I0(i_fu_98[5]),
        .I1(i_fu_98[3]),
        .I2(i_fu_98[0]),
        .I3(i_fu_98[1]),
        .I4(i_fu_98[2]),
        .I5(i_fu_98[4]),
        .O(\i_2_reg_430[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_430[1]_i_1 
       (.I0(i_fu_98[0]),
        .I1(i_fu_98[1]),
        .O(i_2_fu_279_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_430[2]_i_1 
       (.I0(i_fu_98[2]),
        .I1(i_fu_98[1]),
        .I2(i_fu_98[0]),
        .O(i_2_fu_279_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_430[3]_i_1 
       (.I0(i_fu_98[3]),
        .I1(i_fu_98[0]),
        .I2(i_fu_98[1]),
        .I3(i_fu_98[2]),
        .O(i_2_fu_279_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_430[4]_i_1 
       (.I0(i_fu_98[4]),
        .I1(i_fu_98[2]),
        .I2(i_fu_98[1]),
        .I3(i_fu_98[0]),
        .I4(i_fu_98[3]),
        .O(i_2_fu_279_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_430[5]_i_1 
       (.I0(i_fu_98[5]),
        .I1(i_fu_98[3]),
        .I2(i_fu_98[0]),
        .I3(i_fu_98[1]),
        .I4(i_fu_98[2]),
        .I5(i_fu_98[4]),
        .O(i_2_fu_279_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_430[6]_i_1 
       (.I0(i_fu_98[6]),
        .I1(\i_2_reg_430[10]_i_2_n_5 ),
        .O(i_2_fu_279_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_430[7]_i_1 
       (.I0(i_fu_98[7]),
        .I1(\i_2_reg_430[10]_i_2_n_5 ),
        .I2(i_fu_98[6]),
        .O(i_2_fu_279_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_430[8]_i_1 
       (.I0(i_fu_98[8]),
        .I1(i_fu_98[6]),
        .I2(\i_2_reg_430[10]_i_2_n_5 ),
        .I3(i_fu_98[7]),
        .O(i_2_fu_279_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_430[9]_i_1 
       (.I0(i_fu_98[9]),
        .I1(i_fu_98[7]),
        .I2(\i_2_reg_430[10]_i_2_n_5 ),
        .I3(i_fu_98[6]),
        .I4(i_fu_98[8]),
        .O(i_2_fu_279_p2[9]));
  FDRE \i_2_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[0]),
        .Q(i_2_reg_430[0]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[10]),
        .Q(i_2_reg_430[10]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[1]),
        .Q(i_2_reg_430[1]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[2]),
        .Q(i_2_reg_430[2]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[3]),
        .Q(i_2_reg_430[3]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[4]),
        .Q(i_2_reg_430[4]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[5]),
        .Q(i_2_reg_430[5]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[6]),
        .Q(i_2_reg_430[6]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[7]),
        .Q(i_2_reg_430[7]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[8]),
        .Q(i_2_reg_430[8]),
        .R(1'b0));
  FDRE \i_2_reg_430_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_279_p2[9]),
        .Q(i_2_reg_430[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_fu_98[10]_i_1 
       (.I0(Q[0]),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(ap_done_reg),
        .O(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[0]),
        .Q(i_fu_98[0]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[10]),
        .Q(i_fu_98[10]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[1]),
        .Q(i_fu_98[1]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[2]),
        .Q(i_fu_98[2]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[3]),
        .Q(i_fu_98[3]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[4]),
        .Q(i_fu_98[4]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[5]),
        .Q(i_fu_98[5]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[6]),
        .Q(i_fu_98[6]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[7]),
        .Q(i_fu_98[7]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[8]),
        .Q(i_fu_98[8]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_430[9]),
        .Q(i_fu_98[9]),
        .R(ap_NS_fsm13_out));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln975_reg_422[0]_i_1 
       (.I0(\icmp_ln975_reg_422_reg_n_5_[0] ),
        .I1(Q[0]),
        .I2(\icmp_ln975_reg_422_reg[0]_1 ),
        .O(\icmp_ln975_reg_422[0]_i_1_n_5 ));
  FDRE \icmp_ln975_reg_422_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln975_reg_422[0]_i_1_n_5 ),
        .Q(\icmp_ln975_reg_422_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln993_1_reg_417_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln993_1_fu_235_p2),
        .Q(icmp_ln993_1_reg_417),
        .R(1'b0));
  FDRE \icmp_ln993_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln993_fu_229_p2),
        .Q(icmp_ln993_reg_412),
        .R(1'b0));
  FDRE \phi_ln991_loc_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_n_12),
        .Q(phi_ln991_loc_fu_114),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0D0D0D0)) 
    \sof_fu_106[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\cmp19230_reg_403_reg[0]_0 ),
        .I2(sof_fu_106),
        .I3(ap_done_reg),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(Q[0]),
        .O(\sof_fu_106[0]_i_1_n_5 ));
  FDRE \sof_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_106[0]_i_1_n_5 ),
        .Q(sof_fu_106),
        .R(1'b0));
  FDRE \sub_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(sub_reg_388[0]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(sub_reg_388[10]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(sub_reg_388[11]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(sub_reg_388[1]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(sub_reg_388[2]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(sub_reg_388[3]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(sub_reg_388[4]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(sub_reg_388[5]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(sub_reg_388[6]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(sub_reg_388[7]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(sub_reg_388[8]),
        .R(1'b0));
  FDRE \sub_reg_388_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(sub_reg_388[9]),
        .R(1'b0));
  FDRE \switch_le_reg_407_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(switch_le_fu_223_p2),
        .Q(switch_le_reg_407),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [0]),
        .Q(trunc_ln882_reg_378[0]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [10]),
        .Q(trunc_ln882_reg_378[10]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [1]),
        .Q(trunc_ln882_reg_378[1]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [2]),
        .Q(trunc_ln882_reg_378[2]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [3]),
        .Q(trunc_ln882_reg_378[3]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [4]),
        .Q(trunc_ln882_reg_378[4]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [5]),
        .Q(trunc_ln882_reg_378[5]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [6]),
        .Q(trunc_ln882_reg_378[6]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [7]),
        .Q(trunc_ln882_reg_378[7]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [8]),
        .Q(trunc_ln882_reg_378[8]),
        .R(1'b0));
  FDRE \trunc_ln882_reg_378_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln882_reg_378_reg[10]_0 [9]),
        .Q(trunc_ln882_reg_378[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
   (grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST,
    \icmp_ln936_reg_385_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg_0,
    D,
    \counter_reg[0] ,
    \phi_ln991_reg_190_reg[0]_0 ,
    B_V_data_1_sel_wr_reg,
    \cmp19230_reg_403_reg[0] ,
    \icmp_ln975_reg_422_reg[0] ,
    ap_clk,
    ap_rst_n,
    \tmp_user_V_reg_178_reg[0]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg,
    Q,
    ovrlayYUV_empty_n,
    m_axis_video_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1_reg_0,
    \icmp_ln936_reg_385[0]_i_2_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \tmp_last_V_reg_389_reg[0]_0 ,
    counter,
    SR,
    counter_loc_0_fu_110_reg,
    sof_fu_106,
    phi_ln991_loc_fu_114,
    B_V_data_1_sel_wr,
    ap_rst_n_inv,
    out,
    \B_V_data_1_payload_A_reg[0] );
  output grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST;
  output \icmp_ln936_reg_385_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [1:0]D;
  output \counter_reg[0] ;
  output \phi_ln991_reg_190_reg[0]_0 ;
  output B_V_data_1_sel_wr_reg;
  output \cmp19230_reg_403_reg[0] ;
  output [29:0]\icmp_ln975_reg_422_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input \tmp_user_V_reg_178_reg[0]_0 ;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg;
  input [0:0]Q;
  input ovrlayYUV_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input [0:0]ap_enable_reg_pp0_iter1_reg_0;
  input [10:0]\icmp_ln936_reg_385[0]_i_2_0 ;
  input \ap_CS_fsm_reg[3]_0 ;
  input \ap_CS_fsm_reg[3]_1 ;
  input [11:0]\tmp_last_V_reg_389_reg[0]_0 ;
  input [0:0]counter;
  input [0:0]SR;
  input [0:0]counter_loc_0_fu_110_reg;
  input sof_fu_106;
  input phi_ln991_loc_fu_114;
  input B_V_data_1_sel_wr;
  input ap_rst_n_inv;
  input [29:0]out;
  input \B_V_data_1_payload_A_reg[0] ;

  wire \B_V_data_1_payload_A_reg[0] ;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2__0_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_5;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \cmp19230_reg_403_reg[0] ;
  wire [0:0]counter;
  wire [0:0]counter_loc_0_fu_110_reg;
  wire \counter_reg[0] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_phi_ln991_out_ap_vld;
  wire grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER;
  wire \icmp_ln936_reg_385[0]_i_1_n_5 ;
  wire [10:0]\icmp_ln936_reg_385[0]_i_2_0 ;
  wire \icmp_ln936_reg_385[0]_i_3_n_5 ;
  wire \icmp_ln936_reg_385[0]_i_4_n_5 ;
  wire \icmp_ln936_reg_385[0]_i_5_n_5 ;
  wire \icmp_ln936_reg_385[0]_i_6_n_5 ;
  wire \icmp_ln936_reg_385[0]_i_7_n_5 ;
  wire \icmp_ln936_reg_385_reg[0]_0 ;
  wire \icmp_ln936_reg_385_reg_n_5_[0] ;
  wire [29:0]\icmp_ln975_reg_422_reg[0] ;
  wire [10:0]j_2_fu_220_p2;
  wire j_fu_1080;
  wire \j_fu_108[10]_i_5_n_5 ;
  wire [10:0]j_fu_108_reg;
  wire m_axis_video_TREADY_int_regslice;
  wire [29:0]out;
  wire ovrlayYUV_empty_n;
  wire p_11_in;
  wire phi_ln991_loc_fu_114;
  wire phi_ln991_reg_190;
  wire \phi_ln991_reg_190[0]_i_1_n_5 ;
  wire \phi_ln991_reg_190_reg[0]_0 ;
  wire sof_fu_106;
  wire \tmp_last_V_reg_389[0]_i_1_n_5 ;
  wire \tmp_last_V_reg_389[0]_i_2_n_5 ;
  wire \tmp_last_V_reg_389[0]_i_3_n_5 ;
  wire \tmp_last_V_reg_389[0]_i_4_n_5 ;
  wire \tmp_last_V_reg_389[0]_i_5_n_5 ;
  wire [11:0]\tmp_last_V_reg_389_reg[0]_0 ;
  wire \tmp_user_V_reg_178[0]_i_1_n_5 ;
  wire \tmp_user_V_reg_178_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(out[10]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[0]),
        .O(\icmp_ln975_reg_422_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(out[20]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[10]),
        .O(\icmp_ln975_reg_422_reg[0] [10]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(out[21]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[11]),
        .O(\icmp_ln975_reg_422_reg[0] [11]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(out[22]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[12]),
        .O(\icmp_ln975_reg_422_reg[0] [12]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(out[23]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[13]),
        .O(\icmp_ln975_reg_422_reg[0] [13]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(out[24]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[14]),
        .O(\icmp_ln975_reg_422_reg[0] [14]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(out[25]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[15]),
        .O(\icmp_ln975_reg_422_reg[0] [15]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(out[26]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[16]),
        .O(\icmp_ln975_reg_422_reg[0] [16]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(out[27]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[17]),
        .O(\icmp_ln975_reg_422_reg[0] [17]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(out[28]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[18]),
        .O(\icmp_ln975_reg_422_reg[0] [18]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(out[29]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[19]),
        .O(\icmp_ln975_reg_422_reg[0] [19]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(out[11]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[1]),
        .O(\icmp_ln975_reg_422_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(out[0]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[20]),
        .O(\icmp_ln975_reg_422_reg[0] [20]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(out[1]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[21]),
        .O(\icmp_ln975_reg_422_reg[0] [21]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(out[2]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[22]),
        .O(\icmp_ln975_reg_422_reg[0] [22]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(out[3]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[23]),
        .O(\icmp_ln975_reg_422_reg[0] [23]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(out[4]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[24]),
        .O(\icmp_ln975_reg_422_reg[0] [24]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(out[5]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[25]),
        .O(\icmp_ln975_reg_422_reg[0] [25]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(out[6]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[26]),
        .O(\icmp_ln975_reg_422_reg[0] [26]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(out[7]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[27]),
        .O(\icmp_ln975_reg_422_reg[0] [27]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(out[8]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[28]),
        .O(\icmp_ln975_reg_422_reg[0] [28]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[29]_i_2 
       (.I0(out[9]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[29]),
        .O(\icmp_ln975_reg_422_reg[0] [29]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(out[12]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[2]),
        .O(\icmp_ln975_reg_422_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(out[13]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[3]),
        .O(\icmp_ln975_reg_422_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(out[14]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[4]),
        .O(\icmp_ln975_reg_422_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(out[15]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[5]),
        .O(\icmp_ln975_reg_422_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(out[16]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[6]),
        .O(\icmp_ln975_reg_422_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(out[17]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[7]),
        .O(\icmp_ln975_reg_422_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(out[18]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[8]),
        .O(\icmp_ln975_reg_422_reg[0] [8]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(out[19]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[9]),
        .O(\icmp_ln975_reg_422_reg[0] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\icmp_ln936_reg_385_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_reg));
  LUT4 #(
    .INIT(16'h2000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\tmp_user_V_reg_178_reg[0]_0 ),
        .I1(\icmp_ln936_reg_385_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln936_reg_385_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8888888B888B888B)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_phi_ln991_out_ap_vld),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h1F111F1F11111111)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .I5(Q),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(\icmp_ln936_reg_385[0]_i_3_n_5 ),
        .O(\ap_CS_fsm[2]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hF444F4F4F444F444)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .I2(Q),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_phi_ln991_out_ap_vld),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_phi_ln991_out_ap_vld),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000AA80AA80AA80)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000400040CC4000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_NS_fsm19_out),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln936_reg_385[0]_i_3_n_5 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    \counter[0]_i_2 
       (.I0(p_11_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(\icmp_ln936_reg_385_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \counter_loc_0_fu_110[0]_i_1 
       (.I0(counter),
        .I1(SR),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(counter_loc_0_fu_110_reg),
        .O(\counter_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h1F11)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_ready),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .O(\cmp19230_reg_403_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln936_reg_385[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln936_reg_385[0]_i_3_n_5 ),
        .I3(\icmp_ln936_reg_385_reg_n_5_[0] ),
        .O(\icmp_ln936_reg_385[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln936_reg_385[0]_i_2 
       (.I0(\icmp_ln936_reg_385[0]_i_4_n_5 ),
        .I1(\icmp_ln936_reg_385[0]_i_5_n_5 ),
        .I2(\icmp_ln936_reg_385[0]_i_6_n_5 ),
        .I3(\icmp_ln936_reg_385[0]_i_7_n_5 ),
        .O(ap_condition_pp0_exit_iter0_state2));
  LUT6 #(
    .INIT(64'h0222222222222222)) 
    \icmp_ln936_reg_385[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\icmp_ln936_reg_385_reg_n_5_[0] ),
        .I2(Q),
        .I3(ovrlayYUV_empty_n),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(\icmp_ln936_reg_385[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln936_reg_385[0]_i_4 
       (.I0(\icmp_ln936_reg_385[0]_i_2_0 [10]),
        .I1(j_fu_108_reg[10]),
        .I2(\icmp_ln936_reg_385[0]_i_2_0 [9]),
        .I3(j_fu_108_reg[9]),
        .O(\icmp_ln936_reg_385[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln936_reg_385[0]_i_5 
       (.I0(\icmp_ln936_reg_385[0]_i_2_0 [4]),
        .I1(j_fu_108_reg[4]),
        .I2(j_fu_108_reg[5]),
        .I3(\icmp_ln936_reg_385[0]_i_2_0 [5]),
        .I4(j_fu_108_reg[3]),
        .I5(\icmp_ln936_reg_385[0]_i_2_0 [3]),
        .O(\icmp_ln936_reg_385[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln936_reg_385[0]_i_6 
       (.I0(\icmp_ln936_reg_385[0]_i_2_0 [0]),
        .I1(j_fu_108_reg[0]),
        .I2(j_fu_108_reg[1]),
        .I3(\icmp_ln936_reg_385[0]_i_2_0 [1]),
        .I4(j_fu_108_reg[2]),
        .I5(\icmp_ln936_reg_385[0]_i_2_0 [2]),
        .O(\icmp_ln936_reg_385[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln936_reg_385[0]_i_7 
       (.I0(\icmp_ln936_reg_385[0]_i_2_0 [6]),
        .I1(j_fu_108_reg[6]),
        .I2(j_fu_108_reg[7]),
        .I3(\icmp_ln936_reg_385[0]_i_2_0 [7]),
        .I4(j_fu_108_reg[8]),
        .I5(\icmp_ln936_reg_385[0]_i_2_0 [8]),
        .O(\icmp_ln936_reg_385[0]_i_7_n_5 ));
  FDRE \icmp_ln936_reg_385_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln936_reg_385[0]_i_1_n_5 ),
        .Q(\icmp_ln936_reg_385_reg_n_5_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_108[0]_i_1 
       (.I0(j_fu_108_reg[0]),
        .O(j_2_fu_220_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_108[10]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm19_out));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_108[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_11_in),
        .O(j_fu_1080));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_fu_108[10]_i_3 
       (.I0(j_fu_108_reg[10]),
        .I1(j_fu_108_reg[9]),
        .I2(j_fu_108_reg[8]),
        .I3(j_fu_108_reg[6]),
        .I4(\j_fu_108[10]_i_5_n_5 ),
        .I5(j_fu_108_reg[7]),
        .O(j_2_fu_220_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_108[10]_i_4 
       (.I0(\icmp_ln936_reg_385[0]_i_3_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .O(p_11_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_fu_108[10]_i_5 
       (.I0(j_fu_108_reg[5]),
        .I1(j_fu_108_reg[3]),
        .I2(j_fu_108_reg[0]),
        .I3(j_fu_108_reg[1]),
        .I4(j_fu_108_reg[2]),
        .I5(j_fu_108_reg[4]),
        .O(\j_fu_108[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_108[1]_i_1 
       (.I0(j_fu_108_reg[0]),
        .I1(j_fu_108_reg[1]),
        .O(j_2_fu_220_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_fu_108[2]_i_1 
       (.I0(j_fu_108_reg[2]),
        .I1(j_fu_108_reg[1]),
        .I2(j_fu_108_reg[0]),
        .O(j_2_fu_220_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_fu_108[3]_i_1 
       (.I0(j_fu_108_reg[3]),
        .I1(j_fu_108_reg[0]),
        .I2(j_fu_108_reg[1]),
        .I3(j_fu_108_reg[2]),
        .O(j_2_fu_220_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_fu_108[4]_i_1 
       (.I0(j_fu_108_reg[4]),
        .I1(j_fu_108_reg[2]),
        .I2(j_fu_108_reg[1]),
        .I3(j_fu_108_reg[0]),
        .I4(j_fu_108_reg[3]),
        .O(j_2_fu_220_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_fu_108[5]_i_1 
       (.I0(j_fu_108_reg[5]),
        .I1(j_fu_108_reg[3]),
        .I2(j_fu_108_reg[0]),
        .I3(j_fu_108_reg[1]),
        .I4(j_fu_108_reg[2]),
        .I5(j_fu_108_reg[4]),
        .O(j_2_fu_220_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_108[6]_i_1 
       (.I0(j_fu_108_reg[6]),
        .I1(\j_fu_108[10]_i_5_n_5 ),
        .O(j_2_fu_220_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_fu_108[7]_i_1 
       (.I0(j_fu_108_reg[7]),
        .I1(\j_fu_108[10]_i_5_n_5 ),
        .I2(j_fu_108_reg[6]),
        .O(j_2_fu_220_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_fu_108[8]_i_1 
       (.I0(j_fu_108_reg[8]),
        .I1(j_fu_108_reg[6]),
        .I2(\j_fu_108[10]_i_5_n_5 ),
        .I3(j_fu_108_reg[7]),
        .O(j_2_fu_220_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_fu_108[9]_i_1 
       (.I0(j_fu_108_reg[9]),
        .I1(j_fu_108_reg[7]),
        .I2(\j_fu_108[10]_i_5_n_5 ),
        .I3(j_fu_108_reg[6]),
        .I4(j_fu_108_reg[8]),
        .O(j_2_fu_220_p2[9]));
  FDRE \j_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[0]),
        .Q(j_fu_108_reg[0]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[10]),
        .Q(j_fu_108_reg[10]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[1]),
        .Q(j_fu_108_reg[1]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[2]),
        .Q(j_fu_108_reg[2]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[3]),
        .Q(j_fu_108_reg[3]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[4]),
        .Q(j_fu_108_reg[4]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[5]),
        .Q(j_fu_108_reg[5]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[6]),
        .Q(j_fu_108_reg[6]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[7]),
        .Q(j_fu_108_reg[7]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[8]),
        .Q(j_fu_108_reg[8]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_1080),
        .D(j_2_fu_220_p2[9]),
        .Q(j_fu_108_reg[9]),
        .R(ap_NS_fsm19_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \phi_ln991_loc_fu_114[0]_i_1 
       (.I0(phi_ln991_reg_190),
        .I1(Q),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_phi_ln991_out_ap_vld),
        .I3(phi_ln991_loc_fu_114),
        .O(\phi_ln991_reg_190_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \phi_ln991_reg_190[0]_i_1 
       (.I0(phi_ln991_reg_190),
        .I1(\icmp_ln936_reg_385_reg[0]_0 ),
        .I2(counter_loc_0_fu_110_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .O(\phi_ln991_reg_190[0]_i_1_n_5 ));
  FDRE \phi_ln991_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\phi_ln991_reg_190[0]_i_1_n_5 ),
        .Q(phi_ln991_reg_190),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \tmp_last_V_reg_389[0]_i_1 
       (.I0(\tmp_last_V_reg_389[0]_i_2_n_5 ),
        .I1(\tmp_last_V_reg_389[0]_i_3_n_5 ),
        .I2(\tmp_last_V_reg_389[0]_i_4_n_5 ),
        .I3(p_11_in),
        .I4(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST),
        .O(\tmp_last_V_reg_389[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \tmp_last_V_reg_389[0]_i_2 
       (.I0(\tmp_last_V_reg_389_reg[0]_0 [11]),
        .I1(\tmp_last_V_reg_389_reg[0]_0 [10]),
        .I2(j_fu_108_reg[10]),
        .I3(j_fu_108_reg[9]),
        .I4(\tmp_last_V_reg_389_reg[0]_0 [9]),
        .I5(\tmp_last_V_reg_389[0]_i_5_n_5 ),
        .O(\tmp_last_V_reg_389[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_last_V_reg_389[0]_i_3 
       (.I0(\tmp_last_V_reg_389_reg[0]_0 [0]),
        .I1(j_fu_108_reg[0]),
        .I2(j_fu_108_reg[2]),
        .I3(\tmp_last_V_reg_389_reg[0]_0 [2]),
        .I4(j_fu_108_reg[1]),
        .I5(\tmp_last_V_reg_389_reg[0]_0 [1]),
        .O(\tmp_last_V_reg_389[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_last_V_reg_389[0]_i_4 
       (.I0(\tmp_last_V_reg_389_reg[0]_0 [3]),
        .I1(j_fu_108_reg[3]),
        .I2(j_fu_108_reg[4]),
        .I3(\tmp_last_V_reg_389_reg[0]_0 [4]),
        .I4(j_fu_108_reg[5]),
        .I5(\tmp_last_V_reg_389_reg[0]_0 [5]),
        .O(\tmp_last_V_reg_389[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_last_V_reg_389[0]_i_5 
       (.I0(\tmp_last_V_reg_389_reg[0]_0 [6]),
        .I1(j_fu_108_reg[6]),
        .I2(j_fu_108_reg[7]),
        .I3(\tmp_last_V_reg_389_reg[0]_0 [7]),
        .I4(j_fu_108_reg[8]),
        .I5(\tmp_last_V_reg_389_reg[0]_0 [8]),
        .O(\tmp_last_V_reg_389[0]_i_5_n_5 ));
  FDRE \tmp_last_V_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_last_V_reg_389[0]_i_1_n_5 ),
        .Q(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80BF8080)) 
    \tmp_user_V_reg_178[0]_i_1 
       (.I0(sof_fu_106),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155_ap_start_reg),
        .I3(\icmp_ln936_reg_385_reg[0]_0 ),
        .I4(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER),
        .O(\tmp_user_V_reg_178[0]_i_1_n_5 ));
  FDRE \tmp_user_V_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_reg_178[0]_i_1_n_5 ),
        .Q(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
   (P,
    ap_clk,
    B);
  output [15:0]P;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0 design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U
       (.B(B),
        .P(P),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0
   (P,
    ap_clk,
    B);
  output [15:0]P;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg_n_110;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],P,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w30_d16_S
   (ovrlayYUV_empty_n,
    ovrlayYUV_full_n,
    \ap_CS_fsm_reg[3] ,
    out,
    ap_rst_n_inv,
    ap_clk,
    Q,
    data_out_vld,
    \mOutPtr_reg[2]_0 ,
    push,
    full_n17_out,
    \B_V_data_1_state[0]_i_2 ,
    m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state[0]_i_2_0 ,
    in,
    E);
  output ovrlayYUV_empty_n;
  output ovrlayYUV_full_n;
  output \ap_CS_fsm_reg[3] ;
  output [29:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input data_out_vld;
  input \mOutPtr_reg[2]_0 ;
  input push;
  input full_n17_out;
  input [0:0]\B_V_data_1_state[0]_i_2 ;
  input m_axis_video_TREADY_int_regslice;
  input [0:0]\B_V_data_1_state[0]_i_2_0 ;
  input [29:0]in;
  input [0:0]E;

  wire [0:0]\B_V_data_1_state[0]_i_2 ;
  wire [0:0]\B_V_data_1_state[0]_i_2_0 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_out_vld;
  wire empty_n_i_1__0_n_5;
  wire empty_n_i_2__0_n_5;
  wire full_n17_out;
  wire full_n_i_1__0_n_5;
  wire full_n_i_2__0_n_5;
  wire [29:0]in;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[2]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire [29:0]out;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire [4:0]p_1_out__0;
  wire push;

  LUT4 #(
    .INIT(16'h8000)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(\B_V_data_1_state[0]_i_2 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(ovrlayYUV_empty_n),
        .I3(\B_V_data_1_state[0]_i_2_0 ),
        .O(\ap_CS_fsm_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h80FFFFFF00008080)) 
    empty_n_i_1__0
       (.I0(ovrlayYUV_full_n),
        .I1(data_out_vld),
        .I2(Q),
        .I3(empty_n_i_2__0_n_5),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(ovrlayYUV_empty_n),
        .O(empty_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n_i_2__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(ovrlayYUV_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBAFAFAFA)) 
    full_n_i_1__0
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(full_n_i_2__0_n_5),
        .I2(ovrlayYUV_full_n),
        .I3(data_out_vld),
        .I4(Q),
        .O(full_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    full_n_i_2__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[0]),
        .O(full_n_i_2__0_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(ovrlayYUV_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out__0[0]));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(Q),
        .I2(data_out_vld),
        .I3(ovrlayYUV_full_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(mOutPtr_reg[1]),
        .O(p_1_out__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(p_1_out__0[2]));
  LUT6 #(
    .INIT(64'hFF7FEEFE00801101)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(push),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(full_n17_out),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(p_1_out__0[4]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[0]),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[1]),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[3]),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [29:0]out;
  input [4:0]Q;
  input push;
  input [29:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [29:0]in;
  wire [29:0]out;
  wire push;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w30_d21_S
   (srcYUV_empty_n,
    srcYUV_full_n,
    Q,
    \mOutPtr_reg[5]_0 ,
    out,
    ap_rst_n_inv,
    ap_clk,
    full_n17_out,
    E,
    push,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read,
    empty_n_reg_0,
    full_n,
    in,
    \mOutPtr_reg[5]_1 );
  output srcYUV_empty_n;
  output srcYUV_full_n;
  output [1:0]Q;
  output [3:0]\mOutPtr_reg[5]_0 ;
  output [29:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input full_n17_out;
  input [0:0]E;
  input push;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read;
  input [0:0]empty_n_reg_0;
  input full_n;
  input [29:0]in;
  input [0:0]\mOutPtr_reg[5]_1 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [4:4]addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2_n_5;
  wire [0:0]empty_n_reg_0;
  wire full_n;
  wire full_n17_out;
  wire full_n_i_1_n_5;
  wire full_n_i_3_n_5;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read;
  wire [29:0]in;
  wire \mOutPtr[2]_i_1__0_n_5 ;
  wire \mOutPtr[4]_i_1__0_n_5 ;
  wire \mOutPtr[5]_i_3_n_5 ;
  wire [5:2]mOutPtr_reg;
  wire [3:0]\mOutPtr_reg[5]_0 ;
  wire [0:0]\mOutPtr_reg[5]_1 ;
  wire [29:0]out;
  wire [5:1]p_1_out;
  wire push;
  wire srcYUV_empty_n;
  wire srcYUV_full_n;
  wire [0:0]srcYUV_num_data_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg
       (.A(addr),
        .Q({mOutPtr_reg,Q}),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFBF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_5),
        .I1(empty_n_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read),
        .I3(srcYUV_empty_n),
        .I4(push),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[4]),
        .I3(mOutPtr_reg[5]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(empty_n_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(srcYUV_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    frp_pipeline_valid_U_i_10
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    frp_pipeline_valid_U_i_13
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\mOutPtr_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    frp_pipeline_valid_U_i_14
       (.I0(mOutPtr_reg[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\mOutPtr_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    frp_pipeline_valid_U_i_9
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\mOutPtr_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFFAAAAAAAA)) 
    full_n_i_1
       (.I0(full_n),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(addr),
        .I4(full_n_i_3_n_5),
        .I5(srcYUV_full_n),
        .O(full_n_i_1_n_5));
  LUT6 #(
    .INIT(64'h7F00000000000000)) 
    full_n_i_3
       (.I0(srcYUV_empty_n),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(full_n_i_3_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(srcYUV_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(Q[0]),
        .O(srcYUV_num_data_valid));
  LUT6 #(
    .INIT(64'h80FF7F007F0080FF)) 
    \mOutPtr[1]_i_1 
       (.I0(srcYUV_empty_n),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_1_out[1]));
  LUT6 #(
    .INIT(64'h95AAAAAAAAAA6A55)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[2]),
        .I1(srcYUV_empty_n),
        .I2(E),
        .I3(push),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\mOutPtr[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(full_n17_out),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__0 
       (.I0(mOutPtr_reg[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(full_n17_out),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[5]_i_2 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[4]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .I4(\mOutPtr[5]_i_3_n_5 ),
        .O(p_1_out[5]));
  LUT6 #(
    .INIT(64'h70000000FFFFFF70)) 
    \mOutPtr[5]_i_3 
       (.I0(srcYUV_empty_n),
        .I1(E),
        .I2(push),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[5]_i_3_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_1 ),
        .D(srcYUV_num_data_valid),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_1 ),
        .D(p_1_out[1]),
        .Q(Q[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_1 ),
        .D(\mOutPtr[2]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_1 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_1 ),
        .D(\mOutPtr[4]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_1 ),
        .D(p_1_out[5]),
        .Q(mOutPtr_reg[5]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg
   (A,
    out,
    Q,
    push,
    in,
    ap_clk);
  output [0:0]A;
  output [29:0]out;
  input [5:0]Q;
  input push;
  input [29:0]in;
  input ap_clk;

  wire [0:0]A;
  wire [5:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [29:0]in;
  wire [29:0]out;
  wire push;
  wire \NLW_SRL_SIG_reg[20][0]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][10]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][11]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][12]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][13]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][14]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][15]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][16]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][17]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][18]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][19]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][1]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][20]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][21]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][22]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][23]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][24]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][25]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][26]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][27]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][28]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][29]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][2]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][3]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][4]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][5]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][6]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][7]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][8]_srl21_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[20][9]_srl21_Q31_UNCONNECTED ;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][0]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][0]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_SRL_SIG_reg[20][0]_srl21_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[20][0]_srl21_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(A));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[20][0]_srl21_i_4 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(addr[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[20][0]_srl21_i_5 
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[20][0]_srl21_i_6 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[20][0]_srl21_i_7 
       (.I0(Q[0]),
        .I1(Q[5]),
        .O(addr[0]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][10]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][10]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]),
        .Q31(\NLW_SRL_SIG_reg[20][10]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][11]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][11]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]),
        .Q31(\NLW_SRL_SIG_reg[20][11]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][12]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][12]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]),
        .Q31(\NLW_SRL_SIG_reg[20][12]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][13]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][13]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]),
        .Q31(\NLW_SRL_SIG_reg[20][13]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][14]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][14]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]),
        .Q31(\NLW_SRL_SIG_reg[20][14]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][15]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][15]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]),
        .Q31(\NLW_SRL_SIG_reg[20][15]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][16]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][16]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]),
        .Q31(\NLW_SRL_SIG_reg[20][16]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][17]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][17]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]),
        .Q31(\NLW_SRL_SIG_reg[20][17]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][18]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][18]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]),
        .Q31(\NLW_SRL_SIG_reg[20][18]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][19]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][19]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]),
        .Q31(\NLW_SRL_SIG_reg[20][19]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][1]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][1]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_SRL_SIG_reg[20][1]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][20]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][20]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]),
        .Q31(\NLW_SRL_SIG_reg[20][20]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][21]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][21]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]),
        .Q31(\NLW_SRL_SIG_reg[20][21]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][22]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][22]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]),
        .Q31(\NLW_SRL_SIG_reg[20][22]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][23]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][23]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]),
        .Q31(\NLW_SRL_SIG_reg[20][23]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][24]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][24]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]),
        .Q31(\NLW_SRL_SIG_reg[20][24]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][25]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][25]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]),
        .Q31(\NLW_SRL_SIG_reg[20][25]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][26]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][26]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]),
        .Q31(\NLW_SRL_SIG_reg[20][26]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][27]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][27]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]),
        .Q31(\NLW_SRL_SIG_reg[20][27]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][28]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][28]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]),
        .Q31(\NLW_SRL_SIG_reg[20][28]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][29]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][29]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]),
        .Q31(\NLW_SRL_SIG_reg[20][29]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][2]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][2]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_SRL_SIG_reg[20][2]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][3]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][3]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_SRL_SIG_reg[20][3]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][4]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][4]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_SRL_SIG_reg[20][4]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][5]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][5]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_SRL_SIG_reg[20][5]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][6]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][6]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_SRL_SIG_reg[20][6]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][7]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][7]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_SRL_SIG_reg[20][7]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][8]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][8]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_SRL_SIG_reg[20][8]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg/SRL_SIG_reg[20][9]_srl21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[20][9]_srl21 
       (.A({A,addr}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]),
        .Q31(\NLW_SRL_SIG_reg[20][9]_srl21_Q31_UNCONNECTED ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    valid_in,
    \int_width_reg[7] ,
    \int_width_reg[6] ,
    \int_width_reg[13] ,
    D,
    \icmp_ln520_reg_5189[0]_i_1_0 ,
    SR,
    \x_fu_546_reg[0] ,
    \icmp_ln1027_reg_5193_reg[0] ,
    \int_bckgndId_reg[3] ,
    E,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ,
    \icmp_ln1629_reg_5207_reg[0] ,
    B,
    \icmp_ln1428_reg_5227_reg[0] ,
    \x_fu_546_reg[4] ,
    \sub40_i_reg_1550_reg[16] ,
    \icmp_ln1404_reg_1660_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ,
    \int_width_reg[13]_0 ,
    \int_width_reg[4] ,
    ap_loop_init,
    \x_fu_546_reg[10] ,
    ap_loop_init_int_reg_1,
    \outpix_val_V_7_load_reg_1620_reg[9] ,
    \outpix_val_V_6_load_reg_1615_reg[9] ,
    \outpix_val_V_5_load_reg_1610_reg[9] ,
    \x_fu_546_reg[15] ,
    \int_passthruStartX_reg[15] ,
    \int_passthruEndX_reg[15] ,
    \ap_CS_fsm_reg[3] ,
    \cmp8_reg_1434_reg[0] ,
    frp_pipeline_valid_U_i_1_0,
    \int_bckgndId_reg[2] ,
    \int_bckgndId_reg[3]_0 ,
    \int_bckgndId_reg[3]_1 ,
    \ap_CS_fsm_reg[2] ,
    \int_bckgndId_reg[3]_2 ,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    cmp8_reg_1434,
    Q,
    \genblk1[0].v2_reg[0] ,
    \genblk1[0].v2_reg[0]_0 ,
    \genblk1[0].v2_reg[0]_1 ,
    \genblk1[0].v2_reg[0]_2 ,
    \ap_frp_data_req_srcYUV_reg[4] ,
    valid_out,
    \ap_frp_data_req_srcYUV_reg[0] ,
    cmp8_read_reg_5075,
    \yCount_V_1_reg[5] ,
    \yCount_V_1_reg[5]_0 ,
    \yCount_V_1_reg[5]_1 ,
    \xBar_V_reg[0] ,
    CO,
    \yCount_V_3_reg[9] ,
    and_ln1523_reg_52580,
    \yCount_V_3_reg[9]_0 ,
    \yCount_V_reg[9] ,
    \icmp_ln1518_reg_5213_reg[0] ,
    \icmp_ln1050_reg_5243_reg[0] ,
    \zonePlateVDelta_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_2 ,
    \icmp_ln1629_reg_5207_reg[0]_0 ,
    icmp_ln1629_reg_52070,
    \xCount_V_2_reg[0] ,
    \yCount_V_2_reg[0] ,
    \yCount_V_2_reg[0]_0 ,
    \yCount_V_2_reg[0]_1 ,
    icmp_ln1404_1_reg_1635,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_2 ,
    \icmp_ln520_reg_5189_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 ,
    \x_fu_546_reg[15]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg,
    \icmp_ln1518_reg_5213_reg[0]_0 ,
    \or_ln691_reg_5247_reg[0]_i_3_0 ,
    \or_ln691_reg_5247_reg[0]_i_2_0 ,
    \xCount_V_2_reg[9]_i_5_0 ,
    \zonePlateVDelta[15]_i_10_0 ,
    \zonePlateVDelta[15]_i_10_1 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld,
    \outpix_val_V_8_fu_570_reg[9] ,
    or_ln691_reg_5247_pp0_iter20_reg,
    \outpix_val_V_8_fu_570_reg[9]_0 ,
    \outpix_val_V_8_fu_570_reg[9]_1 ,
    \outpix_val_V_8_fu_570_reg[8] ,
    \outpix_val_V_8_fu_570_reg[7] ,
    \outpix_val_V_8_fu_570_reg[6] ,
    \outpix_val_V_8_fu_570_reg[5] ,
    \outpix_val_V_8_fu_570_reg[4] ,
    \outpix_val_V_8_fu_570_reg[3] ,
    \outpix_val_V_8_fu_570_reg[2] ,
    \outpix_val_V_8_fu_570_reg[1] ,
    \outpix_val_V_8_fu_570_reg[0] ,
    \outpix_val_V_4_fu_566_reg[9] ,
    \outpix_val_V_4_fu_566_reg[9]_0 ,
    \outpix_val_V_4_fu_566_reg[9]_1 ,
    \outpix_val_V_4_fu_566_reg[8] ,
    \outpix_val_V_4_fu_566_reg[7] ,
    \outpix_val_V_4_fu_566_reg[6] ,
    \outpix_val_V_4_fu_566_reg[5] ,
    \outpix_val_V_4_fu_566_reg[4] ,
    \outpix_val_V_4_fu_566_reg[3] ,
    \outpix_val_V_4_fu_566_reg[2] ,
    \outpix_val_V_4_fu_566_reg[1] ,
    \outpix_val_V_4_fu_566_reg[0] ,
    \outpix_val_V_3_fu_562_reg[9] ,
    \outpix_val_V_3_fu_562_reg[9]_0 ,
    \outpix_val_V_3_fu_562_reg[9]_1 ,
    \outpix_val_V_3_fu_562_reg[8] ,
    \outpix_val_V_3_fu_562_reg[7] ,
    \outpix_val_V_3_fu_562_reg[6] ,
    \outpix_val_V_3_fu_562_reg[5] ,
    \outpix_val_V_3_fu_562_reg[4] ,
    \outpix_val_V_3_fu_562_reg[3] ,
    \outpix_val_V_3_fu_562_reg[2] ,
    \outpix_val_V_3_fu_562_reg[1] ,
    \outpix_val_V_3_fu_562_reg[0] ,
    ap_rst_n,
    pf_all_done,
    \ap_CS_fsm_reg[4] ,
    icmp_ln1050_reg_5243,
    \icmp_ln1518_reg_5213_reg[0]_1 ,
    \xBar_V_reg[0]_0 );
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output valid_in;
  output \int_width_reg[7] ;
  output \int_width_reg[6] ;
  output \int_width_reg[13] ;
  output [4:0]D;
  output \icmp_ln520_reg_5189[0]_i_1_0 ;
  output [0:0]SR;
  output \x_fu_546_reg[0] ;
  output [0:0]\icmp_ln1027_reg_5193_reg[0] ;
  output [0:0]\int_bckgndId_reg[3] ;
  output [0:0]E;
  output \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ;
  output \icmp_ln1629_reg_5207_reg[0] ;
  output [15:0]B;
  output [0:0]\icmp_ln1428_reg_5227_reg[0] ;
  output \x_fu_546_reg[4] ;
  output [0:0]\sub40_i_reg_1550_reg[16] ;
  output [0:0]\icmp_ln1404_reg_1660_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ;
  output \int_width_reg[13]_0 ;
  output \int_width_reg[4] ;
  output ap_loop_init;
  output [9:0]\x_fu_546_reg[10] ;
  output [0:0]ap_loop_init_int_reg_1;
  output [9:0]\outpix_val_V_7_load_reg_1620_reg[9] ;
  output [9:0]\outpix_val_V_6_load_reg_1615_reg[9] ;
  output [9:0]\outpix_val_V_5_load_reg_1610_reg[9] ;
  output [15:0]\x_fu_546_reg[15] ;
  output [0:0]\int_passthruStartX_reg[15] ;
  output [0:0]\int_passthruEndX_reg[15] ;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output \cmp8_reg_1434_reg[0] ;
  output frp_pipeline_valid_U_i_1_0;
  output \int_bckgndId_reg[2] ;
  output [0:0]\int_bckgndId_reg[3]_0 ;
  output \int_bckgndId_reg[3]_1 ;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]\int_bckgndId_reg[3]_2 ;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input cmp8_reg_1434;
  input [4:0]Q;
  input [1:0]\genblk1[0].v2_reg[0] ;
  input [3:0]\genblk1[0].v2_reg[0]_0 ;
  input \genblk1[0].v2_reg[0]_1 ;
  input \genblk1[0].v2_reg[0]_2 ;
  input \ap_frp_data_req_srcYUV_reg[4] ;
  input [2:0]valid_out;
  input \ap_frp_data_req_srcYUV_reg[0] ;
  input cmp8_read_reg_5075;
  input \yCount_V_1_reg[5] ;
  input \yCount_V_1_reg[5]_0 ;
  input \yCount_V_1_reg[5]_1 ;
  input [2:0]\xBar_V_reg[0] ;
  input [0:0]CO;
  input \yCount_V_3_reg[9] ;
  input and_ln1523_reg_52580;
  input \yCount_V_3_reg[9]_0 ;
  input \yCount_V_reg[9] ;
  input \icmp_ln1518_reg_5213_reg[0] ;
  input \icmp_ln1050_reg_5243_reg[0] ;
  input \zonePlateVDelta_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_2 ;
  input \icmp_ln1629_reg_5207_reg[0]_0 ;
  input icmp_ln1629_reg_52070;
  input \xCount_V_2_reg[0] ;
  input \yCount_V_2_reg[0] ;
  input \yCount_V_2_reg[0]_0 ;
  input \yCount_V_2_reg[0]_1 ;
  input icmp_ln1404_1_reg_1635;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_2 ;
  input \icmp_ln520_reg_5189_reg[0] ;
  input [15:0]\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 ;
  input [15:0]\x_fu_546_reg[15]_0 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg;
  input \icmp_ln1518_reg_5213_reg[0]_0 ;
  input [15:0]\or_ln691_reg_5247_reg[0]_i_3_0 ;
  input [15:0]\or_ln691_reg_5247_reg[0]_i_2_0 ;
  input [16:0]\xCount_V_2_reg[9]_i_5_0 ;
  input \zonePlateVDelta[15]_i_10_0 ;
  input [3:0]\zonePlateVDelta[15]_i_10_1 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld;
  input [9:0]\outpix_val_V_8_fu_570_reg[9] ;
  input or_ln691_reg_5247_pp0_iter20_reg;
  input [9:0]\outpix_val_V_8_fu_570_reg[9]_0 ;
  input \outpix_val_V_8_fu_570_reg[9]_1 ;
  input \outpix_val_V_8_fu_570_reg[8] ;
  input \outpix_val_V_8_fu_570_reg[7] ;
  input \outpix_val_V_8_fu_570_reg[6] ;
  input \outpix_val_V_8_fu_570_reg[5] ;
  input \outpix_val_V_8_fu_570_reg[4] ;
  input \outpix_val_V_8_fu_570_reg[3] ;
  input \outpix_val_V_8_fu_570_reg[2] ;
  input \outpix_val_V_8_fu_570_reg[1] ;
  input \outpix_val_V_8_fu_570_reg[0] ;
  input [9:0]\outpix_val_V_4_fu_566_reg[9] ;
  input [9:0]\outpix_val_V_4_fu_566_reg[9]_0 ;
  input \outpix_val_V_4_fu_566_reg[9]_1 ;
  input \outpix_val_V_4_fu_566_reg[8] ;
  input \outpix_val_V_4_fu_566_reg[7] ;
  input \outpix_val_V_4_fu_566_reg[6] ;
  input \outpix_val_V_4_fu_566_reg[5] ;
  input \outpix_val_V_4_fu_566_reg[4] ;
  input \outpix_val_V_4_fu_566_reg[3] ;
  input \outpix_val_V_4_fu_566_reg[2] ;
  input \outpix_val_V_4_fu_566_reg[1] ;
  input \outpix_val_V_4_fu_566_reg[0] ;
  input [9:0]\outpix_val_V_3_fu_562_reg[9] ;
  input [9:0]\outpix_val_V_3_fu_562_reg[9]_0 ;
  input \outpix_val_V_3_fu_562_reg[9]_1 ;
  input \outpix_val_V_3_fu_562_reg[8] ;
  input \outpix_val_V_3_fu_562_reg[7] ;
  input \outpix_val_V_3_fu_562_reg[6] ;
  input \outpix_val_V_3_fu_562_reg[5] ;
  input \outpix_val_V_3_fu_562_reg[4] ;
  input \outpix_val_V_3_fu_562_reg[3] ;
  input \outpix_val_V_3_fu_562_reg[2] ;
  input \outpix_val_V_3_fu_562_reg[1] ;
  input \outpix_val_V_3_fu_562_reg[0] ;
  input ap_rst_n;
  input pf_all_done;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input icmp_ln1050_reg_5243;
  input \icmp_ln1518_reg_5213_reg[0]_1 ;
  input \xBar_V_reg[0]_0 ;

  wire [15:0]B;
  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \add_ln1240_reg_5217[10]_i_3_n_5 ;
  wire \add_ln1240_reg_5217[8]_i_2_n_5 ;
  wire \add_ln1240_reg_5217[9]_i_2_n_5 ;
  wire and_ln1523_reg_52580;
  wire \ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire \ap_frp_data_req_srcYUV[3]_i_2_n_5 ;
  wire \ap_frp_data_req_srcYUV[4]_i_3_n_5 ;
  wire \ap_frp_data_req_srcYUV_reg[0] ;
  wire \ap_frp_data_req_srcYUV_reg[4] ;
  wire ap_loop_init;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire [15:0]\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_2 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp8_read_reg_5075;
  wire cmp8_reg_1434;
  wire \cmp8_reg_1434_reg[0] ;
  wire frp_pipeline_valid_U_i_11_n_5;
  wire frp_pipeline_valid_U_i_1_0;
  wire frp_pipeline_valid_U_i_3_n_5;
  wire frp_pipeline_valid_U_i_4_n_5;
  wire frp_pipeline_valid_U_i_5_n_5;
  wire frp_pipeline_valid_U_i_6_n_5;
  wire frp_pipeline_valid_U_i_7_n_5;
  wire frp_pipeline_valid_U_i_8_n_5;
  wire [1:0]\genblk1[0].v2_reg[0] ;
  wire [3:0]\genblk1[0].v2_reg[0]_0 ;
  wire \genblk1[0].v2_reg[0]_1 ;
  wire \genblk1[0].v2_reg[0]_2 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld;
  wire \icmp_ln1027_reg_5193[0]_i_2_n_5 ;
  wire \icmp_ln1027_reg_5193[0]_i_3_n_5 ;
  wire \icmp_ln1027_reg_5193[0]_i_4_n_5 ;
  wire \icmp_ln1027_reg_5193[0]_i_5_n_5 ;
  wire [0:0]\icmp_ln1027_reg_5193_reg[0] ;
  wire icmp_ln1050_reg_5243;
  wire \icmp_ln1050_reg_5243_reg[0] ;
  wire icmp_ln1404_1_reg_1635;
  wire [0:0]\icmp_ln1404_reg_1660_reg[0] ;
  wire [0:0]\icmp_ln1428_reg_5227_reg[0] ;
  wire \icmp_ln1518_reg_5213_reg[0] ;
  wire \icmp_ln1518_reg_5213_reg[0]_0 ;
  wire \icmp_ln1518_reg_5213_reg[0]_1 ;
  wire icmp_ln1629_reg_52070;
  wire \icmp_ln1629_reg_5207_reg[0] ;
  wire \icmp_ln1629_reg_5207_reg[0]_0 ;
  wire \icmp_ln520_reg_5189[0]_i_10_n_5 ;
  wire \icmp_ln520_reg_5189[0]_i_11_n_5 ;
  wire \icmp_ln520_reg_5189[0]_i_1_0 ;
  wire \icmp_ln520_reg_5189[0]_i_2_n_5 ;
  wire \icmp_ln520_reg_5189[0]_i_3_n_5 ;
  wire \icmp_ln520_reg_5189[0]_i_5_n_5 ;
  wire \icmp_ln520_reg_5189[0]_i_6_n_5 ;
  wire \icmp_ln520_reg_5189[0]_i_8_n_5 ;
  wire \icmp_ln520_reg_5189[0]_i_9_n_5 ;
  wire \icmp_ln520_reg_5189_reg[0] ;
  wire \int_bckgndId_reg[2] ;
  wire [0:0]\int_bckgndId_reg[3] ;
  wire [0:0]\int_bckgndId_reg[3]_0 ;
  wire \int_bckgndId_reg[3]_1 ;
  wire [0:0]\int_bckgndId_reg[3]_2 ;
  wire [0:0]\int_passthruEndX_reg[15] ;
  wire [0:0]\int_passthruStartX_reg[15] ;
  wire \int_width_reg[13] ;
  wire \int_width_reg[13]_0 ;
  wire \int_width_reg[4] ;
  wire \int_width_reg[6] ;
  wire \int_width_reg[7] ;
  wire \or_ln691_reg_5247[0]_i_10_n_5 ;
  wire \or_ln691_reg_5247[0]_i_11_n_5 ;
  wire \or_ln691_reg_5247[0]_i_12_n_5 ;
  wire \or_ln691_reg_5247[0]_i_13_n_5 ;
  wire \or_ln691_reg_5247[0]_i_14_n_5 ;
  wire \or_ln691_reg_5247[0]_i_15_n_5 ;
  wire \or_ln691_reg_5247[0]_i_16_n_5 ;
  wire \or_ln691_reg_5247[0]_i_17_n_5 ;
  wire \or_ln691_reg_5247[0]_i_18_n_5 ;
  wire \or_ln691_reg_5247[0]_i_19_n_5 ;
  wire \or_ln691_reg_5247[0]_i_20_n_5 ;
  wire \or_ln691_reg_5247[0]_i_21_n_5 ;
  wire \or_ln691_reg_5247[0]_i_22_n_5 ;
  wire \or_ln691_reg_5247[0]_i_23_n_5 ;
  wire \or_ln691_reg_5247[0]_i_24_n_5 ;
  wire \or_ln691_reg_5247[0]_i_25_n_5 ;
  wire \or_ln691_reg_5247[0]_i_26_n_5 ;
  wire \or_ln691_reg_5247[0]_i_27_n_5 ;
  wire \or_ln691_reg_5247[0]_i_28_n_5 ;
  wire \or_ln691_reg_5247[0]_i_29_n_5 ;
  wire \or_ln691_reg_5247[0]_i_30_n_5 ;
  wire \or_ln691_reg_5247[0]_i_31_n_5 ;
  wire \or_ln691_reg_5247[0]_i_32_n_5 ;
  wire \or_ln691_reg_5247[0]_i_33_n_5 ;
  wire \or_ln691_reg_5247[0]_i_34_n_5 ;
  wire \or_ln691_reg_5247[0]_i_35_n_5 ;
  wire \or_ln691_reg_5247[0]_i_36_n_5 ;
  wire \or_ln691_reg_5247[0]_i_5_n_5 ;
  wire \or_ln691_reg_5247[0]_i_6_n_5 ;
  wire \or_ln691_reg_5247[0]_i_7_n_5 ;
  wire \or_ln691_reg_5247[0]_i_8_n_5 ;
  wire \or_ln691_reg_5247[0]_i_9_n_5 ;
  wire or_ln691_reg_5247_pp0_iter20_reg;
  wire [15:0]\or_ln691_reg_5247_reg[0]_i_2_0 ;
  wire \or_ln691_reg_5247_reg[0]_i_2_n_10 ;
  wire \or_ln691_reg_5247_reg[0]_i_2_n_11 ;
  wire \or_ln691_reg_5247_reg[0]_i_2_n_12 ;
  wire \or_ln691_reg_5247_reg[0]_i_2_n_6 ;
  wire \or_ln691_reg_5247_reg[0]_i_2_n_7 ;
  wire \or_ln691_reg_5247_reg[0]_i_2_n_8 ;
  wire \or_ln691_reg_5247_reg[0]_i_2_n_9 ;
  wire [15:0]\or_ln691_reg_5247_reg[0]_i_3_0 ;
  wire \or_ln691_reg_5247_reg[0]_i_3_n_10 ;
  wire \or_ln691_reg_5247_reg[0]_i_3_n_11 ;
  wire \or_ln691_reg_5247_reg[0]_i_3_n_12 ;
  wire \or_ln691_reg_5247_reg[0]_i_3_n_6 ;
  wire \or_ln691_reg_5247_reg[0]_i_3_n_7 ;
  wire \or_ln691_reg_5247_reg[0]_i_3_n_8 ;
  wire \or_ln691_reg_5247_reg[0]_i_3_n_9 ;
  wire \outpix_val_V_3_fu_562_reg[0] ;
  wire \outpix_val_V_3_fu_562_reg[1] ;
  wire \outpix_val_V_3_fu_562_reg[2] ;
  wire \outpix_val_V_3_fu_562_reg[3] ;
  wire \outpix_val_V_3_fu_562_reg[4] ;
  wire \outpix_val_V_3_fu_562_reg[5] ;
  wire \outpix_val_V_3_fu_562_reg[6] ;
  wire \outpix_val_V_3_fu_562_reg[7] ;
  wire \outpix_val_V_3_fu_562_reg[8] ;
  wire [9:0]\outpix_val_V_3_fu_562_reg[9] ;
  wire [9:0]\outpix_val_V_3_fu_562_reg[9]_0 ;
  wire \outpix_val_V_3_fu_562_reg[9]_1 ;
  wire \outpix_val_V_4_fu_566_reg[0] ;
  wire \outpix_val_V_4_fu_566_reg[1] ;
  wire \outpix_val_V_4_fu_566_reg[2] ;
  wire \outpix_val_V_4_fu_566_reg[3] ;
  wire \outpix_val_V_4_fu_566_reg[4] ;
  wire \outpix_val_V_4_fu_566_reg[5] ;
  wire \outpix_val_V_4_fu_566_reg[6] ;
  wire \outpix_val_V_4_fu_566_reg[7] ;
  wire \outpix_val_V_4_fu_566_reg[8] ;
  wire [9:0]\outpix_val_V_4_fu_566_reg[9] ;
  wire [9:0]\outpix_val_V_4_fu_566_reg[9]_0 ;
  wire \outpix_val_V_4_fu_566_reg[9]_1 ;
  wire [9:0]\outpix_val_V_5_load_reg_1610_reg[9] ;
  wire [9:0]\outpix_val_V_6_load_reg_1615_reg[9] ;
  wire [9:0]\outpix_val_V_7_load_reg_1620_reg[9] ;
  wire \outpix_val_V_8_fu_570_reg[0] ;
  wire \outpix_val_V_8_fu_570_reg[1] ;
  wire \outpix_val_V_8_fu_570_reg[2] ;
  wire \outpix_val_V_8_fu_570_reg[3] ;
  wire \outpix_val_V_8_fu_570_reg[4] ;
  wire \outpix_val_V_8_fu_570_reg[5] ;
  wire \outpix_val_V_8_fu_570_reg[6] ;
  wire \outpix_val_V_8_fu_570_reg[7] ;
  wire \outpix_val_V_8_fu_570_reg[8] ;
  wire [9:0]\outpix_val_V_8_fu_570_reg[9] ;
  wire [9:0]\outpix_val_V_8_fu_570_reg[9]_0 ;
  wire \outpix_val_V_8_fu_570_reg[9]_1 ;
  wire pf_all_done;
  wire [0:0]\sub40_i_reg_1550_reg[16] ;
  wire valid_in;
  wire [2:0]valid_out;
  wire [2:0]\xBar_V_reg[0] ;
  wire \xBar_V_reg[0]_0 ;
  wire \xCount_V_2[9]_i_11_n_5 ;
  wire \xCount_V_2[9]_i_12_n_5 ;
  wire \xCount_V_2[9]_i_13_n_5 ;
  wire \xCount_V_2[9]_i_14_n_5 ;
  wire \xCount_V_2[9]_i_15_n_5 ;
  wire \xCount_V_2[9]_i_16_n_5 ;
  wire \xCount_V_2_reg[0] ;
  wire [16:0]\xCount_V_2_reg[9]_i_5_0 ;
  wire \xCount_V_2_reg[9]_i_5_n_10 ;
  wire \xCount_V_2_reg[9]_i_5_n_11 ;
  wire \xCount_V_2_reg[9]_i_5_n_12 ;
  wire \xCount_V_2_reg[9]_i_5_n_8 ;
  wire \xCount_V_2_reg[9]_i_5_n_9 ;
  wire \x_fu_546[15]_i_2_n_5 ;
  wire \x_fu_546[15]_i_3_n_5 ;
  wire \x_fu_546[15]_i_4_n_5 ;
  wire \x_fu_546[15]_i_5_n_5 ;
  wire \x_fu_546[15]_i_6_n_5 ;
  wire \x_fu_546[15]_i_7_n_5 ;
  wire \x_fu_546[15]_i_8_n_5 ;
  wire \x_fu_546[15]_i_9_n_5 ;
  wire \x_fu_546[7]_i_10_n_5 ;
  wire \x_fu_546[7]_i_2_n_5 ;
  wire \x_fu_546[7]_i_3_n_5 ;
  wire \x_fu_546[7]_i_4_n_5 ;
  wire \x_fu_546[7]_i_5_n_5 ;
  wire \x_fu_546[7]_i_6_n_5 ;
  wire \x_fu_546[7]_i_7_n_5 ;
  wire \x_fu_546[7]_i_8_n_5 ;
  wire \x_fu_546[7]_i_9_n_5 ;
  wire \x_fu_546_reg[0] ;
  wire [9:0]\x_fu_546_reg[10] ;
  wire [15:0]\x_fu_546_reg[15] ;
  wire [15:0]\x_fu_546_reg[15]_0 ;
  wire \x_fu_546_reg[15]_i_1_n_10 ;
  wire \x_fu_546_reg[15]_i_1_n_11 ;
  wire \x_fu_546_reg[15]_i_1_n_12 ;
  wire \x_fu_546_reg[15]_i_1_n_6 ;
  wire \x_fu_546_reg[15]_i_1_n_7 ;
  wire \x_fu_546_reg[15]_i_1_n_8 ;
  wire \x_fu_546_reg[15]_i_1_n_9 ;
  wire \x_fu_546_reg[4] ;
  wire \x_fu_546_reg[7]_i_1_n_10 ;
  wire \x_fu_546_reg[7]_i_1_n_11 ;
  wire \x_fu_546_reg[7]_i_1_n_12 ;
  wire \x_fu_546_reg[7]_i_1_n_5 ;
  wire \x_fu_546_reg[7]_i_1_n_6 ;
  wire \x_fu_546_reg[7]_i_1_n_7 ;
  wire \x_fu_546_reg[7]_i_1_n_8 ;
  wire \x_fu_546_reg[7]_i_1_n_9 ;
  wire \yCount_V_1_reg[5] ;
  wire \yCount_V_1_reg[5]_0 ;
  wire \yCount_V_1_reg[5]_1 ;
  wire \yCount_V_2_reg[0] ;
  wire \yCount_V_2_reg[0]_0 ;
  wire \yCount_V_2_reg[0]_1 ;
  wire \yCount_V_3_reg[9] ;
  wire \yCount_V_3_reg[9]_0 ;
  wire \yCount_V_reg[9] ;
  wire \zonePlateVDelta[15]_i_10_0 ;
  wire [3:0]\zonePlateVDelta[15]_i_10_1 ;
  wire \zonePlateVDelta[15]_i_10_n_5 ;
  wire \zonePlateVDelta[15]_i_20_n_5 ;
  wire \zonePlateVDelta[15]_i_21_n_5 ;
  wire \zonePlateVDelta_reg[0] ;
  wire [7:0]\NLW_or_ln691_reg_5247_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_or_ln691_reg_5247_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:6]\NLW_xCount_V_2_reg[9]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_xCount_V_2_reg[9]_i_5_O_UNCONNECTED ;
  wire [7:7]\NLW_x_fu_546_reg[15]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hCC565656)) 
    \add_ln1240_reg_5217[10]_i_2 
       (.I0(\x_fu_546_reg[15]_0 [10]),
        .I1(\add_ln1240_reg_5217[10]_i_3_n_5 ),
        .I2(\x_fu_546_reg[15]_0 [9]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546_reg[10] [9]));
  LUT6 #(
    .INIT(64'h0000AAAA00008880)) 
    \add_ln1240_reg_5217[10]_i_3 
       (.I0(\x_fu_546_reg[15]_0 [8]),
        .I1(\x_fu_546_reg[15]_0 [6]),
        .I2(\add_ln1240_reg_5217[8]_i_2_n_5 ),
        .I3(\x_fu_546_reg[15]_0 [5]),
        .I4(ap_loop_init),
        .I5(\x_fu_546_reg[15]_0 [7]),
        .O(\add_ln1240_reg_5217[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \add_ln1240_reg_5217[1]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\x_fu_546_reg[15]_0 [1]),
        .O(\x_fu_546_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \add_ln1240_reg_5217[2]_i_1 
       (.I0(\x_fu_546_reg[15]_0 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [1]),
        .O(\x_fu_546_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hF999F555)) 
    \add_ln1240_reg_5217[3]_i_1 
       (.I0(\x_fu_546_reg[15]_0 [3]),
        .I1(\x_fu_546_reg[15]_0 [1]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I4(\x_fu_546_reg[15]_0 [2]),
        .O(\x_fu_546_reg[10] [2]));
  LUT6 #(
    .INIT(64'h1515152A152A152A)) 
    \add_ln1240_reg_5217[4]_i_1 
       (.I0(\x_fu_546_reg[15]_0 [4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I3(\x_fu_546_reg[15]_0 [3]),
        .I4(\x_fu_546_reg[15]_0 [1]),
        .I5(\x_fu_546_reg[15]_0 [2]),
        .O(\x_fu_546_reg[10] [3]));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    \add_ln1240_reg_5217[5]_i_1 
       (.I0(\x_fu_546_reg[15]_0 [5]),
        .I1(\x_fu_546_reg[15]_0 [3]),
        .I2(\x_fu_546_reg[15]_0 [1]),
        .I3(ap_loop_init),
        .I4(\x_fu_546_reg[15]_0 [2]),
        .I5(\x_fu_546_reg[15]_0 [4]),
        .O(\x_fu_546_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hD5D5152A)) 
    \add_ln1240_reg_5217[6]_i_1 
       (.I0(\x_fu_546_reg[15]_0 [6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I3(\x_fu_546_reg[15]_0 [5]),
        .I4(\add_ln1240_reg_5217[8]_i_2_n_5 ),
        .O(\x_fu_546_reg[10] [5]));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    \add_ln1240_reg_5217[7]_i_1 
       (.I0(\x_fu_546_reg[15]_0 [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [5]),
        .I4(\add_ln1240_reg_5217[8]_i_2_n_5 ),
        .I5(\x_fu_546_reg[15]_0 [6]),
        .O(\x_fu_546_reg[10] [6]));
  LUT6 #(
    .INIT(64'h1111111212121212)) 
    \add_ln1240_reg_5217[8]_i_1 
       (.I0(\x_fu_546_reg[15]_0 [8]),
        .I1(ap_loop_init),
        .I2(\x_fu_546_reg[15]_0 [7]),
        .I3(\x_fu_546_reg[15]_0 [5]),
        .I4(\add_ln1240_reg_5217[8]_i_2_n_5 ),
        .I5(\x_fu_546_reg[15]_0 [6]),
        .O(\x_fu_546_reg[10] [7]));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    \add_ln1240_reg_5217[8]_i_2 
       (.I0(\x_fu_546_reg[15]_0 [4]),
        .I1(\x_fu_546_reg[15]_0 [2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\x_fu_546_reg[15]_0 [1]),
        .I5(\x_fu_546_reg[15]_0 [3]),
        .O(\add_ln1240_reg_5217[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    \add_ln1240_reg_5217[9]_i_1 
       (.I0(\x_fu_546_reg[15]_0 [9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [7]),
        .I4(\add_ln1240_reg_5217[9]_i_2_n_5 ),
        .I5(\x_fu_546_reg[15]_0 [8]),
        .O(\x_fu_546_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    \add_ln1240_reg_5217[9]_i_2 
       (.I0(\x_fu_546_reg[15]_0 [6]),
        .I1(\add_ln1240_reg_5217[8]_i_2_n_5 ),
        .I2(\x_fu_546_reg[15]_0 [5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\add_ln1240_reg_5217[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[4] [0]),
        .I1(pf_all_done),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[4] [1]),
        .O(\ap_CS_fsm_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[4] [1]),
        .I1(ap_done_cache),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I3(pf_all_done),
        .O(\ap_CS_fsm_reg[3] [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h40BFBFBFBF404040)) 
    \ap_frp_data_req_srcYUV[0]_i_1 
       (.I0(\ap_frp_data_req_srcYUV_reg[0] ),
        .I1(valid_out[1]),
        .I2(cmp8_read_reg_5075),
        .I3(\icmp_ln520_reg_5189[0]_i_1_0 ),
        .I4(cmp8_reg_1434),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \ap_frp_data_req_srcYUV[1]_i_1 
       (.I0(\ap_frp_data_req_srcYUV_reg[4] ),
        .I1(Q[0]),
        .I2(cmp8_reg_1434),
        .I3(\icmp_ln520_reg_5189[0]_i_1_0 ),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBFFFFFD54000002A)) 
    \ap_frp_data_req_srcYUV[2]_i_1 
       (.I0(\ap_frp_data_req_srcYUV_reg[4] ),
        .I1(\icmp_ln520_reg_5189[0]_i_1_0 ),
        .I2(cmp8_reg_1434),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAA6)) 
    \ap_frp_data_req_srcYUV[3]_i_1 
       (.I0(Q[3]),
        .I1(\ap_frp_data_req_srcYUV_reg[4] ),
        .I2(\ap_frp_data_req_srcYUV[3]_i_2_n_5 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_frp_data_req_srcYUV[3]_i_2 
       (.I0(\int_width_reg[7] ),
        .I1(valid_out[0]),
        .I2(cmp8_reg_1434),
        .O(\ap_frp_data_req_srcYUV[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCFFF3000FFF70008)) 
    \ap_frp_data_req_srcYUV[4]_i_1 
       (.I0(\ap_frp_data_req_srcYUV_reg[4] ),
        .I1(\ap_frp_data_req_srcYUV[4]_i_3_n_5 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEFFFFFFF0000CFFF)) 
    \ap_frp_data_req_srcYUV[4]_i_3 
       (.I0(\ap_frp_data_req_srcYUV_reg[4] ),
        .I1(\int_width_reg[7] ),
        .I2(valid_out[0]),
        .I3(cmp8_reg_1434),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ap_frp_data_req_srcYUV[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter20_reg_reg_srl20_i_1
       (.I0(\int_width_reg[7] ),
        .I1(valid_out[0]),
        .O(frp_pipeline_valid_U_i_1_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1
       (.I0(valid_out[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_rst_n),
        .I3(pf_all_done),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEBEE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [4]),
        .I2(ap_loop_init),
        .I3(\x_fu_546_reg[15]_0 [4]),
        .I4(\icmp_ln520_reg_5189[0]_i_9_n_5 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .O(\int_width_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000004100)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_15_n_5 ),
        .I1(B[6]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [6]),
        .I3(\icmp_ln520_reg_5189[0]_i_3_n_5 ),
        .I4(\icmp_ln520_reg_5189[0]_i_8_n_5 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_16_n_5 ),
        .O(\int_width_reg[6] ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_12 
       (.I0(B[13]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [13]),
        .I2(B[11]),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [11]),
        .I4(B[5]),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [5]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC444444)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_13 
       (.I0(\x_fu_546_reg[15]_0 [14]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [14]),
        .I2(\x_fu_546_reg[15]_0 [2]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [2]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hFF4F4F4F00444444)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [2]),
        .I1(\x_fu_546_reg[15]_0 [2]),
        .I2(\x_fu_546_reg[15]_0 [11]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [11]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFF4F4F4F00444444)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [14]),
        .I1(\x_fu_546_reg[15]_0 [14]),
        .I2(\x_fu_546_reg[15]_0 [0]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [0]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_16 
       (.I0(\x_fu_546_reg[15]_0 [3]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [3]),
        .I2(\x_fu_546_reg[15]_0 [7]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_12_n_5 ),
        .I1(\icmp_ln520_reg_5189[0]_i_10_n_5 ),
        .I2(\icmp_ln520_reg_5189[0]_i_6_n_5 ),
        .I3(\icmp_ln520_reg_5189[0]_i_5_n_5 ),
        .I4(\int_width_reg[6] ),
        .I5(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_2 ),
        .O(\int_width_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638[0]_i_1 
       (.I0(valid_out[0]),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_1 ),
        .I2(\icmp_ln1050_reg_5243_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_2 ),
        .I4(\int_width_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ));
  LUT6 #(
    .INIT(64'h44444444444444F4)) 
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616[0]_i_1 
       (.I0(valid_out[0]),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_1 ),
        .I4(\int_width_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_2 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    frp_pipeline_valid_U_i_1
       (.I0(frp_pipeline_valid_U_i_3_n_5),
        .I1(frp_pipeline_valid_U_i_4_n_5),
        .I2(frp_pipeline_valid_U_i_5_n_5),
        .I3(frp_pipeline_valid_U_i_6_n_5),
        .I4(frp_pipeline_valid_U_i_7_n_5),
        .I5(frp_pipeline_valid_U_i_8_n_5),
        .O(valid_in));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    frp_pipeline_valid_U_i_11
       (.I0(Q[0]),
        .I1(cmp8_reg_1434),
        .I2(\int_width_reg[6] ),
        .I3(\icmp_ln520_reg_5189[0]_i_5_n_5 ),
        .I4(\icmp_ln520_reg_5189[0]_i_6_n_5 ),
        .I5(\int_width_reg[13] ),
        .O(frp_pipeline_valid_U_i_11_n_5));
  LUT6 #(
    .INIT(64'hCECECECEACCECECE)) 
    frp_pipeline_valid_U_i_3
       (.I0(\genblk1[0].v2_reg[0]_0 [2]),
        .I1(\genblk1[0].v2_reg[0]_0 [3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(frp_pipeline_valid_U_i_11_n_5),
        .I5(\genblk1[0].v2_reg[0]_1 ),
        .O(frp_pipeline_valid_U_i_3_n_5));
  LUT6 #(
    .INIT(64'hF22F2F2F82222222)) 
    frp_pipeline_valid_U_i_4
       (.I0(\genblk1[0].v2_reg[0]_0 [1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(frp_pipeline_valid_U_i_11_n_5),
        .I5(\genblk1[0].v2_reg[0]_0 [0]),
        .O(frp_pipeline_valid_U_i_4_n_5));
  LUT6 #(
    .INIT(64'hBAAAAAAAEFFFFFFF)) 
    frp_pipeline_valid_U_i_5
       (.I0(\genblk1[0].v2_reg[0]_0 [0]),
        .I1(\int_width_reg[7] ),
        .I2(cmp8_reg_1434),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(frp_pipeline_valid_U_i_5_n_5));
  LUT6 #(
    .INIT(64'hDF00F200D2DF0020)) 
    frp_pipeline_valid_U_i_6
       (.I0(cmp8_reg_1434),
        .I1(\int_width_reg[7] ),
        .I2(Q[0]),
        .I3(\genblk1[0].v2_reg[0] [0]),
        .I4(Q[1]),
        .I5(\genblk1[0].v2_reg[0] [1]),
        .O(frp_pipeline_valid_U_i_6_n_5));
  LUT6 #(
    .INIT(64'h44144444F41FF4F4)) 
    frp_pipeline_valid_U_i_7
       (.I0(\genblk1[0].v2_reg[0]_0 [2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\genblk1[0].v2_reg[0]_1 ),
        .I4(frp_pipeline_valid_U_i_11_n_5),
        .I5(\genblk1[0].v2_reg[0]_0 [1]),
        .O(frp_pipeline_valid_U_i_7_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    frp_pipeline_valid_U_i_8
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(frp_pipeline_valid_U_i_11_n_5),
        .I3(\genblk1[0].v2_reg[0]_1 ),
        .I4(\genblk1[0].v2_reg[0]_0 [3]),
        .I5(\genblk1[0].v2_reg[0]_2 ),
        .O(frp_pipeline_valid_U_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg_i_1
       (.I0(\int_width_reg[7] ),
        .I1(valid_out[0]),
        .I2(\ap_CS_fsm_reg[4] [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    \icmp_ln1027_reg_5193[0]_i_1 
       (.I0(\icmp_ln1027_reg_5193[0]_i_2_n_5 ),
        .I1(B[10]),
        .I2(B[11]),
        .I3(\icmp_ln1027_reg_5193[0]_i_3_n_5 ),
        .I4(\x_fu_546_reg[15]_0 [4]),
        .I5(\icmp_ln1027_reg_5193[0]_i_4_n_5 ),
        .O(\x_fu_546_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCD)) 
    \icmp_ln1027_reg_5193[0]_i_2 
       (.I0(\x_fu_546_reg[15]_0 [14]),
        .I1(ap_loop_init),
        .I2(\x_fu_546_reg[15]_0 [9]),
        .I3(\x_fu_546_reg[15]_0 [12]),
        .I4(\x_fu_546_reg[15]_0 [13]),
        .I5(\icmp_ln1027_reg_5193[0]_i_5_n_5 ),
        .O(\icmp_ln1027_reg_5193[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h0FFF0EEE)) 
    \icmp_ln1027_reg_5193[0]_i_3 
       (.I0(\x_fu_546_reg[15]_0 [0]),
        .I1(\x_fu_546_reg[15]_0 [1]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I4(\x_fu_546_reg[15]_0 [2]),
        .O(\icmp_ln1027_reg_5193[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hF000F111)) 
    \icmp_ln1027_reg_5193[0]_i_4 
       (.I0(\x_fu_546_reg[15]_0 [3]),
        .I1(\x_fu_546_reg[15]_0 [7]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I4(\x_fu_546_reg[15]_0 [6]),
        .O(\icmp_ln1027_reg_5193[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1027_reg_5193[0]_i_5 
       (.I0(\x_fu_546_reg[15]_0 [15]),
        .I1(\x_fu_546_reg[15]_0 [8]),
        .I2(\x_fu_546_reg[15]_0 [4]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\x_fu_546_reg[15]_0 [5]),
        .O(\icmp_ln1027_reg_5193[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \icmp_ln1050_reg_5243[0]_i_1 
       (.I0(\int_width_reg[7] ),
        .I1(\icmp_ln1050_reg_5243_reg[0] ),
        .I2(\x_fu_546_reg[0] ),
        .I3(\xBar_V_reg[0] [1]),
        .I4(\xBar_V_reg[0] [2]),
        .I5(icmp_ln1050_reg_5243),
        .O(\int_bckgndId_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00400000)) 
    \icmp_ln1518_reg_5213[0]_i_1 
       (.I0(\int_width_reg[7] ),
        .I1(\xBar_V_reg[0] [2]),
        .I2(\xBar_V_reg[0] [1]),
        .I3(\icmp_ln1518_reg_5213_reg[0] ),
        .I4(\x_fu_546_reg[0] ),
        .I5(\icmp_ln1518_reg_5213_reg[0]_1 ),
        .O(\int_bckgndId_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000030AAAAAAAA)) 
    \icmp_ln1629_reg_5207[0]_i_1 
       (.I0(\icmp_ln1629_reg_5207_reg[0]_0 ),
        .I1(\icmp_ln1027_reg_5193[0]_i_3_n_5 ),
        .I2(\icmp_ln1027_reg_5193[0]_i_4_n_5 ),
        .I3(B[5]),
        .I4(B[4]),
        .I5(icmp_ln1629_reg_52070),
        .O(\icmp_ln1629_reg_5207_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln520_reg_5189[0]_i_1 
       (.I0(\icmp_ln520_reg_5189[0]_i_2_n_5 ),
        .I1(\icmp_ln520_reg_5189[0]_i_3_n_5 ),
        .I2(\icmp_ln520_reg_5189_reg[0] ),
        .I3(\icmp_ln520_reg_5189[0]_i_5_n_5 ),
        .I4(\icmp_ln520_reg_5189[0]_i_6_n_5 ),
        .I5(\int_width_reg[13] ),
        .O(\int_width_reg[7] ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln520_reg_5189[0]_i_10 
       (.I0(\x_fu_546_reg[15]_0 [10]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [10]),
        .I2(\x_fu_546_reg[15]_0 [12]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [12]),
        .O(\icmp_ln520_reg_5189[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h00004F444F444F44)) 
    \icmp_ln520_reg_5189[0]_i_11 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [5]),
        .I1(\x_fu_546_reg[15]_0 [5]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [11]),
        .I3(\x_fu_546_reg[15]_0 [11]),
        .I4(ap_loop_init_int_reg_0),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\icmp_ln520_reg_5189[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \icmp_ln520_reg_5189[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [7]),
        .I1(ap_loop_init),
        .I2(\x_fu_546_reg[15]_0 [7]),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [3]),
        .I4(\x_fu_546_reg[15]_0 [3]),
        .I5(\icmp_ln520_reg_5189[0]_i_8_n_5 ),
        .O(\icmp_ln520_reg_5189[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln520_reg_5189[0]_i_3 
       (.I0(\x_fu_546_reg[15]_0 [9]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [9]),
        .I2(\x_fu_546_reg[15]_0 [1]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [1]),
        .O(\icmp_ln520_reg_5189[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \icmp_ln520_reg_5189[0]_i_5 
       (.I0(B[4]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [4]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [2]),
        .I3(B[2]),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [14]),
        .I5(B[14]),
        .O(\icmp_ln520_reg_5189[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A8ABB8A)) 
    \icmp_ln520_reg_5189[0]_i_6 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [11]),
        .I1(ap_loop_init),
        .I2(\x_fu_546_reg[15]_0 [11]),
        .I3(\x_fu_546_reg[15]_0 [2]),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [2]),
        .I5(\icmp_ln520_reg_5189[0]_i_9_n_5 ),
        .O(\icmp_ln520_reg_5189[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFEEFEFEFFEFEFEFE)) 
    \icmp_ln520_reg_5189[0]_i_7 
       (.I0(\icmp_ln520_reg_5189[0]_i_10_n_5 ),
        .I1(\icmp_ln520_reg_5189[0]_i_11_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [13]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(\x_fu_546_reg[15]_0 [13]),
        .O(\int_width_reg[13] ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln520_reg_5189[0]_i_8 
       (.I0(\x_fu_546_reg[15]_0 [15]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [15]),
        .I2(\x_fu_546_reg[15]_0 [8]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [8]),
        .O(\icmp_ln520_reg_5189[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hCCCC4F444F444F44)) 
    \icmp_ln520_reg_5189[0]_i_9 
       (.I0(\x_fu_546_reg[15]_0 [5]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [5]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 [0]),
        .I3(\x_fu_546_reg[15]_0 [0]),
        .I4(ap_loop_init_int_reg_0),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\icmp_ln520_reg_5189[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_10 
       (.I0(\or_ln691_reg_5247_reg[0]_i_2_0 [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [5]),
        .I4(\or_ln691_reg_5247_reg[0]_i_2_0 [4]),
        .I5(\x_fu_546_reg[15]_0 [4]),
        .O(\or_ln691_reg_5247[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_11 
       (.I0(\or_ln691_reg_5247_reg[0]_i_2_0 [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [3]),
        .I4(\or_ln691_reg_5247_reg[0]_i_2_0 [2]),
        .I5(\x_fu_546_reg[15]_0 [2]),
        .O(\or_ln691_reg_5247[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_12 
       (.I0(\or_ln691_reg_5247_reg[0]_i_2_0 [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [1]),
        .I4(\or_ln691_reg_5247_reg[0]_i_2_0 [0]),
        .I5(\x_fu_546_reg[15]_0 [0]),
        .O(\or_ln691_reg_5247[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_13 
       (.I0(\x_fu_546_reg[15]_0 [15]),
        .I1(\or_ln691_reg_5247_reg[0]_i_2_0 [15]),
        .I2(\x_fu_546_reg[15]_0 [14]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_2_0 [14]),
        .O(\or_ln691_reg_5247[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_14 
       (.I0(\x_fu_546_reg[15]_0 [13]),
        .I1(\or_ln691_reg_5247_reg[0]_i_2_0 [13]),
        .I2(\x_fu_546_reg[15]_0 [12]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_2_0 [12]),
        .O(\or_ln691_reg_5247[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_15 
       (.I0(\x_fu_546_reg[15]_0 [11]),
        .I1(\or_ln691_reg_5247_reg[0]_i_2_0 [11]),
        .I2(\x_fu_546_reg[15]_0 [10]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_2_0 [10]),
        .O(\or_ln691_reg_5247[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_16 
       (.I0(\x_fu_546_reg[15]_0 [9]),
        .I1(\or_ln691_reg_5247_reg[0]_i_2_0 [9]),
        .I2(\x_fu_546_reg[15]_0 [8]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_2_0 [8]),
        .O(\or_ln691_reg_5247[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_17 
       (.I0(\x_fu_546_reg[15]_0 [7]),
        .I1(\or_ln691_reg_5247_reg[0]_i_2_0 [7]),
        .I2(\x_fu_546_reg[15]_0 [6]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_2_0 [6]),
        .O(\or_ln691_reg_5247[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_18 
       (.I0(\x_fu_546_reg[15]_0 [5]),
        .I1(\or_ln691_reg_5247_reg[0]_i_2_0 [5]),
        .I2(\x_fu_546_reg[15]_0 [4]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_2_0 [4]),
        .O(\or_ln691_reg_5247[0]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_19 
       (.I0(\x_fu_546_reg[15]_0 [3]),
        .I1(\or_ln691_reg_5247_reg[0]_i_2_0 [3]),
        .I2(\x_fu_546_reg[15]_0 [2]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_2_0 [2]),
        .O(\or_ln691_reg_5247[0]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_20 
       (.I0(\x_fu_546_reg[15]_0 [1]),
        .I1(\or_ln691_reg_5247_reg[0]_i_2_0 [1]),
        .I2(\x_fu_546_reg[15]_0 [0]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_2_0 [0]),
        .O(\or_ln691_reg_5247[0]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_21 
       (.I0(\or_ln691_reg_5247_reg[0]_i_3_0 [15]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [15]),
        .I4(\or_ln691_reg_5247_reg[0]_i_3_0 [14]),
        .I5(\x_fu_546_reg[15]_0 [14]),
        .O(\or_ln691_reg_5247[0]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_22 
       (.I0(\or_ln691_reg_5247_reg[0]_i_3_0 [13]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [13]),
        .I4(\or_ln691_reg_5247_reg[0]_i_3_0 [12]),
        .I5(\x_fu_546_reg[15]_0 [12]),
        .O(\or_ln691_reg_5247[0]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_23 
       (.I0(\or_ln691_reg_5247_reg[0]_i_3_0 [11]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [11]),
        .I4(\or_ln691_reg_5247_reg[0]_i_3_0 [10]),
        .I5(\x_fu_546_reg[15]_0 [10]),
        .O(\or_ln691_reg_5247[0]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_24 
       (.I0(\or_ln691_reg_5247_reg[0]_i_3_0 [9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [9]),
        .I4(\or_ln691_reg_5247_reg[0]_i_3_0 [8]),
        .I5(\x_fu_546_reg[15]_0 [8]),
        .O(\or_ln691_reg_5247[0]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_25 
       (.I0(\or_ln691_reg_5247_reg[0]_i_3_0 [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [7]),
        .I4(\or_ln691_reg_5247_reg[0]_i_3_0 [6]),
        .I5(\x_fu_546_reg[15]_0 [6]),
        .O(\or_ln691_reg_5247[0]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_26 
       (.I0(\or_ln691_reg_5247_reg[0]_i_3_0 [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [5]),
        .I4(\or_ln691_reg_5247_reg[0]_i_3_0 [4]),
        .I5(\x_fu_546_reg[15]_0 [4]),
        .O(\or_ln691_reg_5247[0]_i_26_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_27 
       (.I0(\or_ln691_reg_5247_reg[0]_i_3_0 [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [3]),
        .I4(\or_ln691_reg_5247_reg[0]_i_3_0 [2]),
        .I5(\x_fu_546_reg[15]_0 [2]),
        .O(\or_ln691_reg_5247[0]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_28 
       (.I0(\or_ln691_reg_5247_reg[0]_i_3_0 [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [1]),
        .I4(\or_ln691_reg_5247_reg[0]_i_3_0 [0]),
        .I5(\x_fu_546_reg[15]_0 [0]),
        .O(\or_ln691_reg_5247[0]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_29 
       (.I0(\x_fu_546_reg[15]_0 [15]),
        .I1(\or_ln691_reg_5247_reg[0]_i_3_0 [15]),
        .I2(\x_fu_546_reg[15]_0 [14]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_3_0 [14]),
        .O(\or_ln691_reg_5247[0]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_30 
       (.I0(\x_fu_546_reg[15]_0 [13]),
        .I1(\or_ln691_reg_5247_reg[0]_i_3_0 [13]),
        .I2(\x_fu_546_reg[15]_0 [12]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_3_0 [12]),
        .O(\or_ln691_reg_5247[0]_i_30_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_31 
       (.I0(\x_fu_546_reg[15]_0 [11]),
        .I1(\or_ln691_reg_5247_reg[0]_i_3_0 [11]),
        .I2(\x_fu_546_reg[15]_0 [10]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_3_0 [10]),
        .O(\or_ln691_reg_5247[0]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_32 
       (.I0(\x_fu_546_reg[15]_0 [9]),
        .I1(\or_ln691_reg_5247_reg[0]_i_3_0 [9]),
        .I2(\x_fu_546_reg[15]_0 [8]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_3_0 [8]),
        .O(\or_ln691_reg_5247[0]_i_32_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_33 
       (.I0(\x_fu_546_reg[15]_0 [7]),
        .I1(\or_ln691_reg_5247_reg[0]_i_3_0 [7]),
        .I2(\x_fu_546_reg[15]_0 [6]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_3_0 [6]),
        .O(\or_ln691_reg_5247[0]_i_33_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_34 
       (.I0(\x_fu_546_reg[15]_0 [5]),
        .I1(\or_ln691_reg_5247_reg[0]_i_3_0 [5]),
        .I2(\x_fu_546_reg[15]_0 [4]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_3_0 [4]),
        .O(\or_ln691_reg_5247[0]_i_34_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_35 
       (.I0(\x_fu_546_reg[15]_0 [3]),
        .I1(\or_ln691_reg_5247_reg[0]_i_3_0 [3]),
        .I2(\x_fu_546_reg[15]_0 [2]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_3_0 [2]),
        .O(\or_ln691_reg_5247[0]_i_35_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln691_reg_5247[0]_i_36 
       (.I0(\x_fu_546_reg[15]_0 [1]),
        .I1(\or_ln691_reg_5247_reg[0]_i_3_0 [1]),
        .I2(\x_fu_546_reg[15]_0 [0]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I5(\or_ln691_reg_5247_reg[0]_i_3_0 [0]),
        .O(\or_ln691_reg_5247[0]_i_36_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_ln691_reg_5247[0]_i_4 
       (.I0(cmp8_reg_1434),
        .I1(\int_width_reg[7] ),
        .O(\cmp8_reg_1434_reg[0] ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_5 
       (.I0(\or_ln691_reg_5247_reg[0]_i_2_0 [15]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [15]),
        .I4(\or_ln691_reg_5247_reg[0]_i_2_0 [14]),
        .I5(\x_fu_546_reg[15]_0 [14]),
        .O(\or_ln691_reg_5247[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_6 
       (.I0(\or_ln691_reg_5247_reg[0]_i_2_0 [13]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [13]),
        .I4(\or_ln691_reg_5247_reg[0]_i_2_0 [12]),
        .I5(\x_fu_546_reg[15]_0 [12]),
        .O(\or_ln691_reg_5247[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_7 
       (.I0(\or_ln691_reg_5247_reg[0]_i_2_0 [11]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [11]),
        .I4(\or_ln691_reg_5247_reg[0]_i_2_0 [10]),
        .I5(\x_fu_546_reg[15]_0 [10]),
        .O(\or_ln691_reg_5247[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_8 
       (.I0(\or_ln691_reg_5247_reg[0]_i_2_0 [9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [9]),
        .I4(\or_ln691_reg_5247_reg[0]_i_2_0 [8]),
        .I5(\x_fu_546_reg[15]_0 [8]),
        .O(\or_ln691_reg_5247[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \or_ln691_reg_5247[0]_i_9 
       (.I0(\or_ln691_reg_5247_reg[0]_i_2_0 [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [7]),
        .I4(\or_ln691_reg_5247_reg[0]_i_2_0 [6]),
        .I5(\x_fu_546_reg[15]_0 [6]),
        .O(\or_ln691_reg_5247[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \or_ln691_reg_5247_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\int_passthruEndX_reg[15] ,\or_ln691_reg_5247_reg[0]_i_2_n_6 ,\or_ln691_reg_5247_reg[0]_i_2_n_7 ,\or_ln691_reg_5247_reg[0]_i_2_n_8 ,\or_ln691_reg_5247_reg[0]_i_2_n_9 ,\or_ln691_reg_5247_reg[0]_i_2_n_10 ,\or_ln691_reg_5247_reg[0]_i_2_n_11 ,\or_ln691_reg_5247_reg[0]_i_2_n_12 }),
        .DI({\or_ln691_reg_5247[0]_i_5_n_5 ,\or_ln691_reg_5247[0]_i_6_n_5 ,\or_ln691_reg_5247[0]_i_7_n_5 ,\or_ln691_reg_5247[0]_i_8_n_5 ,\or_ln691_reg_5247[0]_i_9_n_5 ,\or_ln691_reg_5247[0]_i_10_n_5 ,\or_ln691_reg_5247[0]_i_11_n_5 ,\or_ln691_reg_5247[0]_i_12_n_5 }),
        .O(\NLW_or_ln691_reg_5247_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\or_ln691_reg_5247[0]_i_13_n_5 ,\or_ln691_reg_5247[0]_i_14_n_5 ,\or_ln691_reg_5247[0]_i_15_n_5 ,\or_ln691_reg_5247[0]_i_16_n_5 ,\or_ln691_reg_5247[0]_i_17_n_5 ,\or_ln691_reg_5247[0]_i_18_n_5 ,\or_ln691_reg_5247[0]_i_19_n_5 ,\or_ln691_reg_5247[0]_i_20_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \or_ln691_reg_5247_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\int_passthruStartX_reg[15] ,\or_ln691_reg_5247_reg[0]_i_3_n_6 ,\or_ln691_reg_5247_reg[0]_i_3_n_7 ,\or_ln691_reg_5247_reg[0]_i_3_n_8 ,\or_ln691_reg_5247_reg[0]_i_3_n_9 ,\or_ln691_reg_5247_reg[0]_i_3_n_10 ,\or_ln691_reg_5247_reg[0]_i_3_n_11 ,\or_ln691_reg_5247_reg[0]_i_3_n_12 }),
        .DI({\or_ln691_reg_5247[0]_i_21_n_5 ,\or_ln691_reg_5247[0]_i_22_n_5 ,\or_ln691_reg_5247[0]_i_23_n_5 ,\or_ln691_reg_5247[0]_i_24_n_5 ,\or_ln691_reg_5247[0]_i_25_n_5 ,\or_ln691_reg_5247[0]_i_26_n_5 ,\or_ln691_reg_5247[0]_i_27_n_5 ,\or_ln691_reg_5247[0]_i_28_n_5 }),
        .O(\NLW_or_ln691_reg_5247_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\or_ln691_reg_5247[0]_i_29_n_5 ,\or_ln691_reg_5247[0]_i_30_n_5 ,\or_ln691_reg_5247[0]_i_31_n_5 ,\or_ln691_reg_5247[0]_i_32_n_5 ,\or_ln691_reg_5247[0]_i_33_n_5 ,\or_ln691_reg_5247[0]_i_34_n_5 ,\or_ln691_reg_5247[0]_i_35_n_5 ,\or_ln691_reg_5247[0]_i_36_n_5 }));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_3_fu_562[0]_i_1 
       (.I0(\outpix_val_V_3_fu_562_reg[9] [0]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_3_fu_562_reg[9]_0 [0]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_3_fu_562_reg[0] ),
        .O(\outpix_val_V_5_load_reg_1610_reg[9] [0]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_3_fu_562[1]_i_1 
       (.I0(\outpix_val_V_3_fu_562_reg[9] [1]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_3_fu_562_reg[9]_0 [1]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_3_fu_562_reg[1] ),
        .O(\outpix_val_V_5_load_reg_1610_reg[9] [1]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_3_fu_562[2]_i_1 
       (.I0(\outpix_val_V_3_fu_562_reg[9] [2]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_3_fu_562_reg[9]_0 [2]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_3_fu_562_reg[2] ),
        .O(\outpix_val_V_5_load_reg_1610_reg[9] [2]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_3_fu_562[3]_i_1 
       (.I0(\outpix_val_V_3_fu_562_reg[9] [3]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_3_fu_562_reg[9]_0 [3]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_3_fu_562_reg[3] ),
        .O(\outpix_val_V_5_load_reg_1610_reg[9] [3]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_3_fu_562[4]_i_1 
       (.I0(\outpix_val_V_3_fu_562_reg[9] [4]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_3_fu_562_reg[9]_0 [4]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_3_fu_562_reg[4] ),
        .O(\outpix_val_V_5_load_reg_1610_reg[9] [4]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_3_fu_562[5]_i_1 
       (.I0(\outpix_val_V_3_fu_562_reg[9] [5]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_3_fu_562_reg[9]_0 [5]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_3_fu_562_reg[5] ),
        .O(\outpix_val_V_5_load_reg_1610_reg[9] [5]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_3_fu_562[6]_i_1 
       (.I0(\outpix_val_V_3_fu_562_reg[9] [6]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_3_fu_562_reg[9]_0 [6]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_3_fu_562_reg[6] ),
        .O(\outpix_val_V_5_load_reg_1610_reg[9] [6]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_3_fu_562[7]_i_1 
       (.I0(\outpix_val_V_3_fu_562_reg[9] [7]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_3_fu_562_reg[9]_0 [7]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_3_fu_562_reg[7] ),
        .O(\outpix_val_V_5_load_reg_1610_reg[9] [7]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_3_fu_562[8]_i_1 
       (.I0(\outpix_val_V_3_fu_562_reg[9] [8]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_3_fu_562_reg[9]_0 [8]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_3_fu_562_reg[8] ),
        .O(\outpix_val_V_5_load_reg_1610_reg[9] [8]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_3_fu_562[9]_i_1 
       (.I0(\outpix_val_V_3_fu_562_reg[9] [9]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_3_fu_562_reg[9]_0 [9]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_3_fu_562_reg[9]_1 ),
        .O(\outpix_val_V_5_load_reg_1610_reg[9] [9]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_4_fu_566[0]_i_1 
       (.I0(\outpix_val_V_4_fu_566_reg[9] [0]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_4_fu_566_reg[9]_0 [0]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_4_fu_566_reg[0] ),
        .O(\outpix_val_V_6_load_reg_1615_reg[9] [0]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_4_fu_566[1]_i_1 
       (.I0(\outpix_val_V_4_fu_566_reg[9] [1]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_4_fu_566_reg[9]_0 [1]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_4_fu_566_reg[1] ),
        .O(\outpix_val_V_6_load_reg_1615_reg[9] [1]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_4_fu_566[2]_i_1 
       (.I0(\outpix_val_V_4_fu_566_reg[9] [2]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_4_fu_566_reg[9]_0 [2]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_4_fu_566_reg[2] ),
        .O(\outpix_val_V_6_load_reg_1615_reg[9] [2]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_4_fu_566[3]_i_1 
       (.I0(\outpix_val_V_4_fu_566_reg[9] [3]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_4_fu_566_reg[9]_0 [3]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_4_fu_566_reg[3] ),
        .O(\outpix_val_V_6_load_reg_1615_reg[9] [3]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_4_fu_566[4]_i_1 
       (.I0(\outpix_val_V_4_fu_566_reg[9] [4]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_4_fu_566_reg[9]_0 [4]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_4_fu_566_reg[4] ),
        .O(\outpix_val_V_6_load_reg_1615_reg[9] [4]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_4_fu_566[5]_i_1 
       (.I0(\outpix_val_V_4_fu_566_reg[9] [5]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_4_fu_566_reg[9]_0 [5]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_4_fu_566_reg[5] ),
        .O(\outpix_val_V_6_load_reg_1615_reg[9] [5]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_4_fu_566[6]_i_1 
       (.I0(\outpix_val_V_4_fu_566_reg[9] [6]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_4_fu_566_reg[9]_0 [6]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_4_fu_566_reg[6] ),
        .O(\outpix_val_V_6_load_reg_1615_reg[9] [6]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_4_fu_566[7]_i_1 
       (.I0(\outpix_val_V_4_fu_566_reg[9] [7]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_4_fu_566_reg[9]_0 [7]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_4_fu_566_reg[7] ),
        .O(\outpix_val_V_6_load_reg_1615_reg[9] [7]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_4_fu_566[8]_i_1 
       (.I0(\outpix_val_V_4_fu_566_reg[9] [8]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_4_fu_566_reg[9]_0 [8]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_4_fu_566_reg[8] ),
        .O(\outpix_val_V_6_load_reg_1615_reg[9] [8]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_4_fu_566[9]_i_1 
       (.I0(\outpix_val_V_4_fu_566_reg[9] [9]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_4_fu_566_reg[9]_0 [9]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_4_fu_566_reg[9]_1 ),
        .O(\outpix_val_V_6_load_reg_1615_reg[9] [9]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_8_fu_570[0]_i_1 
       (.I0(\outpix_val_V_8_fu_570_reg[9] [0]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_8_fu_570_reg[9]_0 [0]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_8_fu_570_reg[0] ),
        .O(\outpix_val_V_7_load_reg_1620_reg[9] [0]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_8_fu_570[1]_i_1 
       (.I0(\outpix_val_V_8_fu_570_reg[9] [1]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_8_fu_570_reg[9]_0 [1]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_8_fu_570_reg[1] ),
        .O(\outpix_val_V_7_load_reg_1620_reg[9] [1]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_8_fu_570[2]_i_1 
       (.I0(\outpix_val_V_8_fu_570_reg[9] [2]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_8_fu_570_reg[9]_0 [2]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_8_fu_570_reg[2] ),
        .O(\outpix_val_V_7_load_reg_1620_reg[9] [2]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_8_fu_570[3]_i_1 
       (.I0(\outpix_val_V_8_fu_570_reg[9] [3]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_8_fu_570_reg[9]_0 [3]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_8_fu_570_reg[3] ),
        .O(\outpix_val_V_7_load_reg_1620_reg[9] [3]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_8_fu_570[4]_i_1 
       (.I0(\outpix_val_V_8_fu_570_reg[9] [4]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_8_fu_570_reg[9]_0 [4]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_8_fu_570_reg[4] ),
        .O(\outpix_val_V_7_load_reg_1620_reg[9] [4]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_8_fu_570[5]_i_1 
       (.I0(\outpix_val_V_8_fu_570_reg[9] [5]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_8_fu_570_reg[9]_0 [5]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_8_fu_570_reg[5] ),
        .O(\outpix_val_V_7_load_reg_1620_reg[9] [5]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_8_fu_570[6]_i_1 
       (.I0(\outpix_val_V_8_fu_570_reg[9] [6]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_8_fu_570_reg[9]_0 [6]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_8_fu_570_reg[6] ),
        .O(\outpix_val_V_7_load_reg_1620_reg[9] [6]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_8_fu_570[7]_i_1 
       (.I0(\outpix_val_V_8_fu_570_reg[9] [7]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_8_fu_570_reg[9]_0 [7]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_8_fu_570_reg[7] ),
        .O(\outpix_val_V_7_load_reg_1620_reg[9] [7]));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_8_fu_570[8]_i_1 
       (.I0(\outpix_val_V_8_fu_570_reg[9] [8]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_8_fu_570_reg[9]_0 [8]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_8_fu_570_reg[8] ),
        .O(\outpix_val_V_7_load_reg_1620_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \outpix_val_V_8_fu_570[9]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld),
        .I3(valid_out[2]),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \outpix_val_V_8_fu_570[9]_i_2 
       (.I0(\outpix_val_V_8_fu_570_reg[9] [9]),
        .I1(ap_loop_init),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(\outpix_val_V_8_fu_570_reg[9]_0 [9]),
        .I4(cmp8_read_reg_5075),
        .I5(\outpix_val_V_8_fu_570_reg[9]_1 ),
        .O(\outpix_val_V_7_load_reg_1620_reg[9] [9]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_1
       (.I0(\x_fu_546_reg[15]_0 [15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_10
       (.I0(\x_fu_546_reg[15]_0 [6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_11
       (.I0(\x_fu_546_reg[15]_0 [5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_12
       (.I0(\x_fu_546_reg[15]_0 [4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_13
       (.I0(\x_fu_546_reg[15]_0 [3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_14
       (.I0(\x_fu_546_reg[15]_0 [2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_15
       (.I0(\x_fu_546_reg[15]_0 [1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_16
       (.I0(\x_fu_546_reg[15]_0 [0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_2
       (.I0(\x_fu_546_reg[15]_0 [14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_3
       (.I0(\x_fu_546_reg[15]_0 [13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_4
       (.I0(\x_fu_546_reg[15]_0 [12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_5
       (.I0(\x_fu_546_reg[15]_0 [11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_6
       (.I0(\x_fu_546_reg[15]_0 [10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_7
       (.I0(\x_fu_546_reg[15]_0 [9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_8
       (.I0(\x_fu_546_reg[15]_0 [8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_9
       (.I0(\x_fu_546_reg[15]_0 [7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(B[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \phi_mul_fu_542[15]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \xBar_V[10]_i_1 
       (.I0(valid_out[0]),
        .I1(\int_width_reg[7] ),
        .I2(\xBar_V_reg[0] [2]),
        .I3(\xBar_V_reg[0] [1]),
        .I4(\xBar_V_reg[0]_0 ),
        .I5(\x_fu_546_reg[4] ),
        .O(\int_bckgndId_reg[3]_2 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \xCount_V_2[9]_i_1 
       (.I0(\xCount_V_2_reg[0] ),
        .I1(\x_fu_546_reg[4] ),
        .I2(\sub40_i_reg_1550_reg[16] ),
        .I3(valid_out[0]),
        .I4(\yCount_V_2_reg[0] ),
        .O(\icmp_ln1428_reg_5227_reg[0] ));
  LUT5 #(
    .INIT(32'h04445111)) 
    \xCount_V_2[9]_i_11 
       (.I0(\xCount_V_2_reg[9]_i_5_0 [16]),
        .I1(\x_fu_546_reg[15]_0 [15]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I4(\xCount_V_2_reg[9]_i_5_0 [15]),
        .O(\xCount_V_2[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_12 
       (.I0(\xCount_V_2_reg[9]_i_5_0 [14]),
        .I1(B[14]),
        .I2(\xCount_V_2_reg[9]_i_5_0 [13]),
        .I3(B[13]),
        .I4(B[12]),
        .I5(\xCount_V_2_reg[9]_i_5_0 [12]),
        .O(\xCount_V_2[9]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_13 
       (.I0(\xCount_V_2_reg[9]_i_5_0 [11]),
        .I1(B[11]),
        .I2(\xCount_V_2_reg[9]_i_5_0 [9]),
        .I3(B[9]),
        .I4(B[10]),
        .I5(\xCount_V_2_reg[9]_i_5_0 [10]),
        .O(\xCount_V_2[9]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_14 
       (.I0(\xCount_V_2_reg[9]_i_5_0 [7]),
        .I1(B[7]),
        .I2(\xCount_V_2_reg[9]_i_5_0 [6]),
        .I3(B[6]),
        .I4(B[8]),
        .I5(\xCount_V_2_reg[9]_i_5_0 [8]),
        .O(\xCount_V_2[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_15 
       (.I0(B[3]),
        .I1(\xCount_V_2_reg[9]_i_5_0 [3]),
        .I2(\xCount_V_2_reg[9]_i_5_0 [4]),
        .I3(B[4]),
        .I4(\xCount_V_2_reg[9]_i_5_0 [5]),
        .I5(B[5]),
        .O(\xCount_V_2[9]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_16 
       (.I0(\xCount_V_2_reg[9]_i_5_0 [2]),
        .I1(B[2]),
        .I2(\xCount_V_2_reg[9]_i_5_0 [1]),
        .I3(B[1]),
        .I4(B[0]),
        .I5(\xCount_V_2_reg[9]_i_5_0 [0]),
        .O(\xCount_V_2[9]_i_16_n_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_2_reg[9]_i_5 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_2_reg[9]_i_5_CO_UNCONNECTED [7:6],\sub40_i_reg_1550_reg[16] ,\xCount_V_2_reg[9]_i_5_n_8 ,\xCount_V_2_reg[9]_i_5_n_9 ,\xCount_V_2_reg[9]_i_5_n_10 ,\xCount_V_2_reg[9]_i_5_n_11 ,\xCount_V_2_reg[9]_i_5_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_V_2_reg[9]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\xCount_V_2[9]_i_11_n_5 ,\xCount_V_2[9]_i_12_n_5 ,\xCount_V_2[9]_i_13_n_5 ,\xCount_V_2[9]_i_14_n_5 ,\xCount_V_2[9]_i_15_n_5 ,\xCount_V_2[9]_i_16_n_5 }));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \xCount_V_3[9]_i_1 
       (.I0(\int_width_reg[7] ),
        .I1(\xBar_V_reg[0] [2]),
        .I2(\xBar_V_reg[0] [1]),
        .I3(\icmp_ln1518_reg_5213_reg[0] ),
        .I4(\x_fu_546_reg[4] ),
        .I5(valid_out[0]),
        .O(\int_bckgndId_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[15]_i_2 
       (.I0(\x_fu_546_reg[15]_0 [15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[15]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[15]_i_3 
       (.I0(\x_fu_546_reg[15]_0 [14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[15]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[15]_i_4 
       (.I0(\x_fu_546_reg[15]_0 [13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[15]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[15]_i_5 
       (.I0(\x_fu_546_reg[15]_0 [12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[15]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[15]_i_6 
       (.I0(\x_fu_546_reg[15]_0 [11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[15]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[15]_i_7 
       (.I0(\x_fu_546_reg[15]_0 [10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[15]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[15]_i_8 
       (.I0(\x_fu_546_reg[15]_0 [9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[15]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[15]_i_9 
       (.I0(\x_fu_546_reg[15]_0 [8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[15]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h2DDD2222)) 
    \x_fu_546[7]_i_10 
       (.I0(valid_out[0]),
        .I1(\int_width_reg[7] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\x_fu_546_reg[15]_0 [0]),
        .O(\x_fu_546[7]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[7]_i_2 
       (.I0(\x_fu_546_reg[15]_0 [0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[7]_i_3 
       (.I0(\x_fu_546_reg[15]_0 [7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[7]_i_4 
       (.I0(\x_fu_546_reg[15]_0 [6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[7]_i_5 
       (.I0(\x_fu_546_reg[15]_0 [5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[7]_i_6 
       (.I0(\x_fu_546_reg[15]_0 [4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[7]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[7]_i_7 
       (.I0(\x_fu_546_reg[15]_0 [3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[7]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[7]_i_8 
       (.I0(\x_fu_546_reg[15]_0 [2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[7]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_546[7]_i_9 
       (.I0(\x_fu_546_reg[15]_0 [1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .O(\x_fu_546[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_546_reg[15]_i_1 
       (.CI(\x_fu_546_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_546_reg[15]_i_1_CO_UNCONNECTED [7],\x_fu_546_reg[15]_i_1_n_6 ,\x_fu_546_reg[15]_i_1_n_7 ,\x_fu_546_reg[15]_i_1_n_8 ,\x_fu_546_reg[15]_i_1_n_9 ,\x_fu_546_reg[15]_i_1_n_10 ,\x_fu_546_reg[15]_i_1_n_11 ,\x_fu_546_reg[15]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_546_reg[15] [15:8]),
        .S({\x_fu_546[15]_i_2_n_5 ,\x_fu_546[15]_i_3_n_5 ,\x_fu_546[15]_i_4_n_5 ,\x_fu_546[15]_i_5_n_5 ,\x_fu_546[15]_i_6_n_5 ,\x_fu_546[15]_i_7_n_5 ,\x_fu_546[15]_i_8_n_5 ,\x_fu_546[15]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_546_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\x_fu_546_reg[7]_i_1_n_5 ,\x_fu_546_reg[7]_i_1_n_6 ,\x_fu_546_reg[7]_i_1_n_7 ,\x_fu_546_reg[7]_i_1_n_8 ,\x_fu_546_reg[7]_i_1_n_9 ,\x_fu_546_reg[7]_i_1_n_10 ,\x_fu_546_reg[7]_i_1_n_11 ,\x_fu_546_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\x_fu_546[7]_i_2_n_5 }),
        .O(\x_fu_546_reg[15] [7:0]),
        .S({\x_fu_546[7]_i_3_n_5 ,\x_fu_546[7]_i_4_n_5 ,\x_fu_546[7]_i_5_n_5 ,\x_fu_546[7]_i_6_n_5 ,\x_fu_546[7]_i_7_n_5 ,\x_fu_546[7]_i_8_n_5 ,\x_fu_546[7]_i_9_n_5 ,\x_fu_546[7]_i_10_n_5 }));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
    \yCount_V[9]_i_1 
       (.I0(\yCount_V_reg[9] ),
        .I1(\xBar_V_reg[0] [2]),
        .I2(\xBar_V_reg[0] [1]),
        .I3(\icmp_ln1518_reg_5213_reg[0] ),
        .I4(\icmp_ln520_reg_5189[0]_i_1_0 ),
        .I5(\x_fu_546_reg[0] ),
        .O(\int_bckgndId_reg[3] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \yCount_V_1[5]_i_1 
       (.I0(\yCount_V_1_reg[5] ),
        .I1(\yCount_V_1_reg[5]_0 ),
        .I2(\yCount_V_1_reg[5]_1 ),
        .I3(\xBar_V_reg[0] [0]),
        .I4(\icmp_ln520_reg_5189[0]_i_1_0 ),
        .I5(\x_fu_546_reg[0] ),
        .O(SR));
  LUT6 #(
    .INIT(64'hEAEAEAAAAAAAAAAA)) 
    \yCount_V_2[9]_i_1 
       (.I0(\yCount_V_2_reg[0]_0 ),
        .I1(\x_fu_546_reg[4] ),
        .I2(valid_out[0]),
        .I3(\yCount_V_2_reg[0]_1 ),
        .I4(icmp_ln1404_1_reg_1635),
        .I5(\yCount_V_2_reg[0] ),
        .O(\icmp_ln1404_reg_1660_reg[0] ));
  LUT6 #(
    .INIT(64'h10FF101010101010)) 
    \yCount_V_3[9]_i_1 
       (.I0(CO),
        .I1(\yCount_V_3_reg[9] ),
        .I2(and_ln1523_reg_52580),
        .I3(\yCount_V_3_reg[9]_0 ),
        .I4(\icmp_ln520_reg_5189[0]_i_1_0 ),
        .I5(\x_fu_546_reg[0] ),
        .O(\icmp_ln1027_reg_5193_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \zonePlateVDelta[15]_i_1 
       (.I0(\icmp_ln520_reg_5189[0]_i_1_0 ),
        .I1(\x_fu_546_reg[0] ),
        .I2(\icmp_ln1050_reg_5243_reg[0] ),
        .I3(\xBar_V_reg[0] [2]),
        .I4(\xBar_V_reg[0] [1]),
        .I5(\zonePlateVDelta_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \zonePlateVDelta[15]_i_10 
       (.I0(\x_fu_546_reg[15]_0 [11]),
        .I1(ap_loop_init),
        .I2(\x_fu_546_reg[15]_0 [10]),
        .I3(\x_fu_546_reg[15]_0 [6]),
        .I4(\x_fu_546_reg[15]_0 [7]),
        .I5(\zonePlateVDelta[15]_i_20_n_5 ),
        .O(\zonePlateVDelta[15]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \zonePlateVDelta[15]_i_20 
       (.I0(\zonePlateVDelta[15]_i_21_n_5 ),
        .I1(\zonePlateVDelta[15]_i_10_0 ),
        .I2(\zonePlateVDelta[15]_i_10_1 [0]),
        .I3(\zonePlateVDelta[15]_i_10_1 [1]),
        .I4(\zonePlateVDelta[15]_i_10_1 [3]),
        .I5(\zonePlateVDelta[15]_i_10_1 [2]),
        .O(\zonePlateVDelta[15]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    \zonePlateVDelta[15]_i_21 
       (.I0(\x_fu_546_reg[15]_0 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(\x_fu_546_reg[15]_0 [1]),
        .O(\zonePlateVDelta[15]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[15]_i_3 
       (.I0(valid_out[0]),
        .I1(\int_width_reg[7] ),
        .O(\icmp_ln520_reg_5189[0]_i_1_0 ));
  LUT6 #(
    .INIT(64'h000000000000A0A2)) 
    \zonePlateVDelta[15]_i_4 
       (.I0(\icmp_ln1027_reg_5193[0]_i_2_n_5 ),
        .I1(\x_fu_546_reg[15]_0 [0]),
        .I2(ap_loop_init),
        .I3(\x_fu_546_reg[15]_0 [3]),
        .I4(\icmp_ln1518_reg_5213_reg[0]_0 ),
        .I5(\zonePlateVDelta[15]_i_10_n_5 ),
        .O(\x_fu_546_reg[0] ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_18
   (\axi_last_V_fu_104_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg,
    B_V_data_1_sel0,
    E,
    push,
    icmp_ln805_fu_217_p2,
    \B_V_data_1_state_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0,
    SR,
    ap_block_pp0_stage0_subdone,
    D,
    B_V_data_1_sel_rd_reg,
    \cmp9454_reg_406_reg[0] ,
    \cmp9454_reg_406_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \eol_reg_177_reg[0] ,
    \eol_reg_177_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg,
    ap_rst_n,
    Q,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel_rd_reg_1,
    s_axis_video_TVALID_int_regslice,
    srcYUV_full_n,
    sof_fu_108,
    \j_fu_96_reg[10] ,
    \icmp_ln805_reg_357_reg[0] ,
    B_V_data_1_sel,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_2);
  output \axi_last_V_fu_104_reg[0] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg;
  output B_V_data_1_sel0;
  output [0:0]E;
  output push;
  output icmp_ln805_fu_217_p2;
  output [0:0]\B_V_data_1_state_reg[0] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0;
  output [0:0]SR;
  output ap_block_pp0_stage0_subdone;
  output [10:0]D;
  output B_V_data_1_sel_rd_reg;
  output [1:0]\cmp9454_reg_406_reg[0] ;
  output \cmp9454_reg_406_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \eol_reg_177_reg[0] ;
  input \eol_reg_177_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg;
  input ap_rst_n;
  input [1:0]Q;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel_rd_reg_1;
  input s_axis_video_TVALID_int_regslice;
  input srcYUV_full_n;
  input sof_fu_108;
  input [10:0]\j_fu_96_reg[10] ;
  input [10:0]\icmp_ln805_reg_357_reg[0] ;
  input B_V_data_1_sel;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_2;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[20][0]_srl21_i_8_n_5 ;
  wire \SRL_SIG_reg[20][0]_srl21_i_9_n_5 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_loop_init_int_i_2_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_data_V_fu_100[29]_i_3_n_5 ;
  wire \axi_last_V_fu_104_reg[0] ;
  wire [1:0]\cmp9454_reg_406_reg[0] ;
  wire \cmp9454_reg_406_reg[0]_0 ;
  wire \eol_reg_177_reg[0] ;
  wire \eol_reg_177_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_2;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out;
  wire icmp_ln805_fu_217_p2;
  wire \icmp_ln805_reg_357[0]_i_4_n_5 ;
  wire \icmp_ln805_reg_357[0]_i_5_n_5 ;
  wire \icmp_ln805_reg_357[0]_i_6_n_5 ;
  wire \icmp_ln805_reg_357[0]_i_7_n_5 ;
  wire \icmp_ln805_reg_357[0]_i_8_n_5 ;
  wire \icmp_ln805_reg_357[0]_i_9_n_5 ;
  wire [10:0]\icmp_ln805_reg_357_reg[0] ;
  wire \j_fu_96[10]_i_4_n_5 ;
  wire \j_fu_96[10]_i_5_n_5 ;
  wire \j_fu_96[6]_i_2_n_5 ;
  wire \j_fu_96[8]_i_2_n_5 ;
  wire \j_fu_96[8]_i_3_n_5 ;
  wire \j_fu_96[9]_i_2_n_5 ;
  wire [10:0]\j_fu_96_reg[10] ;
  wire push;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_fu_108;
  wire srcYUV_full_n;

  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(B_V_data_1_sel0),
        .I1(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_reg));
  LUT6 #(
    .INIT(64'h00000000FFFF2F20)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(E),
        .I1(\j_fu_96[10]_i_4_n_5 ),
        .I2(Q[0]),
        .I3(B_V_data_1_sel_rd_reg_0),
        .I4(Q[1]),
        .I5(B_V_data_1_sel_rd_reg_1),
        .O(B_V_data_1_sel0));
  LUT6 #(
    .INIT(64'h0000AAA800000000)) 
    \SRL_SIG_reg[20][0]_srl21_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln805_fu_217_p2),
        .I2(\SRL_SIG_reg[20][0]_srl21_i_8_n_5 ),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(\SRL_SIG_reg[20][0]_srl21_i_9_n_5 ),
        .I5(srcYUV_full_n),
        .O(push));
  LUT6 #(
    .INIT(64'hFE0EFE04FFFFFFFF)) 
    \SRL_SIG_reg[20][0]_srl21_i_8 
       (.I0(\SRL_SIG_reg[20][0]_srl21_i_9_n_5 ),
        .I1(\eol_reg_177_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(sof_fu_108),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .O(\SRL_SIG_reg[20][0]_srl21_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG_reg[20][0]_srl21_i_9 
       (.I0(\eol_reg_177_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\SRL_SIG_reg[20][0]_srl21_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h1F111F1F11111111)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_2),
        .I2(ap_done_reg1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[0]),
        .O(\cmp9454_reg_406_reg[0] [0]));
  LUT6 #(
    .INIT(64'hF2FFF2F222222222)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_2),
        .I2(ap_done_reg1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[0]),
        .O(\cmp9454_reg_406_reg[0] [1]));
  LUT6 #(
    .INIT(64'h8880888088800000)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(icmp_ln805_fu_217_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(\SRL_SIG_reg[20][0]_srl21_i_9_n_5 ),
        .I5(srcYUV_full_n),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__0
       (.I0(ap_done_reg1),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I1(ap_loop_init_int_i_2_n_5),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .I4(ap_done_reg1),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFFF8AFF)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_i_2_n_5),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I3(ap_rst_n),
        .I4(ap_done_reg1),
        .O(ap_loop_init_int_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h000400040004FFFF)) 
    ap_loop_init_int_i_2
       (.I0(icmp_ln805_fu_217_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I2(\j_fu_96[10]_i_4_n_5 ),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(\SRL_SIG_reg[20][0]_srl21_i_9_n_5 ),
        .I5(srcYUV_full_n),
        .O(ap_loop_init_int_i_2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE00000)) 
    \axi_data_V_fu_100[29]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(\SRL_SIG_reg[20][0]_srl21_i_9_n_5 ),
        .I3(srcYUV_full_n),
        .I4(\j_fu_96[8]_i_3_n_5 ),
        .I5(\axi_data_V_fu_100[29]_i_3_n_5 ),
        .O(\B_V_data_1_state_reg[0] ));
  LUT6 #(
    .INIT(64'h0002AA020002AA8A)) 
    \axi_data_V_fu_100[29]_i_3 
       (.I0(E),
        .I1(\SRL_SIG_reg[20][0]_srl21_i_9_n_5 ),
        .I2(\eol_reg_177_reg[0] ),
        .I3(\j_fu_96[8]_i_3_n_5 ),
        .I4(sof_fu_108),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out),
        .O(\axi_data_V_fu_100[29]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFF000000FF00EF20)) 
    \eol_reg_177[0]_i_1 
       (.I0(\eol_reg_177_reg[0] ),
        .I1(\eol_reg_177_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out),
        .I4(ap_loop_init_int_i_2_n_5),
        .I5(\j_fu_96[8]_i_3_n_5 ),
        .O(\axi_last_V_fu_104_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h1F11)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_1),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_2),
        .I2(ap_done_reg1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .O(\cmp9454_reg_406_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFBFBFB00)) 
    \icmp_ln805_reg_357[0]_i_1 
       (.I0(srcYUV_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\eol_reg_177_reg[0]_0 ),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln805_reg_357[0]_i_2 
       (.I0(\icmp_ln805_reg_357[0]_i_4_n_5 ),
        .I1(\icmp_ln805_reg_357[0]_i_5_n_5 ),
        .I2(\icmp_ln805_reg_357[0]_i_6_n_5 ),
        .I3(\icmp_ln805_reg_357[0]_i_7_n_5 ),
        .I4(\icmp_ln805_reg_357[0]_i_8_n_5 ),
        .I5(\icmp_ln805_reg_357[0]_i_9_n_5 ),
        .O(icmp_ln805_fu_217_p2));
  LUT3 #(
    .INIT(8'hFB)) 
    \icmp_ln805_reg_357[0]_i_3 
       (.I0(icmp_ln805_fu_217_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I2(\j_fu_96[10]_i_4_n_5 ),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln805_reg_357[0]_i_4 
       (.I0(\j_fu_96_reg[10] [6]),
        .I1(\icmp_ln805_reg_357_reg[0] [6]),
        .I2(\j_fu_96_reg[10] [8]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I5(\icmp_ln805_reg_357_reg[0] [8]),
        .O(\icmp_ln805_reg_357[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln805_reg_357[0]_i_5 
       (.I0(\j_fu_96_reg[10] [2]),
        .I1(\icmp_ln805_reg_357_reg[0] [2]),
        .I2(\j_fu_96_reg[10] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I5(\icmp_ln805_reg_357_reg[0] [10]),
        .O(\icmp_ln805_reg_357[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln805_reg_357[0]_i_6 
       (.I0(\j_fu_96_reg[10] [0]),
        .I1(\icmp_ln805_reg_357_reg[0] [0]),
        .I2(\j_fu_96_reg[10] [1]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I5(\icmp_ln805_reg_357_reg[0] [1]),
        .O(\icmp_ln805_reg_357[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln805_reg_357[0]_i_7 
       (.I0(\j_fu_96_reg[10] [9]),
        .I1(\icmp_ln805_reg_357_reg[0] [9]),
        .I2(\j_fu_96_reg[10] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I5(\icmp_ln805_reg_357_reg[0] [7]),
        .O(\icmp_ln805_reg_357[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h95AA)) 
    \icmp_ln805_reg_357[0]_i_8 
       (.I0(\icmp_ln805_reg_357_reg[0] [3]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_96_reg[10] [3]),
        .O(\icmp_ln805_reg_357[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln805_reg_357[0]_i_9 
       (.I0(\j_fu_96_reg[10] [4]),
        .I1(\icmp_ln805_reg_357_reg[0] [4]),
        .I2(\j_fu_96_reg[10] [5]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I5(\icmp_ln805_reg_357_reg[0] [5]),
        .O(\icmp_ln805_reg_357[0]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_96[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_96_reg[10] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_96[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_done_reg1),
        .O(SR));
  LUT6 #(
    .INIT(64'h2220222022200000)) 
    \j_fu_96[10]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I1(icmp_ln805_fu_217_p2),
        .I2(\j_fu_96[10]_i_4_n_5 ),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(\SRL_SIG_reg[20][0]_srl21_i_9_n_5 ),
        .I5(srcYUV_full_n),
        .O(E));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \j_fu_96[10]_i_3 
       (.I0(\j_fu_96_reg[10] [10]),
        .I1(\j_fu_96_reg[10] [8]),
        .I2(\j_fu_96[10]_i_5_n_5 ),
        .I3(\j_fu_96_reg[10] [9]),
        .I4(ap_loop_init_int),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCECECECECFC0CECE)) 
    \j_fu_96[10]_i_4 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_eol_out),
        .I1(sof_fu_108),
        .I2(\j_fu_96[8]_i_3_n_5 ),
        .I3(\eol_reg_177_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\eol_reg_177_reg[0]_0 ),
        .O(\j_fu_96[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \j_fu_96[10]_i_5 
       (.I0(\j_fu_96_reg[10] [7]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_96_reg[10] [5]),
        .I4(\j_fu_96[8]_i_2_n_5 ),
        .I5(\j_fu_96_reg[10] [6]),
        .O(\j_fu_96[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_96[1]_i_1 
       (.I0(\j_fu_96_reg[10] [0]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_96[2]_i_1 
       (.I0(\j_fu_96_reg[10] [2]),
        .I1(\j_fu_96_reg[10] [1]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_96_reg[10] [0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \j_fu_96[3]_i_1 
       (.I0(\j_fu_96_reg[10] [3]),
        .I1(\j_fu_96_reg[10] [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_96_reg[10] [1]),
        .I4(\j_fu_96_reg[10] [2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \j_fu_96[4]_i_1 
       (.I0(\j_fu_96_reg[10] [4]),
        .I1(\j_fu_96_reg[10] [2]),
        .I2(\j_fu_96_reg[10] [1]),
        .I3(\j_fu_96[8]_i_3_n_5 ),
        .I4(\j_fu_96_reg[10] [0]),
        .I5(\j_fu_96_reg[10] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \j_fu_96[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_96_reg[10] [5]),
        .I2(\j_fu_96[6]_i_2_n_5 ),
        .I3(\j_fu_96_reg[10] [4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \j_fu_96[6]_i_1 
       (.I0(\j_fu_96_reg[10] [6]),
        .I1(\j_fu_96_reg[10] [4]),
        .I2(\j_fu_96[6]_i_2_n_5 ),
        .I3(\j_fu_96_reg[10] [5]),
        .I4(ap_loop_init_int),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \j_fu_96[6]_i_2 
       (.I0(\j_fu_96_reg[10] [3]),
        .I1(\j_fu_96_reg[10] [0]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_96_reg[10] [1]),
        .I5(\j_fu_96_reg[10] [2]),
        .O(\j_fu_96[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_fu_96[7]_i_1 
       (.I0(\j_fu_96_reg[10] [7]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [5]),
        .I3(\j_fu_96[8]_i_2_n_5 ),
        .I4(\j_fu_96_reg[10] [6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00006AAA0000AAAA)) 
    \j_fu_96[8]_i_1 
       (.I0(\j_fu_96_reg[10] [8]),
        .I1(\j_fu_96_reg[10] [6]),
        .I2(\j_fu_96[8]_i_2_n_5 ),
        .I3(\j_fu_96_reg[10] [5]),
        .I4(\j_fu_96[8]_i_3_n_5 ),
        .I5(\j_fu_96_reg[10] [7]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_fu_96[8]_i_2 
       (.I0(\j_fu_96_reg[10] [4]),
        .I1(\j_fu_96_reg[10] [2]),
        .I2(\j_fu_96_reg[10] [1]),
        .I3(\j_fu_96[8]_i_3_n_5 ),
        .I4(\j_fu_96_reg[10] [0]),
        .I5(\j_fu_96_reg[10] [3]),
        .O(\j_fu_96[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_96[8]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_96[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_fu_96[9]_i_1 
       (.I0(\j_fu_96_reg[10] [9]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_96_reg[10] [7]),
        .I3(\j_fu_96[9]_i_2_n_5 ),
        .I4(\j_fu_96_reg[10] [8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \j_fu_96[9]_i_2 
       (.I0(\j_fu_96_reg[10] [6]),
        .I1(\j_fu_96_reg[10] [4]),
        .I2(\j_fu_96[6]_i_2_n_5 ),
        .I3(\j_fu_96_reg[10] [5]),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg),
        .O(\j_fu_96[9]_i_2_n_5 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_19
   (ap_done_cache,
    D,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    SR,
    ap_done_reg1,
    \ap_CS_fsm_reg[3] ,
    Q);
  output ap_done_cache;
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [0:0]SR;
  input ap_done_reg1;
  input \ap_CS_fsm_reg[3] ;
  input [0:0]Q;

  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_rst_n_inv;

  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(SR),
        .I1(ap_done_reg1),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_done_cache),
        .I4(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q),
        .I1(ap_done_cache),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_done_reg1),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_20
   (E,
    D,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg,
    \B_V_data_1_state_reg[0] ,
    \axi_last_V_4_reg_103_reg[0] ,
    \ap_CS_fsm_reg[7] ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld,
    Q,
    eol_1_reg_114,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    eol_0_lcssa_reg_167,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    axi_last_2_lcssa_reg_156,
    axi_last_V_4_loc_fu_84,
    \B_V_data_1_state[1]_i_3 );
  output [0:0]E;
  output [1:0]D;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg;
  output \B_V_data_1_state_reg[0] ;
  output \axi_last_V_4_reg_103_reg[0] ;
  output \ap_CS_fsm_reg[7] ;
  output \B_V_data_1_state_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld;
  input [2:0]Q;
  input eol_1_reg_114;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input eol_0_lcssa_reg_167;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input axi_last_2_lcssa_reg_156;
  input axi_last_V_4_loc_fu_84;
  input [0:0]\B_V_data_1_state[1]_i_3 ;

  wire [0:0]\B_V_data_1_state[1]_i_3 ;
  wire \B_V_data_1_state[1]_i_6_n_5 ;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_done_reg1;
  wire ap_done_reg3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_2_lcssa_reg_156;
  wire axi_last_V_4_loc_fu_84;
  wire \axi_last_V_4_loc_fu_84[0]_i_2_n_5 ;
  wire \axi_last_V_4_reg_103_reg[0] ;
  wire eol_0_lcssa_reg_167;
  wire eol_1_reg_114;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hF700FFFF)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I2(\B_V_data_1_state[1]_i_6_n_5 ),
        .I3(Q[2]),
        .I4(\B_V_data_1_state[1]_i_3 ),
        .O(\B_V_data_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_state[1]_i_6 
       (.I0(eol_1_reg_114),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(eol_0_lcssa_reg_167),
        .O(\B_V_data_1_state[1]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_done_reg1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(eol_0_lcssa_reg_167),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I3(eol_1_reg_114),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hA808A8A8A8080808)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I3(eol_0_lcssa_reg_167),
        .I4(ap_loop_init_int),
        .I5(eol_1_reg_114),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__1
       (.I0(eol_0_lcssa_reg_167),
        .I1(ap_loop_init_int),
        .I2(eol_1_reg_114),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7FFFF55F755FF55)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(eol_0_lcssa_reg_167),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I5(eol_1_reg_114),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \axi_data_V_5_fu_104[29]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_data_V_out_ap_vld),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(eol_1_reg_114),
        .I4(Q[2]),
        .I5(ap_done_reg3),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hCCCCC808)) 
    \axi_data_V_5_fu_104[29]_i_4 
       (.I0(eol_1_reg_114),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(eol_0_lcssa_reg_167),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(ap_done_reg3));
  LUT4 #(
    .INIT(16'h8000)) 
    \axi_data_V_5_fu_104[29]_i_5 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I1(eol_0_lcssa_reg_167),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_4_loc_fu_84[0]_i_1 
       (.I0(eol_1_reg_114),
        .I1(\axi_last_V_4_loc_fu_84[0]_i_2_n_5 ),
        .I2(axi_last_2_lcssa_reg_156),
        .I3(ap_done_reg1),
        .I4(Q[2]),
        .I5(axi_last_V_4_loc_fu_84),
        .O(\axi_last_V_4_reg_103_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_last_V_4_loc_fu_84[0]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\axi_last_V_4_loc_fu_84[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08880000)) 
    \axi_last_V_4_reg_103[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(eol_0_lcssa_reg_167),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I5(eol_1_reg_114),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hAABAFABA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(eol_1_reg_114),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(eol_0_lcssa_reg_167),
        .O(\ap_CS_fsm_reg[7] ));
endmodule

(* BlockingType = "1" *) (* CeilLog2FDepth = "5" *) (* CeilLog2Stages = "5" *) 
(* DataWidth = "30" *) (* FDEPTH = "24" *) (* NUM_STAGES = "23" *) 
(* NumWrites = "1" *) (* PfAllDoneEnable = "2" *) (* PipeLatency = "23" *) 
(* PipelineII = "1" *) (* hls_module = "yes" *) (* keep_hierarchy = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_frp_fifoout
   (ap_clk,
    ap_rst,
    data_in,
    data_in_vld,
    data_in_last,
    data_out,
    data_out_vld,
    ap_start,
    data_out_read,
    valid,
    num_valid_datasets,
    pf_ready,
    pf_done,
    empty,
    pf_all_done,
    pf_continue);
  input ap_clk;
  input ap_rst;
  input [29:0]data_in;
  input data_in_vld;
  input data_in_last;
  output [29:0]data_out;
  output data_out_vld;
  input ap_start;
  input data_out_read;
  input [22:0]valid;
  input [5:0]num_valid_datasets;
  output pf_ready;
  output pf_done;
  output empty;
  input pf_all_done;
  input pf_continue;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst;
  wire data_cannot_vld5_out;
  wire data_cannot_vld_reg_n_5;
  wire data_done;
  wire data_done0;
  wire data_done_i_1_n_5;
  wire data_done_i_3_n_5;
  wire [29:0]data_in;
  wire data_in_last;
  wire data_in_vld;
  wire [29:0]data_out;
  wire data_out_last_reg_i_1_n_5;
  wire data_out_last_reg_reg_n_5;
  wire data_out_read;
  wire data_out_vld;
  wire data_out_vld_INST_0_i_1_n_5;
  wire fifo_empty;
  wire fifo_empty_i_1_n_5;
  wire fifo_empty_i_2_n_5;
  wire fifo_empty_i_4_n_5;
  wire fifo_empty_i_5_n_5;
  wire fifo_empty_i_6_n_5;
  wire fifo_full_i_1_n_5;
  wire fifo_full_reg_n_5;
  wire fifo_rdPtr115_out;
  wire \fifo_rdPtr[0]_i_1_n_5 ;
  wire \fifo_rdPtr[1]_i_1_n_5 ;
  wire \fifo_rdPtr[1]_i_2_n_5 ;
  wire \fifo_rdPtr[2]_i_1_n_5 ;
  wire \fifo_rdPtr[2]_i_2_n_5 ;
  wire \fifo_rdPtr[2]_i_3_n_5 ;
  wire \fifo_rdPtr[3]_i_1_n_5 ;
  wire \fifo_rdPtr[4]_i_1_n_5 ;
  wire \fifo_rdPtr[5]_i_1_n_5 ;
  wire \fifo_rdPtr[5]_i_2_n_5 ;
  wire \fifo_rdPtr[5]_i_3_n_5 ;
  wire \fifo_rdPtr[5]_i_4_n_5 ;
  wire \fifo_rdPtr[5]_i_5_n_5 ;
  wire \fifo_rdPtr[5]_i_6_n_5 ;
  wire \fifo_rdPtr[5]_i_7_n_5 ;
  wire \fifo_rdPtr[5]_i_8_n_5 ;
  wire [4:0]fifo_rdPtr_reg;
  wire [5:5]fifo_rdPtr_reg__0;
  wire \fifo_reg[23][0]_srl24_i_2_n_5 ;
  wire \fifo_reg[23][0]_srl24_n_5 ;
  wire \fifo_reg[23][10]_srl24_n_5 ;
  wire \fifo_reg[23][11]_srl24_n_5 ;
  wire \fifo_reg[23][12]_srl24_n_5 ;
  wire \fifo_reg[23][13]_srl24_n_5 ;
  wire \fifo_reg[23][14]_srl24_n_5 ;
  wire \fifo_reg[23][15]_srl24_n_5 ;
  wire \fifo_reg[23][16]_srl24_n_5 ;
  wire \fifo_reg[23][17]_srl24_n_5 ;
  wire \fifo_reg[23][18]_srl24_n_5 ;
  wire \fifo_reg[23][19]_srl24_n_5 ;
  wire \fifo_reg[23][1]_srl24_n_5 ;
  wire \fifo_reg[23][20]_srl24_n_5 ;
  wire \fifo_reg[23][21]_srl24_n_5 ;
  wire \fifo_reg[23][22]_srl24_n_5 ;
  wire \fifo_reg[23][23]_srl24_n_5 ;
  wire \fifo_reg[23][24]_srl24_n_5 ;
  wire \fifo_reg[23][25]_srl24_n_5 ;
  wire \fifo_reg[23][26]_srl24_n_5 ;
  wire \fifo_reg[23][27]_srl24_n_5 ;
  wire \fifo_reg[23][28]_srl24_n_5 ;
  wire \fifo_reg[23][29]_srl24_n_5 ;
  wire \fifo_reg[23][2]_srl24_n_5 ;
  wire \fifo_reg[23][30]_srl24_n_5 ;
  wire \fifo_reg[23][31]_srl24_n_5 ;
  wire \fifo_reg[23][3]_srl24_n_5 ;
  wire \fifo_reg[23][4]_srl24_n_5 ;
  wire \fifo_reg[23][5]_srl24_n_5 ;
  wire \fifo_reg[23][6]_srl24_n_5 ;
  wire \fifo_reg[23][7]_srl24_n_5 ;
  wire \fifo_reg[23][8]_srl24_n_5 ;
  wire \fifo_reg[23][9]_srl24_n_5 ;
  wire [5:0]num_valid_datasets;
  wire p_1_in;
  wire pf_all_done;
  wire pf_continue;
  wire pf_done;
  wire pf_done_INST_0_i_1_n_5;
  wire pf_ready;
  wire pf_ready_INST_0_i_1_n_5;
  wire pf_ready_INST_0_i_2_n_5;
  wire pf_ready_INST_0_i_3_n_5;
  wire pf_ready_INST_0_i_4_n_5;
  wire pf_ready_INST_0_i_5_n_5;
  wire write_enable;
  wire \NLW_fifo_reg[23][0]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][10]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][11]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][12]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][13]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][14]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][15]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][16]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][17]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][18]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][19]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][1]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][20]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][21]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][22]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][23]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][24]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][25]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][26]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][27]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][28]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][29]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][2]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][30]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][31]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][3]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][4]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][5]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][6]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][7]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][8]_srl24_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[23][9]_srl24_Q31_UNCONNECTED ;

  assign empty = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h23332322)) 
    data_cannot_vld_i_1
       (.I0(pf_done_INST_0_i_1_n_5),
        .I1(ap_rst),
        .I2(pf_continue),
        .I3(pf_all_done),
        .I4(data_out_last_reg_reg_n_5),
        .O(data_cannot_vld5_out));
  FDRE data_cannot_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_cannot_vld5_out),
        .Q(data_cannot_vld_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFAFB0A08)) 
    data_done_i_1
       (.I0(data_done0),
        .I1(data_out_vld_INST_0_i_1_n_5),
        .I2(\fifo_reg[23][0]_srl24_i_2_n_5 ),
        .I3(data_out_read),
        .I4(data_done),
        .O(data_done_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBBFBB)) 
    data_done_i_2
       (.I0(pf_continue),
        .I1(pf_all_done),
        .I2(data_cannot_vld_reg_n_5),
        .I3(data_out_read),
        .I4(data_out_vld_INST_0_i_1_n_5),
        .I5(data_done_i_3_n_5),
        .O(data_done0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h202F2020)) 
    data_done_i_3
       (.I0(data_in_last),
        .I1(data_in_vld),
        .I2(fifo_empty),
        .I3(\fifo_reg[23][30]_srl24_n_5 ),
        .I4(\fifo_reg[23][31]_srl24_n_5 ),
        .O(data_done_i_3_n_5));
  FDRE data_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_done_i_1_n_5),
        .Q(data_done),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[0]_INST_0 
       (.I0(data_in[0]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][0]_srl24_n_5 ),
        .O(data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[10]_INST_0 
       (.I0(data_in[10]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][10]_srl24_n_5 ),
        .O(data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[11]_INST_0 
       (.I0(data_in[11]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][11]_srl24_n_5 ),
        .O(data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[12]_INST_0 
       (.I0(data_in[12]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][12]_srl24_n_5 ),
        .O(data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[13]_INST_0 
       (.I0(data_in[13]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][13]_srl24_n_5 ),
        .O(data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[14]_INST_0 
       (.I0(data_in[14]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][14]_srl24_n_5 ),
        .O(data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[15]_INST_0 
       (.I0(data_in[15]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][15]_srl24_n_5 ),
        .O(data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[16]_INST_0 
       (.I0(data_in[16]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][16]_srl24_n_5 ),
        .O(data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[17]_INST_0 
       (.I0(data_in[17]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][17]_srl24_n_5 ),
        .O(data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[18]_INST_0 
       (.I0(data_in[18]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][18]_srl24_n_5 ),
        .O(data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[19]_INST_0 
       (.I0(data_in[19]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][19]_srl24_n_5 ),
        .O(data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[1]_INST_0 
       (.I0(data_in[1]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][1]_srl24_n_5 ),
        .O(data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[20]_INST_0 
       (.I0(data_in[20]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][20]_srl24_n_5 ),
        .O(data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[21]_INST_0 
       (.I0(data_in[21]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][21]_srl24_n_5 ),
        .O(data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[22]_INST_0 
       (.I0(data_in[22]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][22]_srl24_n_5 ),
        .O(data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[23]_INST_0 
       (.I0(data_in[23]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][23]_srl24_n_5 ),
        .O(data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[24]_INST_0 
       (.I0(data_in[24]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][24]_srl24_n_5 ),
        .O(data_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[25]_INST_0 
       (.I0(data_in[25]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][25]_srl24_n_5 ),
        .O(data_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[26]_INST_0 
       (.I0(data_in[26]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][26]_srl24_n_5 ),
        .O(data_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[27]_INST_0 
       (.I0(data_in[27]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][27]_srl24_n_5 ),
        .O(data_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[28]_INST_0 
       (.I0(data_in[28]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][28]_srl24_n_5 ),
        .O(data_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[29]_INST_0 
       (.I0(data_in[29]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][29]_srl24_n_5 ),
        .O(data_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[2]_INST_0 
       (.I0(data_in[2]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][2]_srl24_n_5 ),
        .O(data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[3]_INST_0 
       (.I0(data_in[3]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][3]_srl24_n_5 ),
        .O(data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[4]_INST_0 
       (.I0(data_in[4]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][4]_srl24_n_5 ),
        .O(data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[5]_INST_0 
       (.I0(data_in[5]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][5]_srl24_n_5 ),
        .O(data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[6]_INST_0 
       (.I0(data_in[6]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][6]_srl24_n_5 ),
        .O(data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_INST_0 
       (.I0(data_in[7]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][7]_srl24_n_5 ),
        .O(data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[8]_INST_0 
       (.I0(data_in[8]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][8]_srl24_n_5 ),
        .O(data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[9]_INST_0 
       (.I0(data_in[9]),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][9]_srl24_n_5 ),
        .O(data_out[9]));
  LUT4 #(
    .INIT(16'hBF8A)) 
    data_out_last_reg_i_1
       (.I0(pf_done_INST_0_i_1_n_5),
        .I1(pf_continue),
        .I2(pf_all_done),
        .I3(data_out_last_reg_reg_n_5),
        .O(data_out_last_reg_i_1_n_5));
  FDRE data_out_last_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_out_last_reg_i_1_n_5),
        .Q(data_out_last_reg_reg_n_5),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h31111111)) 
    data_out_vld_INST_0
       (.I0(data_cannot_vld_reg_n_5),
        .I1(data_out_vld_INST_0_i_1_n_5),
        .I2(data_done),
        .I3(pf_continue),
        .I4(pf_all_done),
        .O(data_out_vld));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h47)) 
    data_out_vld_INST_0_i_1
       (.I0(data_in_vld),
        .I1(fifo_empty),
        .I2(\fifo_reg[23][30]_srl24_n_5 ),
        .O(data_out_vld_INST_0_i_1_n_5));
  LUT4 #(
    .INIT(16'h3202)) 
    fifo_empty_i_1
       (.I0(fifo_empty_i_2_n_5),
        .I1(fifo_rdPtr115_out),
        .I2(fifo_empty_i_4_n_5),
        .I3(fifo_empty),
        .O(fifo_empty_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    fifo_empty_i_2
       (.I0(fifo_rdPtr_reg[4]),
        .I1(fifo_rdPtr_reg__0),
        .I2(fifo_rdPtr_reg[2]),
        .I3(fifo_rdPtr_reg[3]),
        .I4(fifo_rdPtr_reg[1]),
        .I5(fifo_rdPtr_reg[0]),
        .O(fifo_empty_i_2_n_5));
  LUT6 #(
    .INIT(64'h00000000FFFFFF08)) 
    fifo_empty_i_3
       (.I0(\fifo_rdPtr[5]_i_4_n_5 ),
        .I1(data_in_vld),
        .I2(data_out_read),
        .I3(fifo_empty_i_5_n_5),
        .I4(fifo_empty_i_6_n_5),
        .I5(fifo_full_reg_n_5),
        .O(fifo_rdPtr115_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    fifo_empty_i_4
       (.I0(data_out_read),
        .I1(\fifo_rdPtr[5]_i_4_n_5 ),
        .I2(data_in_last),
        .I3(data_in_vld),
        .I4(fifo_empty),
        .I5(\fifo_reg[23][0]_srl24_i_2_n_5 ),
        .O(fifo_empty_i_4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h00E0EEE0)) 
    fifo_empty_i_5
       (.I0(data_in_vld),
        .I1(data_in_last),
        .I2(data_out_last_reg_reg_n_5),
        .I3(pf_all_done),
        .I4(pf_continue),
        .O(fifo_empty_i_5_n_5));
  LUT6 #(
    .INIT(64'h00000000D8D888D8)) 
    fifo_empty_i_6
       (.I0(fifo_empty),
        .I1(data_in_vld),
        .I2(data_in_last),
        .I3(\fifo_reg[23][31]_srl24_n_5 ),
        .I4(\fifo_reg[23][30]_srl24_n_5 ),
        .I5(data_out_read),
        .O(fifo_empty_i_6_n_5));
  FDSE #(
    .INIT(1'b1)) 
    fifo_empty_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_empty_i_1_n_5),
        .Q(fifo_empty),
        .S(ap_rst));
  LUT5 #(
    .INIT(32'h45400000)) 
    fifo_full_i_1
       (.I0(ap_rst),
        .I1(p_1_in),
        .I2(fifo_rdPtr115_out),
        .I3(fifo_full_reg_n_5),
        .I4(fifo_empty_i_4_n_5),
        .O(fifo_full_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    fifo_full_i_2
       (.I0(fifo_rdPtr_reg[2]),
        .I1(fifo_rdPtr_reg[3]),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[0]),
        .I4(fifo_rdPtr_reg__0),
        .I5(fifo_rdPtr_reg[4]),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    fifo_full_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_full_i_1_n_5),
        .Q(fifo_full_reg_n_5),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_rdPtr[0]_i_1 
       (.I0(fifo_rdPtr_reg[0]),
        .O(\fifo_rdPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9999999999996669)) 
    \fifo_rdPtr[1]_i_1 
       (.I0(fifo_rdPtr_reg[0]),
        .I1(fifo_rdPtr_reg[1]),
        .I2(data_in_last),
        .I3(data_in_vld),
        .I4(fifo_full_reg_n_5),
        .I5(\fifo_rdPtr[1]_i_2_n_5 ),
        .O(\fifo_rdPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F000F0404)) 
    \fifo_rdPtr[1]_i_2 
       (.I0(\fifo_reg[23][30]_srl24_n_5 ),
        .I1(\fifo_reg[23][31]_srl24_n_5 ),
        .I2(\fifo_reg[23][0]_srl24_i_2_n_5 ),
        .I3(data_in_vld),
        .I4(fifo_empty),
        .I5(data_out_read),
        .O(\fifo_rdPtr[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \fifo_rdPtr[2]_i_1 
       (.I0(fifo_rdPtr_reg[0]),
        .I1(fifo_rdPtr_reg[1]),
        .I2(\fifo_rdPtr[2]_i_2_n_5 ),
        .I3(fifo_rdPtr_reg[2]),
        .I4(fifo_rdPtr115_out),
        .O(\fifo_rdPtr[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAEEFEAAAAEFFF)) 
    \fifo_rdPtr[2]_i_2 
       (.I0(\fifo_rdPtr[2]_i_3_n_5 ),
        .I1(data_out_read),
        .I2(fifo_empty),
        .I3(data_in_vld),
        .I4(\fifo_reg[23][0]_srl24_i_2_n_5 ),
        .I5(\fifo_rdPtr[5]_i_4_n_5 ),
        .O(\fifo_rdPtr[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \fifo_rdPtr[2]_i_3 
       (.I0(fifo_full_reg_n_5),
        .I1(data_in_vld),
        .I2(data_in_last),
        .O(\fifo_rdPtr[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \fifo_rdPtr[3]_i_1 
       (.I0(fifo_rdPtr_reg[0]),
        .I1(fifo_rdPtr_reg[1]),
        .I2(fifo_rdPtr115_out),
        .I3(fifo_rdPtr_reg[3]),
        .I4(fifo_rdPtr_reg[2]),
        .O(\fifo_rdPtr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_rdPtr[4]_i_1 
       (.I0(fifo_rdPtr_reg[2]),
        .I1(fifo_rdPtr_reg[0]),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr115_out),
        .I4(fifo_rdPtr_reg[3]),
        .I5(fifo_rdPtr_reg[4]),
        .O(\fifo_rdPtr[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAABAAABAAAAAAAB)) 
    \fifo_rdPtr[5]_i_1 
       (.I0(fifo_rdPtr115_out),
        .I1(\fifo_reg[23][0]_srl24_i_2_n_5 ),
        .I2(fifo_empty),
        .I3(\fifo_rdPtr[5]_i_3_n_5 ),
        .I4(\fifo_rdPtr[5]_i_4_n_5 ),
        .I5(data_out_read),
        .O(\fifo_rdPtr[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0FFFF000FEEE0111)) 
    \fifo_rdPtr[5]_i_2 
       (.I0(\fifo_rdPtr[5]_i_5_n_5 ),
        .I1(fifo_rdPtr_reg[3]),
        .I2(fifo_rdPtr115_out),
        .I3(\fifo_rdPtr[5]_i_6_n_5 ),
        .I4(fifo_rdPtr_reg__0),
        .I5(fifo_rdPtr_reg[4]),
        .O(\fifo_rdPtr[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_rdPtr[5]_i_3 
       (.I0(data_in_last),
        .I1(data_in_vld),
        .O(\fifo_rdPtr[5]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_rdPtr[5]_i_4 
       (.I0(\fifo_reg[23][30]_srl24_n_5 ),
        .I1(\fifo_reg[23][31]_srl24_n_5 ),
        .O(\fifo_rdPtr[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFFE)) 
    \fifo_rdPtr[5]_i_5 
       (.I0(\fifo_rdPtr[5]_i_7_n_5 ),
        .I1(\fifo_rdPtr[5]_i_8_n_5 ),
        .I2(fifo_empty_i_5_n_5),
        .I3(fifo_empty_i_6_n_5),
        .I4(fifo_full_reg_n_5),
        .I5(fifo_rdPtr_reg[2]),
        .O(\fifo_rdPtr[5]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \fifo_rdPtr[5]_i_6 
       (.I0(fifo_rdPtr_reg[2]),
        .I1(fifo_rdPtr_reg[3]),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[0]),
        .O(\fifo_rdPtr[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_rdPtr[5]_i_7 
       (.I0(fifo_rdPtr_reg[0]),
        .I1(fifo_rdPtr_reg[1]),
        .O(\fifo_rdPtr[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \fifo_rdPtr[5]_i_8 
       (.I0(data_out_read),
        .I1(data_in_vld),
        .I2(\fifo_reg[23][31]_srl24_n_5 ),
        .I3(\fifo_reg[23][30]_srl24_n_5 ),
        .O(\fifo_rdPtr[5]_i_8_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[0]_i_1_n_5 ),
        .Q(fifo_rdPtr_reg[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[1]_i_1_n_5 ),
        .Q(fifo_rdPtr_reg[1]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[2]_i_1_n_5 ),
        .Q(fifo_rdPtr_reg[2]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[3]_i_1_n_5 ),
        .Q(fifo_rdPtr_reg[3]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[4] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[4]_i_1_n_5 ),
        .Q(fifo_rdPtr_reg[4]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[5] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[5]_i_2_n_5 ),
        .Q(fifo_rdPtr_reg__0),
        .S(ap_rst));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][0]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][0]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[0]),
        .Q(\fifo_reg[23][0]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][0]_srl24_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hBFBFAF00)) 
    \fifo_reg[23][0]_srl24_i_1 
       (.I0(\fifo_reg[23][0]_srl24_i_2_n_5 ),
        .I1(data_out_read),
        .I2(fifo_empty),
        .I3(data_in_last),
        .I4(data_in_vld),
        .O(write_enable));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \fifo_reg[23][0]_srl24_i_2 
       (.I0(pf_continue),
        .I1(pf_all_done),
        .I2(data_out_last_reg_reg_n_5),
        .O(\fifo_reg[23][0]_srl24_i_2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][10]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][10]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[10]),
        .Q(\fifo_reg[23][10]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][10]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][11]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][11]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[11]),
        .Q(\fifo_reg[23][11]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][11]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][12]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][12]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[12]),
        .Q(\fifo_reg[23][12]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][12]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][13]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][13]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[13]),
        .Q(\fifo_reg[23][13]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][13]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][14]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][14]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[14]),
        .Q(\fifo_reg[23][14]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][14]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][15]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][15]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[15]),
        .Q(\fifo_reg[23][15]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][15]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][16]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][16]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[16]),
        .Q(\fifo_reg[23][16]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][16]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][17]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][17]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[17]),
        .Q(\fifo_reg[23][17]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][17]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][18]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][18]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[18]),
        .Q(\fifo_reg[23][18]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][18]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][19]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][19]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[19]),
        .Q(\fifo_reg[23][19]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][19]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][1]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][1]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[1]),
        .Q(\fifo_reg[23][1]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][1]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][20]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][20]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[20]),
        .Q(\fifo_reg[23][20]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][20]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][21]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][21]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[21]),
        .Q(\fifo_reg[23][21]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][21]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][22]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][22]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[22]),
        .Q(\fifo_reg[23][22]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][22]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][23]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][23]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[23]),
        .Q(\fifo_reg[23][23]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][23]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][24]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][24]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[24]),
        .Q(\fifo_reg[23][24]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][24]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][25]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][25]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[25]),
        .Q(\fifo_reg[23][25]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][25]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][26]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][26]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[26]),
        .Q(\fifo_reg[23][26]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][26]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][27]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][27]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[27]),
        .Q(\fifo_reg[23][27]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][27]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][28]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][28]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[28]),
        .Q(\fifo_reg[23][28]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][28]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][29]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][29]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[29]),
        .Q(\fifo_reg[23][29]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][29]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][2]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][2]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[2]),
        .Q(\fifo_reg[23][2]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][2]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][30]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][30]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in_vld),
        .Q(\fifo_reg[23][30]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][30]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][31]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][31]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in_last),
        .Q(\fifo_reg[23][31]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][31]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][3]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][3]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[3]),
        .Q(\fifo_reg[23][3]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][3]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][4]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][4]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[4]),
        .Q(\fifo_reg[23][4]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][4]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][5]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][5]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[5]),
        .Q(\fifo_reg[23][5]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][5]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][6]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][6]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[6]),
        .Q(\fifo_reg[23][6]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][6]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][7]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][7]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[7]),
        .Q(\fifo_reg[23][7]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][7]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][8]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][8]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[8]),
        .Q(\fifo_reg[23][8]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][8]_srl24_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U /\fifo_reg[23][9]_srl24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[23][9]_srl24 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[9]),
        .Q(\fifo_reg[23][9]_srl24_n_5 ),
        .Q31(\NLW_fifo_reg[23][9]_srl24_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hAECE)) 
    pf_done_INST_0
       (.I0(pf_done_INST_0_i_1_n_5),
        .I1(data_out_last_reg_reg_n_5),
        .I2(pf_all_done),
        .I3(pf_continue),
        .O(pf_done));
  LUT6 #(
    .INIT(64'hAA8CFF8C008C008C)) 
    pf_done_INST_0_i_1
       (.I0(data_out_read),
        .I1(\fifo_reg[23][31]_srl24_n_5 ),
        .I2(\fifo_reg[23][30]_srl24_n_5 ),
        .I3(fifo_empty),
        .I4(data_in_vld),
        .I5(data_in_last),
        .O(pf_done_INST_0_i_1_n_5));
  LUT6 #(
    .INIT(64'h011780007FFF0117)) 
    pf_ready_INST_0
       (.I0(pf_ready_INST_0_i_1_n_5),
        .I1(num_valid_datasets[4]),
        .I2(pf_ready_INST_0_i_2_n_5),
        .I3(pf_ready_INST_0_i_3_n_5),
        .I4(pf_ready_INST_0_i_4_n_5),
        .I5(num_valid_datasets[5]),
        .O(pf_ready));
  LUT5 #(
    .INIT(32'hF88F8008)) 
    pf_ready_INST_0_i_1
       (.I0(fifo_rdPtr_reg[2]),
        .I1(num_valid_datasets[2]),
        .I2(fifo_rdPtr_reg[3]),
        .I3(num_valid_datasets[3]),
        .I4(pf_ready_INST_0_i_5_n_5),
        .O(pf_ready_INST_0_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    pf_ready_INST_0_i_2
       (.I0(fifo_rdPtr_reg[3]),
        .I1(fifo_rdPtr_reg[4]),
        .O(pf_ready_INST_0_i_2_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    pf_ready_INST_0_i_3
       (.I0(num_valid_datasets[3]),
        .I1(fifo_rdPtr_reg[3]),
        .O(pf_ready_INST_0_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h78)) 
    pf_ready_INST_0_i_4
       (.I0(fifo_rdPtr_reg[4]),
        .I1(fifo_rdPtr_reg[3]),
        .I2(fifo_rdPtr_reg__0),
        .O(pf_ready_INST_0_i_4_n_5));
  LUT6 #(
    .INIT(64'h8FF80FF00FF00880)) 
    pf_ready_INST_0_i_5
       (.I0(num_valid_datasets[0]),
        .I1(fifo_rdPtr_reg[0]),
        .I2(num_valid_datasets[2]),
        .I3(fifo_rdPtr_reg[2]),
        .I4(num_valid_datasets[1]),
        .I5(fifo_rdPtr_reg[1]),
        .O(pf_ready_INST_0_i_5_n_5));
endmodule

(* CeilLog2Stages = "5" *) (* ExitLatency = "21" *) (* NUM_STAGES = "23" *) 
(* PipelineII = "1" *) (* PipelineLatency = "23" *) (* hls_module = "yes" *) 
(* keep_hierarchy = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_frp_pipeline_valid
   (ap_clk,
    ap_rst,
    valid_in,
    exitcond,
    valid_out,
    num_valid_datasets);
  input ap_clk;
  input ap_rst;
  input valid_in;
  input exitcond;
  output [22:0]valid_out;
  output [5:0]num_valid_datasets;

  wire ap_clk;
  wire ap_rst;
  wire exitcond;
  wire \genblk1[21].v2_reg0 ;
  wire [5:0]num_valid_datasets;
  wire \nvd_reg[5]_i_2_n_5 ;
  wire \nvd_reg[5]_i_3_n_5 ;
  wire \nvd_reg[5]_i_4_n_5 ;
  wire \nvd_reg[5]_i_5_n_5 ;
  wire \nvd_reg[5]_i_6_n_5 ;
  wire \nvd_reg[5]_i_7_n_5 ;
  wire \nvd_reg[5]_i_8_n_5 ;
  wire \nvd_reg_reg[5]_i_1_n_10 ;
  wire \nvd_reg_reg[5]_i_1_n_11 ;
  wire \nvd_reg_reg[5]_i_1_n_12 ;
  wire \nvd_reg_reg[5]_i_1_n_8 ;
  wire \nvd_reg_reg[5]_i_1_n_9 ;
  wire [5:0]p_0_in;
  wire valid_in;
  wire [22:1]\^valid_out ;
  wire [7:5]\NLW_nvd_reg_reg[5]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_nvd_reg_reg[5]_i_1_O_UNCONNECTED ;

  assign valid_out[22:1] = \^valid_out [22:1];
  assign valid_out[0] = valid_in;
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].v2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(valid_in),
        .Q(\^valid_out [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[10].v2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [10]),
        .Q(\^valid_out [11]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[11].v2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [11]),
        .Q(\^valid_out [12]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[12].v2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [12]),
        .Q(\^valid_out [13]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[13].v2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [13]),
        .Q(\^valid_out [14]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[14].v2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [14]),
        .Q(\^valid_out [15]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[15].v2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [15]),
        .Q(\^valid_out [16]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[16].v2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [16]),
        .Q(\^valid_out [17]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[17].v2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [17]),
        .Q(\^valid_out [18]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[18].v2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [18]),
        .Q(\^valid_out [19]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[19].v2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [19]),
        .Q(\^valid_out [20]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[1].v2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [1]),
        .Q(\^valid_out [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[20].v2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [20]),
        .Q(\^valid_out [21]),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[21].v2[21]_i_1 
       (.I0(\^valid_out [21]),
        .I1(exitcond),
        .O(\genblk1[21].v2_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[21].v2_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\genblk1[21].v2_reg0 ),
        .Q(\^valid_out [22]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[2].v2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [2]),
        .Q(\^valid_out [3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[3].v2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [3]),
        .Q(\^valid_out [4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[4].v2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [4]),
        .Q(\^valid_out [5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[5].v2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [5]),
        .Q(\^valid_out [6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[6].v2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [6]),
        .Q(\^valid_out [7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[7].v2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [7]),
        .Q(\^valid_out [8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[8].v2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [8]),
        .Q(\^valid_out [9]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[9].v2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [9]),
        .Q(\^valid_out [10]),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h70F7)) 
    \nvd_reg[5]_i_2 
       (.I0(exitcond),
        .I1(\^valid_out [21]),
        .I2(valid_in),
        .I3(\^valid_out [22]),
        .O(\nvd_reg[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nvd_reg[5]_i_3 
       (.I0(num_valid_datasets[4]),
        .I1(num_valid_datasets[5]),
        .O(\nvd_reg[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nvd_reg[5]_i_4 
       (.I0(num_valid_datasets[3]),
        .I1(num_valid_datasets[4]),
        .O(\nvd_reg[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nvd_reg[5]_i_5 
       (.I0(num_valid_datasets[2]),
        .I1(num_valid_datasets[3]),
        .O(\nvd_reg[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h70F78F08)) 
    \nvd_reg[5]_i_6 
       (.I0(exitcond),
        .I1(\^valid_out [21]),
        .I2(valid_in),
        .I3(\^valid_out [22]),
        .I4(num_valid_datasets[2]),
        .O(\nvd_reg[5]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h70F78F08)) 
    \nvd_reg[5]_i_7 
       (.I0(exitcond),
        .I1(\^valid_out [21]),
        .I2(valid_in),
        .I3(\^valid_out [22]),
        .I4(num_valid_datasets[1]),
        .O(\nvd_reg[5]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \nvd_reg[5]_i_8 
       (.I0(num_valid_datasets[0]),
        .I1(\^valid_out [22]),
        .I2(valid_in),
        .I3(\^valid_out [21]),
        .I4(exitcond),
        .O(\nvd_reg[5]_i_8_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(num_valid_datasets[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(num_valid_datasets[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(num_valid_datasets[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(num_valid_datasets[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(num_valid_datasets[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(num_valid_datasets[5]),
        .R(ap_rst));
  CARRY8 \nvd_reg_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_nvd_reg_reg[5]_i_1_CO_UNCONNECTED [7:5],\nvd_reg_reg[5]_i_1_n_8 ,\nvd_reg_reg[5]_i_1_n_9 ,\nvd_reg_reg[5]_i_1_n_10 ,\nvd_reg_reg[5]_i_1_n_11 ,\nvd_reg_reg[5]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,num_valid_datasets[3:2],\nvd_reg[5]_i_2_n_5 ,num_valid_datasets[1:0]}),
        .O({\NLW_nvd_reg_reg[5]_i_1_O_UNCONNECTED [7:6],p_0_in}),
        .S({1'b0,1'b0,\nvd_reg[5]_i_3_n_5 ,\nvd_reg[5]_i_4_n_5 ,\nvd_reg[5]_i_5_n_5 ,\nvd_reg[5]_i_6_n_5 ,\nvd_reg[5]_i_7_n_5 ,\nvd_reg[5]_i_8_n_5 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
   (D,
    ap_clk,
    A,
    DSP_ALU_INST,
    zext_ln1259_fu_3731_p1,
    \v_reg_5652_reg[13] ,
    \v_reg_5652_reg[16] ,
    \v_reg_5652_reg[16]_0 ,
    DI,
    S,
    \v_reg_5652_reg[5] );
  output [16:0]D;
  input ap_clk;
  input [10:0]A;
  input [10:0]DSP_ALU_INST;
  input [10:0]zext_ln1259_fu_3731_p1;
  input \v_reg_5652_reg[13] ;
  input \v_reg_5652_reg[16] ;
  input \v_reg_5652_reg[16]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input \v_reg_5652_reg[5] ;

  wire [10:0]A;
  wire [16:0]D;
  wire [0:0]DI;
  wire [10:0]DSP_ALU_INST;
  wire [0:0]S;
  wire ap_clk;
  wire \v_reg_5652_reg[13] ;
  wire \v_reg_5652_reg[16] ;
  wire \v_reg_5652_reg[16]_0 ;
  wire \v_reg_5652_reg[5] ;
  wire [10:0]zext_ln1259_fu_3731_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8 design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U
       (.A(A),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .S(S),
        .ap_clk(ap_clk),
        .\v_reg_5652_reg[13] (\v_reg_5652_reg[13] ),
        .\v_reg_5652_reg[16] (\v_reg_5652_reg[16] ),
        .\v_reg_5652_reg[16]_0 (\v_reg_5652_reg[16]_0 ),
        .\v_reg_5652_reg[5] (\v_reg_5652_reg[5] ),
        .zext_ln1259_fu_3731_p1(zext_ln1259_fu_3731_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8
   (D,
    ap_clk,
    A,
    DSP_ALU_INST,
    zext_ln1259_fu_3731_p1,
    \v_reg_5652_reg[13] ,
    \v_reg_5652_reg[16] ,
    \v_reg_5652_reg[16]_0 ,
    DI,
    S,
    \v_reg_5652_reg[5] );
  output [16:0]D;
  input ap_clk;
  input [10:0]A;
  input [10:0]DSP_ALU_INST;
  input [10:0]zext_ln1259_fu_3731_p1;
  input \v_reg_5652_reg[13] ;
  input \v_reg_5652_reg[16] ;
  input \v_reg_5652_reg[16]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input \v_reg_5652_reg[5] ;

  wire [10:0]A;
  wire [16:0]D;
  wire [0:0]DI;
  wire [10:0]DSP_ALU_INST;
  wire [0:0]S;
  wire ap_clk;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \v_reg_5652[13]_i_2_n_5 ;
  wire \v_reg_5652[13]_i_3_n_5 ;
  wire \v_reg_5652[13]_i_4_n_5 ;
  wire \v_reg_5652[13]_i_5_n_5 ;
  wire \v_reg_5652[13]_i_6_n_5 ;
  wire \v_reg_5652[13]_i_7_n_5 ;
  wire \v_reg_5652[13]_i_8_n_5 ;
  wire \v_reg_5652[13]_i_9_n_5 ;
  wire \v_reg_5652[16]_i_4_n_5 ;
  wire \v_reg_5652[16]_i_5_n_5 ;
  wire \v_reg_5652[5]_i_2_n_5 ;
  wire \v_reg_5652[5]_i_3_n_5 ;
  wire \v_reg_5652[5]_i_4_n_5 ;
  wire \v_reg_5652[5]_i_5_n_5 ;
  wire \v_reg_5652[5]_i_6_n_5 ;
  wire \v_reg_5652[5]_i_7_n_5 ;
  wire \v_reg_5652_reg[13] ;
  wire \v_reg_5652_reg[13]_i_1_n_10 ;
  wire \v_reg_5652_reg[13]_i_1_n_11 ;
  wire \v_reg_5652_reg[13]_i_1_n_12 ;
  wire \v_reg_5652_reg[13]_i_1_n_5 ;
  wire \v_reg_5652_reg[13]_i_1_n_6 ;
  wire \v_reg_5652_reg[13]_i_1_n_7 ;
  wire \v_reg_5652_reg[13]_i_1_n_8 ;
  wire \v_reg_5652_reg[13]_i_1_n_9 ;
  wire \v_reg_5652_reg[16] ;
  wire \v_reg_5652_reg[16]_0 ;
  wire \v_reg_5652_reg[16]_i_1_n_11 ;
  wire \v_reg_5652_reg[16]_i_1_n_12 ;
  wire \v_reg_5652_reg[5] ;
  wire \v_reg_5652_reg[5]_i_1_n_10 ;
  wire \v_reg_5652_reg[5]_i_1_n_11 ;
  wire \v_reg_5652_reg[5]_i_1_n_12 ;
  wire \v_reg_5652_reg[5]_i_1_n_5 ;
  wire \v_reg_5652_reg[5]_i_1_n_6 ;
  wire \v_reg_5652_reg[5]_i_1_n_7 ;
  wire \v_reg_5652_reg[5]_i_1_n_8 ;
  wire \v_reg_5652_reg[5]_i_1_n_9 ;
  wire [10:0]zext_ln1259_fu_3731_p1;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:2]\NLW_v_reg_5652_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_v_reg_5652_reg[16]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_v_reg_5652_reg[5]_i_1_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[10],A[10],A[10],A[10],A,A[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[10],DSP_ALU_INST[10],DSP_ALU_INST[10],DSP_ALU_INST[10],DSP_ALU_INST,DSP_ALU_INST[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \v_reg_5652[13]_i_2 
       (.I0(p_reg_reg_n_89),
        .I1(zext_ln1259_fu_3731_p1[10]),
        .I2(\v_reg_5652_reg[16]_0 ),
        .I3(zext_ln1259_fu_3731_p1[10]),
        .I4(zext_ln1259_fu_3731_p1[10]),
        .I5(zext_ln1259_fu_3731_p1[10]),
        .O(\v_reg_5652[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \v_reg_5652[13]_i_3 
       (.I0(p_reg_reg_n_90),
        .I1(zext_ln1259_fu_3731_p1[10]),
        .I2(\v_reg_5652_reg[16]_0 ),
        .I3(zext_ln1259_fu_3731_p1[10]),
        .I4(zext_ln1259_fu_3731_p1[10]),
        .O(\v_reg_5652[13]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \v_reg_5652[13]_i_4 
       (.I0(p_reg_reg_n_91),
        .I1(zext_ln1259_fu_3731_p1[10]),
        .I2(\v_reg_5652_reg[16]_0 ),
        .I3(zext_ln1259_fu_3731_p1[10]),
        .O(\v_reg_5652[13]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \v_reg_5652[13]_i_5 
       (.I0(p_reg_reg_n_92),
        .I1(zext_ln1259_fu_3731_p1[10]),
        .I2(\v_reg_5652_reg[16]_0 ),
        .O(\v_reg_5652[13]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9969999999999999)) 
    \v_reg_5652[13]_i_6 
       (.I0(p_reg_reg_n_93),
        .I1(zext_ln1259_fu_3731_p1[9]),
        .I2(zext_ln1259_fu_3731_p1[7]),
        .I3(\v_reg_5652_reg[13] ),
        .I4(zext_ln1259_fu_3731_p1[6]),
        .I5(zext_ln1259_fu_3731_p1[8]),
        .O(\v_reg_5652[13]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h66966666)) 
    \v_reg_5652[13]_i_7 
       (.I0(p_reg_reg_n_94),
        .I1(zext_ln1259_fu_3731_p1[8]),
        .I2(zext_ln1259_fu_3731_p1[6]),
        .I3(\v_reg_5652_reg[13] ),
        .I4(zext_ln1259_fu_3731_p1[7]),
        .O(\v_reg_5652[13]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \v_reg_5652[13]_i_8 
       (.I0(p_reg_reg_n_95),
        .I1(zext_ln1259_fu_3731_p1[7]),
        .I2(\v_reg_5652_reg[13] ),
        .I3(zext_ln1259_fu_3731_p1[6]),
        .O(\v_reg_5652[13]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \v_reg_5652[13]_i_9 
       (.I0(p_reg_reg_n_96),
        .I1(zext_ln1259_fu_3731_p1[6]),
        .I2(\v_reg_5652_reg[13] ),
        .O(\v_reg_5652[13]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h758A)) 
    \v_reg_5652[16]_i_4 
       (.I0(zext_ln1259_fu_3731_p1[10]),
        .I1(zext_ln1259_fu_3731_p1[9]),
        .I2(\v_reg_5652_reg[16] ),
        .I3(p_reg_reg_n_87),
        .O(\v_reg_5652[16]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hC6)) 
    \v_reg_5652[16]_i_5 
       (.I0(zext_ln1259_fu_3731_p1[10]),
        .I1(p_reg_reg_n_88),
        .I2(\v_reg_5652_reg[16]_0 ),
        .O(\v_reg_5652[16]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \v_reg_5652[5]_i_2 
       (.I0(p_reg_reg_n_97),
        .I1(zext_ln1259_fu_3731_p1[5]),
        .I2(\v_reg_5652_reg[5] ),
        .O(\v_reg_5652[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \v_reg_5652[5]_i_3 
       (.I0(p_reg_reg_n_98),
        .I1(zext_ln1259_fu_3731_p1[4]),
        .I2(zext_ln1259_fu_3731_p1[2]),
        .I3(zext_ln1259_fu_3731_p1[0]),
        .I4(zext_ln1259_fu_3731_p1[1]),
        .I5(zext_ln1259_fu_3731_p1[3]),
        .O(\v_reg_5652[5]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \v_reg_5652[5]_i_4 
       (.I0(p_reg_reg_n_99),
        .I1(zext_ln1259_fu_3731_p1[3]),
        .I2(zext_ln1259_fu_3731_p1[1]),
        .I3(zext_ln1259_fu_3731_p1[0]),
        .I4(zext_ln1259_fu_3731_p1[2]),
        .O(\v_reg_5652[5]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \v_reg_5652[5]_i_5 
       (.I0(p_reg_reg_n_100),
        .I1(zext_ln1259_fu_3731_p1[2]),
        .I2(zext_ln1259_fu_3731_p1[0]),
        .I3(zext_ln1259_fu_3731_p1[1]),
        .O(\v_reg_5652[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \v_reg_5652[5]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(zext_ln1259_fu_3731_p1[1]),
        .I2(zext_ln1259_fu_3731_p1[0]),
        .O(\v_reg_5652[5]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \v_reg_5652[5]_i_7 
       (.I0(p_reg_reg_n_103),
        .I1(zext_ln1259_fu_3731_p1[0]),
        .O(\v_reg_5652[5]_i_7_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \v_reg_5652_reg[13]_i_1 
       (.CI(\v_reg_5652_reg[5]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\v_reg_5652_reg[13]_i_1_n_5 ,\v_reg_5652_reg[13]_i_1_n_6 ,\v_reg_5652_reg[13]_i_1_n_7 ,\v_reg_5652_reg[13]_i_1_n_8 ,\v_reg_5652_reg[13]_i_1_n_9 ,\v_reg_5652_reg[13]_i_1_n_10 ,\v_reg_5652_reg[13]_i_1_n_11 ,\v_reg_5652_reg[13]_i_1_n_12 }),
        .DI({p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(D[13:6]),
        .S({\v_reg_5652[13]_i_2_n_5 ,\v_reg_5652[13]_i_3_n_5 ,\v_reg_5652[13]_i_4_n_5 ,\v_reg_5652[13]_i_5_n_5 ,\v_reg_5652[13]_i_6_n_5 ,\v_reg_5652[13]_i_7_n_5 ,\v_reg_5652[13]_i_8_n_5 ,\v_reg_5652[13]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \v_reg_5652_reg[16]_i_1 
       (.CI(\v_reg_5652_reg[13]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_v_reg_5652_reg[16]_i_1_CO_UNCONNECTED [7:2],\v_reg_5652_reg[16]_i_1_n_11 ,\v_reg_5652_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI,p_reg_reg_n_88}),
        .O({\NLW_v_reg_5652_reg[16]_i_1_O_UNCONNECTED [7:3],D[16:14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,S,\v_reg_5652[16]_i_4_n_5 ,\v_reg_5652[16]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \v_reg_5652_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\v_reg_5652_reg[5]_i_1_n_5 ,\v_reg_5652_reg[5]_i_1_n_6 ,\v_reg_5652_reg[5]_i_1_n_7 ,\v_reg_5652_reg[5]_i_1_n_8 ,\v_reg_5652_reg[5]_i_1_n_9 ,\v_reg_5652_reg[5]_i_1_n_10 ,\v_reg_5652_reg[5]_i_1_n_11 ,\v_reg_5652_reg[5]_i_1_n_12 }),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,1'b0}),
        .O({D[5:0],\NLW_v_reg_5652_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({\v_reg_5652[5]_i_2_n_5 ,\v_reg_5652[5]_i_3_n_5 ,\v_reg_5652[5]_i_4_n_5 ,\v_reg_5652[5]_i_5_n_5 ,\v_reg_5652[5]_i_6_n_5 ,p_reg_reg_n_102,\v_reg_5652[5]_i_7_n_5 ,p_reg_reg_n_104}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1
   (P,
    \trunc_ln1236_2_reg_5379_reg[13] ,
    ap_clk,
    A,
    Q,
    DSP_A_B_DATA_INST);
  output [22:0]P;
  output [8:0]\trunc_ln1236_2_reg_5379_reg[13] ;
  input ap_clk;
  input [1:0]A;
  input [21:0]Q;
  input [8:0]DSP_A_B_DATA_INST;

  wire [1:0]A;
  wire [8:0]DSP_A_B_DATA_INST;
  wire [22:0]P;
  wire [21:0]Q;
  wire ap_clk;
  wire [8:0]\trunc_ln1236_2_reg_5379_reg[13] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3 design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U
       (.A(A),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\trunc_ln1236_2_reg_5379_reg[13] (\trunc_ln1236_2_reg_5379_reg[13] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3
   (P,
    \trunc_ln1236_2_reg_5379_reg[13] ,
    ap_clk,
    A,
    Q,
    DSP_A_B_DATA_INST);
  output [22:0]P;
  output [8:0]\trunc_ln1236_2_reg_5379_reg[13] ;
  input ap_clk;
  input [1:0]A;
  input [21:0]Q;
  input [8:0]DSP_A_B_DATA_INST;

  wire [1:0]A;
  wire [8:0]DSP_A_B_DATA_INST;
  wire [22:0]P;
  wire [21:0]Q;
  wire ap_clk;
  wire \r_reg_5424[0]_i_10_n_5 ;
  wire \r_reg_5424[0]_i_11_n_5 ;
  wire \r_reg_5424[0]_i_12_n_5 ;
  wire \r_reg_5424[0]_i_13_n_5 ;
  wire \r_reg_5424[0]_i_14_n_5 ;
  wire \r_reg_5424[0]_i_15_n_5 ;
  wire \r_reg_5424[0]_i_16_n_5 ;
  wire \r_reg_5424[0]_i_17_n_5 ;
  wire \r_reg_5424[0]_i_18_n_5 ;
  wire \r_reg_5424[0]_i_19_n_5 ;
  wire \r_reg_5424[0]_i_20_n_5 ;
  wire \r_reg_5424[0]_i_21_n_5 ;
  wire \r_reg_5424[0]_i_22_n_5 ;
  wire \r_reg_5424[0]_i_23_n_5 ;
  wire \r_reg_5424[0]_i_24_n_5 ;
  wire \r_reg_5424[0]_i_25_n_5 ;
  wire \r_reg_5424[0]_i_4_n_5 ;
  wire \r_reg_5424[0]_i_5_n_5 ;
  wire \r_reg_5424[0]_i_6_n_5 ;
  wire \r_reg_5424[0]_i_7_n_5 ;
  wire \r_reg_5424[0]_i_8_n_5 ;
  wire \r_reg_5424[0]_i_9_n_5 ;
  wire \r_reg_5424_reg[0]_i_2_n_11 ;
  wire \r_reg_5424_reg[0]_i_2_n_12 ;
  wire \r_reg_5424_reg[0]_i_3_n_10 ;
  wire \r_reg_5424_reg[0]_i_3_n_11 ;
  wire \r_reg_5424_reg[0]_i_3_n_12 ;
  wire \r_reg_5424_reg[0]_i_3_n_5 ;
  wire \r_reg_5424_reg[0]_i_3_n_6 ;
  wire \r_reg_5424_reg[0]_i_3_n_7 ;
  wire \r_reg_5424_reg[0]_i_3_n_8 ;
  wire \r_reg_5424_reg[0]_i_3_n_9 ;
  wire [8:0]\trunc_ln1236_2_reg_5379_reg[13] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:3]\NLW_r_reg_5424_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_r_reg_5424_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_r_reg_5424_reg[0]_i_3_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[1],A[1],A[1],A[1],A[1],\trunc_ln1236_2_reg_5379_reg[13] [8],A[0],\trunc_ln1236_2_reg_5379_reg[13] [7:0],\trunc_ln1236_2_reg_5379_reg[13] [0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_10__1
       (.I0(\trunc_ln1236_2_reg_5379_reg[13] [0]),
        .I1(DSP_A_B_DATA_INST[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h06)) 
    p_reg_reg_i_2__1
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_4__1
       (.I0(\trunc_ln1236_2_reg_5379_reg[13] [0]),
        .I1(DSP_A_B_DATA_INST[6]),
        .O(\trunc_ln1236_2_reg_5379_reg[13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_5__1
       (.I0(\trunc_ln1236_2_reg_5379_reg[13] [0]),
        .I1(DSP_A_B_DATA_INST[5]),
        .O(\trunc_ln1236_2_reg_5379_reg[13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_6__1
       (.I0(\trunc_ln1236_2_reg_5379_reg[13] [0]),
        .I1(DSP_A_B_DATA_INST[4]),
        .O(\trunc_ln1236_2_reg_5379_reg[13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_7__1
       (.I0(\trunc_ln1236_2_reg_5379_reg[13] [0]),
        .I1(DSP_A_B_DATA_INST[3]),
        .O(\trunc_ln1236_2_reg_5379_reg[13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_8__1
       (.I0(\trunc_ln1236_2_reg_5379_reg[13] [0]),
        .I1(DSP_A_B_DATA_INST[2]),
        .O(\trunc_ln1236_2_reg_5379_reg[13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_9__1
       (.I0(\trunc_ln1236_2_reg_5379_reg[13] [0]),
        .I1(DSP_A_B_DATA_INST[1]),
        .O(\trunc_ln1236_2_reg_5379_reg[13] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5424[0]_i_10 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\r_reg_5424[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5424[0]_i_11 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\r_reg_5424[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5424[0]_i_12 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\r_reg_5424[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5424[0]_i_13 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\r_reg_5424[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5424[0]_i_14 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\r_reg_5424[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5424[0]_i_15 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\r_reg_5424[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5424[0]_i_16 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\r_reg_5424[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5424[0]_i_17 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\r_reg_5424[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_18 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\r_reg_5424[0]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_19 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\r_reg_5424[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_20 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\r_reg_5424[0]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_21 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\r_reg_5424[0]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_22 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\r_reg_5424[0]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_23 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\r_reg_5424[0]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_24 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\r_reg_5424[0]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_25 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\r_reg_5424[0]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_5424[0]_i_4 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\r_reg_5424[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5424[0]_i_5 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\r_reg_5424[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_5424[0]_i_6 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\r_reg_5424[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_7 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\r_reg_5424[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_8 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\r_reg_5424[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_reg_5424[0]_i_9 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\r_reg_5424[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \r_reg_5424_reg[0]_i_2 
       (.CI(\r_reg_5424_reg[0]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_r_reg_5424_reg[0]_i_2_CO_UNCONNECTED [7:3],\trunc_ln1236_2_reg_5379_reg[13] [0],\r_reg_5424_reg[0]_i_2_n_11 ,\r_reg_5424_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\r_reg_5424[0]_i_4_n_5 ,\r_reg_5424[0]_i_5_n_5 ,\r_reg_5424[0]_i_6_n_5 }),
        .O(\NLW_r_reg_5424_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\r_reg_5424[0]_i_7_n_5 ,\r_reg_5424[0]_i_8_n_5 ,\r_reg_5424[0]_i_9_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \r_reg_5424_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\r_reg_5424_reg[0]_i_3_n_5 ,\r_reg_5424_reg[0]_i_3_n_6 ,\r_reg_5424_reg[0]_i_3_n_7 ,\r_reg_5424_reg[0]_i_3_n_8 ,\r_reg_5424_reg[0]_i_3_n_9 ,\r_reg_5424_reg[0]_i_3_n_10 ,\r_reg_5424_reg[0]_i_3_n_11 ,\r_reg_5424_reg[0]_i_3_n_12 }),
        .DI({\r_reg_5424[0]_i_10_n_5 ,\r_reg_5424[0]_i_11_n_5 ,\r_reg_5424[0]_i_12_n_5 ,\r_reg_5424[0]_i_13_n_5 ,\r_reg_5424[0]_i_14_n_5 ,\r_reg_5424[0]_i_15_n_5 ,\r_reg_5424[0]_i_16_n_5 ,\r_reg_5424[0]_i_17_n_5 }),
        .O(\NLW_r_reg_5424_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\r_reg_5424[0]_i_18_n_5 ,\r_reg_5424[0]_i_19_n_5 ,\r_reg_5424[0]_i_20_n_5 ,\r_reg_5424[0]_i_21_n_5 ,\r_reg_5424[0]_i_22_n_5 ,\r_reg_5424[0]_i_23_n_5 ,\r_reg_5424[0]_i_24_n_5 ,\r_reg_5424[0]_i_25_n_5 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1
   (P,
    A,
    ap_clk,
    DSP_ALU_INST,
    Q);
  output [22:0]P;
  output [1:0]A;
  input ap_clk;
  input [8:0]DSP_ALU_INST;
  input [1:0]Q;

  wire [1:0]A;
  wire [8:0]DSP_ALU_INST;
  wire [22:0]P;
  wire [1:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4 design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U
       (.A(A),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4
   (P,
    A,
    ap_clk,
    DSP_ALU_INST,
    Q);
  output [22:0]P;
  output [1:0]A;
  input ap_clk;
  input [8:0]DSP_ALU_INST;
  input [1:0]Q;

  wire [1:0]A;
  wire [8:0]DSP_ALU_INST;
  wire [22:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[1],A[1],A[1],A[1],A[1],DSP_ALU_INST[8],A[0],DSP_ALU_INST[7:0],DSP_ALU_INST[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(DSP_ALU_INST[0]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_3__1
       (.I0(DSP_ALU_INST[0]),
        .I1(Q[0]),
        .O(A[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
   (D,
    CEA1,
    \trunc_ln1240_2_reg_5389_reg[13] ,
    ap_clk,
    P,
    Q,
    DSP_A_B_DATA_INST,
    bckgndId_load_read_reg_5071,
    \g_reg_5430_reg[2] ,
    icmp_ln520_reg_5189_pp0_iter14_reg);
  output [23:0]D;
  output CEA1;
  output [10:0]\trunc_ln1240_2_reg_5389_reg[13] ;
  input ap_clk;
  input [22:0]P;
  input [21:0]Q;
  input [8:0]DSP_A_B_DATA_INST;
  input [1:0]bckgndId_load_read_reg_5071;
  input \g_reg_5430_reg[2] ;
  input icmp_ln520_reg_5189_pp0_iter14_reg;

  wire CEA1;
  wire [23:0]D;
  wire [8:0]DSP_A_B_DATA_INST;
  wire [22:0]P;
  wire [21:0]Q;
  wire ap_clk;
  wire [1:0]bckgndId_load_read_reg_5071;
  wire \g_reg_5430_reg[2] ;
  wire icmp_ln520_reg_5189_pp0_iter14_reg;
  wire [10:0]\trunc_ln1240_2_reg_5389_reg[13] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6 design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U
       (.A(\trunc_ln1240_2_reg_5389_reg[13] ),
        .CEA1(CEA1),
        .D(D),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071),
        .\g_reg_5430_reg[2] (\g_reg_5430_reg[2] ),
        .icmp_ln520_reg_5189_pp0_iter14_reg(icmp_ln520_reg_5189_pp0_iter14_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6
   (D,
    CEA1,
    A,
    ap_clk,
    P,
    Q,
    DSP_A_B_DATA_INST,
    bckgndId_load_read_reg_5071,
    \g_reg_5430_reg[2] ,
    icmp_ln520_reg_5189_pp0_iter14_reg);
  output [23:0]D;
  output CEA1;
  output [10:0]A;
  input ap_clk;
  input [22:0]P;
  input [21:0]Q;
  input [8:0]DSP_A_B_DATA_INST;
  input [1:0]bckgndId_load_read_reg_5071;
  input \g_reg_5430_reg[2] ;
  input icmp_ln520_reg_5189_pp0_iter14_reg;

  wire [10:0]A;
  wire CEA1;
  wire [23:0]D;
  wire [8:0]DSP_A_B_DATA_INST;
  wire [22:0]P;
  wire [21:0]Q;
  wire ap_clk;
  wire [1:0]bckgndId_load_read_reg_5071;
  wire \g_reg_5430_reg[2] ;
  wire icmp_ln520_reg_5189_pp0_iter14_reg;
  wire p_reg_reg_i_11__1_n_11;
  wire p_reg_reg_i_11__1_n_12;
  wire p_reg_reg_i_12__1_n_10;
  wire p_reg_reg_i_12__1_n_11;
  wire p_reg_reg_i_12__1_n_12;
  wire p_reg_reg_i_12__1_n_5;
  wire p_reg_reg_i_12__1_n_6;
  wire p_reg_reg_i_12__1_n_7;
  wire p_reg_reg_i_12__1_n_8;
  wire p_reg_reg_i_12__1_n_9;
  wire p_reg_reg_i_13__1_n_5;
  wire p_reg_reg_i_14__1_n_5;
  wire p_reg_reg_i_15__1_n_5;
  wire p_reg_reg_i_16__1_n_5;
  wire p_reg_reg_i_17__0_n_5;
  wire p_reg_reg_i_18__0_n_5;
  wire p_reg_reg_i_19_n_5;
  wire p_reg_reg_i_20_n_5;
  wire p_reg_reg_i_21_n_5;
  wire p_reg_reg_i_22_n_5;
  wire p_reg_reg_i_23_n_5;
  wire p_reg_reg_i_24_n_5;
  wire p_reg_reg_i_25_n_5;
  wire p_reg_reg_i_26_n_5;
  wire p_reg_reg_i_27_n_5;
  wire p_reg_reg_i_28_n_5;
  wire p_reg_reg_i_29_n_5;
  wire p_reg_reg_i_30_n_5;
  wire p_reg_reg_i_31_n_5;
  wire p_reg_reg_i_32_n_5;
  wire p_reg_reg_i_33_n_5;
  wire p_reg_reg_i_34_n_5;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:3]NLW_p_reg_reg_i_11__1_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_11__1_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_12__1_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[10],A[10],A[10],A[10],A,A[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_10__2
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[0]),
        .O(A[1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_11__1
       (.CI(p_reg_reg_i_12__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_11__1_CO_UNCONNECTED[7:3],A[0],p_reg_reg_i_11__1_n_11,p_reg_reg_i_11__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_13__1_n_5,p_reg_reg_i_14__1_n_5,p_reg_reg_i_15__1_n_5}),
        .O(NLW_p_reg_reg_i_11__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_16__1_n_5,p_reg_reg_i_17__0_n_5,p_reg_reg_i_18__0_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_12__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_12__1_n_5,p_reg_reg_i_12__1_n_6,p_reg_reg_i_12__1_n_7,p_reg_reg_i_12__1_n_8,p_reg_reg_i_12__1_n_9,p_reg_reg_i_12__1_n_10,p_reg_reg_i_12__1_n_11,p_reg_reg_i_12__1_n_12}),
        .DI({p_reg_reg_i_19_n_5,p_reg_reg_i_20_n_5,p_reg_reg_i_21_n_5,p_reg_reg_i_22_n_5,p_reg_reg_i_23_n_5,p_reg_reg_i_24_n_5,p_reg_reg_i_25_n_5,p_reg_reg_i_26_n_5}),
        .O(NLW_p_reg_reg_i_12__1_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_27_n_5,p_reg_reg_i_28_n_5,p_reg_reg_i_29_n_5,p_reg_reg_i_30_n_5,p_reg_reg_i_31_n_5,p_reg_reg_i_32_n_5,p_reg_reg_i_33_n_5,p_reg_reg_i_34_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_13__1
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(p_reg_reg_i_13__1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_14__1
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(p_reg_reg_i_14__1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_15__1
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(p_reg_reg_i_15__1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_16__1
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(p_reg_reg_i_16__1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_17__0
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(p_reg_reg_i_17__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_18__0
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(p_reg_reg_i_18__0_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_19
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(p_reg_reg_i_19_n_5));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_1__2
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(A[0]),
        .O(A[10]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_20
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(p_reg_reg_i_20_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_21
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(p_reg_reg_i_21_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_22
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(p_reg_reg_i_22_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_23
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(p_reg_reg_i_23_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_24
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(p_reg_reg_i_24_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_25
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_reg_reg_i_25_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_26
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_reg_reg_i_26_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_27
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(p_reg_reg_i_27_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_28
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(p_reg_reg_i_28_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_29
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(p_reg_reg_i_29_n_5));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h06)) 
    p_reg_reg_i_2__2
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(A[0]),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_30
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(p_reg_reg_i_30_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_31
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(p_reg_reg_i_31_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_32
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(p_reg_reg_i_32_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_33
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_reg_reg_i_33_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_34
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_reg_reg_i_34_n_5));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_3__2
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[7]),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_4__2
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[6]),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_5__2
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[5]),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_6__2
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[4]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_7__2
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[3]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_8__2
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[2]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_9__2
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[1]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    \r_reg_5424[0]_i_1 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(\g_reg_5430_reg[2] ),
        .I3(icmp_ln520_reg_5189_pp0_iter14_reg),
        .O(CEA1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
   (D,
    icmp_ln1261_fu_3774_p2,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q);
  output [16:0]D;
  output icmp_ln1261_fu_3774_p2;
  input CEA1;
  input ap_clk;
  input [10:0]DSP_ALU_INST;
  input [22:0]P;
  input [10:0]Q;

  wire CEA1;
  wire [16:0]D;
  wire [10:0]DSP_ALU_INST;
  wire [22:0]P;
  wire [10:0]Q;
  wire ap_clk;
  wire icmp_ln1261_fu_3774_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7 design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U
       (.CEA1(CEA1),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln1261_fu_3774_p2(icmp_ln1261_fu_3774_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7
   (D,
    icmp_ln1261_fu_3774_p2,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q);
  output [16:0]D;
  output icmp_ln1261_fu_3774_p2;
  input CEA1;
  input ap_clk;
  input [10:0]DSP_ALU_INST;
  input [22:0]P;
  input [10:0]Q;

  wire CEA1;
  wire [16:0]D;
  wire [10:0]DSP_ALU_INST;
  wire [22:0]P;
  wire [10:0]Q;
  wire ap_clk;
  wire icmp_ln1261_fu_3774_p2;
  wire \icmp_ln1261_reg_5657[0]_i_2_n_5 ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \u_reg_5647[13]_i_2_n_5 ;
  wire \u_reg_5647[13]_i_3_n_5 ;
  wire \u_reg_5647[13]_i_4_n_5 ;
  wire \u_reg_5647[13]_i_5_n_5 ;
  wire \u_reg_5647[13]_i_6_n_5 ;
  wire \u_reg_5647[13]_i_7_n_5 ;
  wire \u_reg_5647[13]_i_8_n_5 ;
  wire \u_reg_5647[13]_i_9_n_5 ;
  wire \u_reg_5647[15]_i_2_n_5 ;
  wire \u_reg_5647[5]_i_2_n_5 ;
  wire \u_reg_5647[5]_i_3_n_5 ;
  wire \u_reg_5647[5]_i_4_n_5 ;
  wire \u_reg_5647[5]_i_5_n_5 ;
  wire \u_reg_5647[5]_i_6_n_5 ;
  wire \u_reg_5647[5]_i_7_n_5 ;
  wire \u_reg_5647[5]_i_8_n_5 ;
  wire \u_reg_5647_reg[13]_i_1_n_10 ;
  wire \u_reg_5647_reg[13]_i_1_n_11 ;
  wire \u_reg_5647_reg[13]_i_1_n_12 ;
  wire \u_reg_5647_reg[13]_i_1_n_5 ;
  wire \u_reg_5647_reg[13]_i_1_n_6 ;
  wire \u_reg_5647_reg[13]_i_1_n_7 ;
  wire \u_reg_5647_reg[13]_i_1_n_8 ;
  wire \u_reg_5647_reg[13]_i_1_n_9 ;
  wire \u_reg_5647_reg[15]_i_1_n_10 ;
  wire \u_reg_5647_reg[15]_i_1_n_12 ;
  wire \u_reg_5647_reg[5]_i_1_n_10 ;
  wire \u_reg_5647_reg[5]_i_1_n_11 ;
  wire \u_reg_5647_reg[5]_i_1_n_12 ;
  wire \u_reg_5647_reg[5]_i_1_n_5 ;
  wire \u_reg_5647_reg[5]_i_1_n_6 ;
  wire \u_reg_5647_reg[5]_i_1_n_7 ;
  wire \u_reg_5647_reg[5]_i_1_n_8 ;
  wire \u_reg_5647_reg[5]_i_1_n_9 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]\NLW_u_reg_5647_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_u_reg_5647_reg[15]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_u_reg_5647_reg[5]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1261_reg_5657[0]_i_1 
       (.I0(\icmp_ln1261_reg_5657[0]_i_2_n_5 ),
        .I1(\u_reg_5647_reg[15]_i_1_n_10 ),
        .O(icmp_ln1261_fu_3774_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1261_reg_5657[0]_i_2 
       (.I0(D[10]),
        .I1(D[11]),
        .I2(D[12]),
        .I3(D[13]),
        .I4(D[14]),
        .I5(D[15]),
        .O(\icmp_ln1261_reg_5657[0]_i_2_n_5 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[10],DSP_ALU_INST[10],DSP_ALU_INST[10],DSP_ALU_INST[10],DSP_ALU_INST,DSP_ALU_INST[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[13]_i_2 
       (.I0(p_reg_reg_n_89),
        .I1(Q[10]),
        .O(\u_reg_5647[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[13]_i_3 
       (.I0(p_reg_reg_n_90),
        .I1(Q[10]),
        .O(\u_reg_5647[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[13]_i_4 
       (.I0(p_reg_reg_n_91),
        .I1(Q[10]),
        .O(\u_reg_5647[13]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[13]_i_5 
       (.I0(p_reg_reg_n_92),
        .I1(Q[10]),
        .O(\u_reg_5647[13]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[13]_i_6 
       (.I0(p_reg_reg_n_93),
        .I1(Q[9]),
        .O(\u_reg_5647[13]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[13]_i_7 
       (.I0(p_reg_reg_n_94),
        .I1(Q[8]),
        .O(\u_reg_5647[13]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[13]_i_8 
       (.I0(p_reg_reg_n_95),
        .I1(Q[7]),
        .O(\u_reg_5647[13]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[13]_i_9 
       (.I0(p_reg_reg_n_96),
        .I1(Q[6]),
        .O(\u_reg_5647[13]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[15]_i_2 
       (.I0(p_reg_reg_n_88),
        .I1(Q[10]),
        .O(\u_reg_5647[15]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_5647[16]_i_1 
       (.I0(\u_reg_5647_reg[15]_i_1_n_10 ),
        .O(D[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[5]_i_2 
       (.I0(p_reg_reg_n_97),
        .I1(Q[5]),
        .O(\u_reg_5647[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[5]_i_3 
       (.I0(p_reg_reg_n_98),
        .I1(Q[4]),
        .O(\u_reg_5647[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[5]_i_4 
       (.I0(p_reg_reg_n_99),
        .I1(Q[3]),
        .O(\u_reg_5647[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[5]_i_5 
       (.I0(p_reg_reg_n_100),
        .I1(Q[2]),
        .O(\u_reg_5647[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[5]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(Q[1]),
        .O(\u_reg_5647[5]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[5]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(Q[0]),
        .O(\u_reg_5647[5]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \u_reg_5647[5]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(Q[0]),
        .O(\u_reg_5647[5]_i_8_n_5 ));
  CARRY8 \u_reg_5647_reg[13]_i_1 
       (.CI(\u_reg_5647_reg[5]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\u_reg_5647_reg[13]_i_1_n_5 ,\u_reg_5647_reg[13]_i_1_n_6 ,\u_reg_5647_reg[13]_i_1_n_7 ,\u_reg_5647_reg[13]_i_1_n_8 ,\u_reg_5647_reg[13]_i_1_n_9 ,\u_reg_5647_reg[13]_i_1_n_10 ,\u_reg_5647_reg[13]_i_1_n_11 ,\u_reg_5647_reg[13]_i_1_n_12 }),
        .DI({p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(D[13:6]),
        .S({\u_reg_5647[13]_i_2_n_5 ,\u_reg_5647[13]_i_3_n_5 ,\u_reg_5647[13]_i_4_n_5 ,\u_reg_5647[13]_i_5_n_5 ,\u_reg_5647[13]_i_6_n_5 ,\u_reg_5647[13]_i_7_n_5 ,\u_reg_5647[13]_i_8_n_5 ,\u_reg_5647[13]_i_9_n_5 }));
  CARRY8 \u_reg_5647_reg[15]_i_1 
       (.CI(\u_reg_5647_reg[13]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_u_reg_5647_reg[15]_i_1_CO_UNCONNECTED [7:3],\u_reg_5647_reg[15]_i_1_n_10 ,\NLW_u_reg_5647_reg[15]_i_1_CO_UNCONNECTED [1],\u_reg_5647_reg[15]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,p_reg_reg_n_88}),
        .O({\NLW_u_reg_5647_reg[15]_i_1_O_UNCONNECTED [7:2],D[15:14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,p_reg_reg_n_87,\u_reg_5647[15]_i_2_n_5 }));
  CARRY8 \u_reg_5647_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\u_reg_5647_reg[5]_i_1_n_5 ,\u_reg_5647_reg[5]_i_1_n_6 ,\u_reg_5647_reg[5]_i_1_n_7 ,\u_reg_5647_reg[5]_i_1_n_8 ,\u_reg_5647_reg[5]_i_1_n_9 ,\u_reg_5647_reg[5]_i_1_n_10 ,\u_reg_5647_reg[5]_i_1_n_11 ,\u_reg_5647_reg[5]_i_1_n_12 }),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,1'b0}),
        .O({D[5:0],\NLW_u_reg_5647_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({\u_reg_5647[5]_i_2_n_5 ,\u_reg_5647[5]_i_3_n_5 ,\u_reg_5647[5]_i_4_n_5 ,\u_reg_5647[5]_i_5_n_5 ,\u_reg_5647[5]_i_6_n_5 ,\u_reg_5647[5]_i_7_n_5 ,\u_reg_5647[5]_i_8_n_5 ,p_reg_reg_n_104}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
   (D,
    ap_clk,
    P,
    DSP_ALU_INST,
    p_reg_reg_i_1__0,
    Q);
  output [10:0]D;
  input ap_clk;
  input [15:0]P;
  input [15:0]DSP_ALU_INST;
  input [15:0]p_reg_reg_i_1__0;
  input [15:0]Q;

  wire [10:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire [15:0]p_reg_reg_i_1__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1 design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U
       (.D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_i_1__0_0(p_reg_reg_i_1__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1
   (D,
    ap_clk,
    P,
    DSP_ALU_INST,
    p_reg_reg_i_1__0_0,
    Q);
  output [10:0]D;
  input ap_clk;
  input [15:0]P;
  input [15:0]DSP_ALU_INST;
  input [15:0]p_reg_reg_i_1__0_0;
  input [15:0]Q;

  wire [10:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_i_10__0_n_5;
  wire p_reg_reg_i_11__0_n_5;
  wire p_reg_reg_i_12__0_n_5;
  wire p_reg_reg_i_13__0_n_5;
  wire p_reg_reg_i_14__0_n_5;
  wire p_reg_reg_i_15__0_n_5;
  wire p_reg_reg_i_16__0_n_5;
  wire p_reg_reg_i_17_n_5;
  wire p_reg_reg_i_18_n_5;
  wire [15:0]p_reg_reg_i_1__0_0;
  wire p_reg_reg_i_1__0_n_10;
  wire p_reg_reg_i_1__0_n_11;
  wire p_reg_reg_i_1__0_n_12;
  wire p_reg_reg_i_1__0_n_13;
  wire p_reg_reg_i_1__0_n_14;
  wire p_reg_reg_i_1__0_n_15;
  wire p_reg_reg_i_1__0_n_16;
  wire p_reg_reg_i_1__0_n_17;
  wire p_reg_reg_i_1__0_n_18;
  wire p_reg_reg_i_1__0_n_19;
  wire p_reg_reg_i_1__0_n_20;
  wire p_reg_reg_i_1__0_n_6;
  wire p_reg_reg_i_1__0_n_7;
  wire p_reg_reg_i_1__0_n_8;
  wire p_reg_reg_i_1__0_n_9;
  wire p_reg_reg_i_2__0_n_10;
  wire p_reg_reg_i_2__0_n_11;
  wire p_reg_reg_i_2__0_n_12;
  wire p_reg_reg_i_2__0_n_13;
  wire p_reg_reg_i_2__0_n_14;
  wire p_reg_reg_i_2__0_n_15;
  wire p_reg_reg_i_2__0_n_16;
  wire p_reg_reg_i_2__0_n_17;
  wire p_reg_reg_i_2__0_n_18;
  wire p_reg_reg_i_2__0_n_19;
  wire p_reg_reg_i_2__0_n_20;
  wire p_reg_reg_i_2__0_n_5;
  wire p_reg_reg_i_2__0_n_6;
  wire p_reg_reg_i_2__0_n_7;
  wire p_reg_reg_i_2__0_n_8;
  wire p_reg_reg_i_2__0_n_9;
  wire p_reg_reg_i_3__0_n_5;
  wire p_reg_reg_i_4__0_n_5;
  wire p_reg_reg_i_5__0_n_5;
  wire p_reg_reg_i_6__0_n_5;
  wire p_reg_reg_i_7__0_n_5;
  wire p_reg_reg_i_8__0_n_5;
  wire p_reg_reg_i_9__0_n_5;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_1__0_CO_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({P[15],P[15],P}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__0_n_13,p_reg_reg_i_1__0_n_14,p_reg_reg_i_1__0_n_15,p_reg_reg_i_1__0_n_16,p_reg_reg_i_1__0_n_17,p_reg_reg_i_1__0_n_18,p_reg_reg_i_1__0_n_19,p_reg_reg_i_1__0_n_20,p_reg_reg_i_2__0_n_13,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_15,p_reg_reg_i_2__0_n_16,p_reg_reg_i_2__0_n_17,p_reg_reg_i_2__0_n_18,p_reg_reg_i_2__0_n_19,p_reg_reg_i_2__0_n_20}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__0
       (.I0(Q[8]),
        .I1(p_reg_reg_i_1__0_0[8]),
        .O(p_reg_reg_i_10__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__0
       (.I0(Q[7]),
        .I1(p_reg_reg_i_1__0_0[7]),
        .O(p_reg_reg_i_11__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__0
       (.I0(Q[6]),
        .I1(p_reg_reg_i_1__0_0[6]),
        .O(p_reg_reg_i_12__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__0
       (.I0(Q[5]),
        .I1(p_reg_reg_i_1__0_0[5]),
        .O(p_reg_reg_i_13__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__0
       (.I0(Q[4]),
        .I1(p_reg_reg_i_1__0_0[4]),
        .O(p_reg_reg_i_14__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__0
       (.I0(Q[3]),
        .I1(p_reg_reg_i_1__0_0[3]),
        .O(p_reg_reg_i_15__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__0
       (.I0(Q[2]),
        .I1(p_reg_reg_i_1__0_0[2]),
        .O(p_reg_reg_i_16__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17
       (.I0(Q[1]),
        .I1(p_reg_reg_i_1__0_0[1]),
        .O(p_reg_reg_i_17_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18
       (.I0(Q[0]),
        .I1(p_reg_reg_i_1__0_0[0]),
        .O(p_reg_reg_i_18_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_reg_reg_i_1__0
       (.CI(p_reg_reg_i_2__0_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_1__0_CO_UNCONNECTED[7],p_reg_reg_i_1__0_n_6,p_reg_reg_i_1__0_n_7,p_reg_reg_i_1__0_n_8,p_reg_reg_i_1__0_n_9,p_reg_reg_i_1__0_n_10,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_12}),
        .DI({1'b0,Q[14:8]}),
        .O({p_reg_reg_i_1__0_n_13,p_reg_reg_i_1__0_n_14,p_reg_reg_i_1__0_n_15,p_reg_reg_i_1__0_n_16,p_reg_reg_i_1__0_n_17,p_reg_reg_i_1__0_n_18,p_reg_reg_i_1__0_n_19,p_reg_reg_i_1__0_n_20}),
        .S({p_reg_reg_i_3__0_n_5,p_reg_reg_i_4__0_n_5,p_reg_reg_i_5__0_n_5,p_reg_reg_i_6__0_n_5,p_reg_reg_i_7__0_n_5,p_reg_reg_i_8__0_n_5,p_reg_reg_i_9__0_n_5,p_reg_reg_i_10__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_reg_reg_i_2__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_2__0_n_5,p_reg_reg_i_2__0_n_6,p_reg_reg_i_2__0_n_7,p_reg_reg_i_2__0_n_8,p_reg_reg_i_2__0_n_9,p_reg_reg_i_2__0_n_10,p_reg_reg_i_2__0_n_11,p_reg_reg_i_2__0_n_12}),
        .DI(Q[7:0]),
        .O({p_reg_reg_i_2__0_n_13,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_15,p_reg_reg_i_2__0_n_16,p_reg_reg_i_2__0_n_17,p_reg_reg_i_2__0_n_18,p_reg_reg_i_2__0_n_19,p_reg_reg_i_2__0_n_20}),
        .S({p_reg_reg_i_11__0_n_5,p_reg_reg_i_12__0_n_5,p_reg_reg_i_13__0_n_5,p_reg_reg_i_14__0_n_5,p_reg_reg_i_15__0_n_5,p_reg_reg_i_16__0_n_5,p_reg_reg_i_17_n_5,p_reg_reg_i_18_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_i_1__0_0[15]),
        .I1(Q[15]),
        .O(p_reg_reg_i_3__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_4__0
       (.I0(Q[14]),
        .I1(p_reg_reg_i_1__0_0[14]),
        .O(p_reg_reg_i_4__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_5__0
       (.I0(Q[13]),
        .I1(p_reg_reg_i_1__0_0[13]),
        .O(p_reg_reg_i_5__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_6__0
       (.I0(Q[12]),
        .I1(p_reg_reg_i_1__0_0[12]),
        .O(p_reg_reg_i_6__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_7__0
       (.I0(Q[11]),
        .I1(p_reg_reg_i_1__0_0[11]),
        .O(p_reg_reg_i_7__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_8__0
       (.I0(Q[10]),
        .I1(p_reg_reg_i_1__0_0[10]),
        .O(p_reg_reg_i_8__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9__0
       (.I0(Q[9]),
        .I1(p_reg_reg_i_1__0_0[9]),
        .O(p_reg_reg_i_9__0_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
   (ap_clk_0,
    ap_clk,
    A);
  output [8:0]ap_clk_0;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire ap_clk;
  wire [8:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_15 design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U
       (.A(A),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_5
   (ap_clk_0,
    ap_clk,
    A);
  output [8:0]ap_clk_0;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire ap_clk;
  wire [8:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_14 design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U
       (.A(A),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_6
   (P,
    ap_clk,
    A);
  output [8:0]P;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [8:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2 design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2
   (P,
    ap_clk,
    A);
  output [8:0]P;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [8:0]P;
  wire ap_clk;
  wire p_reg_tmp_reg_n_100;
  wire p_reg_tmp_reg_n_101;
  wire p_reg_tmp_reg_n_102;
  wire p_reg_tmp_reg_n_103;
  wire p_reg_tmp_reg_n_104;
  wire p_reg_tmp_reg_n_105;
  wire p_reg_tmp_reg_n_106;
  wire p_reg_tmp_reg_n_107;
  wire p_reg_tmp_reg_n_108;
  wire p_reg_tmp_reg_n_109;
  wire p_reg_tmp_reg_n_110;
  wire p_reg_tmp_reg_n_97;
  wire p_reg_tmp_reg_n_98;
  wire p_reg_tmp_reg_n_99;
  wire NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_tmp_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_tmp_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_tmp_reg_P_UNCONNECTED[47:23],P,p_reg_tmp_reg_n_97,p_reg_tmp_reg_n_98,p_reg_tmp_reg_n_99,p_reg_tmp_reg_n_100,p_reg_tmp_reg_n_101,p_reg_tmp_reg_n_102,p_reg_tmp_reg_n_103,p_reg_tmp_reg_n_104,p_reg_tmp_reg_n_105,p_reg_tmp_reg_n_106,p_reg_tmp_reg_n_107,p_reg_tmp_reg_n_108,p_reg_tmp_reg_n_109,p_reg_tmp_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_tmp_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_14
   (ap_clk_0,
    ap_clk,
    A);
  output [8:0]ap_clk_0;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire ap_clk;
  wire [8:0]ap_clk_0;
  wire p_reg_tmp_reg_n_100;
  wire p_reg_tmp_reg_n_101;
  wire p_reg_tmp_reg_n_102;
  wire p_reg_tmp_reg_n_103;
  wire p_reg_tmp_reg_n_104;
  wire p_reg_tmp_reg_n_105;
  wire p_reg_tmp_reg_n_106;
  wire p_reg_tmp_reg_n_107;
  wire p_reg_tmp_reg_n_108;
  wire p_reg_tmp_reg_n_109;
  wire p_reg_tmp_reg_n_110;
  wire p_reg_tmp_reg_n_97;
  wire p_reg_tmp_reg_n_98;
  wire p_reg_tmp_reg_n_99;
  wire NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_tmp_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_tmp_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_tmp_reg_P_UNCONNECTED[47:23],ap_clk_0,p_reg_tmp_reg_n_97,p_reg_tmp_reg_n_98,p_reg_tmp_reg_n_99,p_reg_tmp_reg_n_100,p_reg_tmp_reg_n_101,p_reg_tmp_reg_n_102,p_reg_tmp_reg_n_103,p_reg_tmp_reg_n_104,p_reg_tmp_reg_n_105,p_reg_tmp_reg_n_106,p_reg_tmp_reg_n_107,p_reg_tmp_reg_n_108,p_reg_tmp_reg_n_109,p_reg_tmp_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_tmp_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_15
   (ap_clk_0,
    ap_clk,
    A);
  output [8:0]ap_clk_0;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire ap_clk;
  wire [8:0]ap_clk_0;
  wire p_reg_tmp_reg_n_100;
  wire p_reg_tmp_reg_n_101;
  wire p_reg_tmp_reg_n_102;
  wire p_reg_tmp_reg_n_103;
  wire p_reg_tmp_reg_n_104;
  wire p_reg_tmp_reg_n_105;
  wire p_reg_tmp_reg_n_106;
  wire p_reg_tmp_reg_n_107;
  wire p_reg_tmp_reg_n_108;
  wire p_reg_tmp_reg_n_109;
  wire p_reg_tmp_reg_n_110;
  wire p_reg_tmp_reg_n_97;
  wire p_reg_tmp_reg_n_98;
  wire p_reg_tmp_reg_n_99;
  wire NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_tmp_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_tmp_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_tmp_reg_P_UNCONNECTED[47:23],ap_clk_0,p_reg_tmp_reg_n_97,p_reg_tmp_reg_n_98,p_reg_tmp_reg_n_99,p_reg_tmp_reg_n_100,p_reg_tmp_reg_n_101,p_reg_tmp_reg_n_102,p_reg_tmp_reg_n_103,p_reg_tmp_reg_n_104,p_reg_tmp_reg_n_105,p_reg_tmp_reg_n_106,p_reg_tmp_reg_n_107,p_reg_tmp_reg_n_108,p_reg_tmp_reg_n_109,p_reg_tmp_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_tmp_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_tmp_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1
   (CEA1,
    A,
    D,
    add_ln1257_2_fu_4382_p2,
    \bckgndId_load_read_reg_5071_reg[3] ,
    ap_clk,
    Q,
    \outpix_val_V_65_reg_5922_reg[9] ,
    \outpix_val_V_65_reg_5922_reg[9]_i_6 ,
    \outpix_val_V_65_reg_5922_reg[0] ,
    bckgndId_load_read_reg_5071,
    m_reg_reg_i_11,
    DSP_A_B_DATA_INST,
    \b_reg_5463_reg[2] );
  output CEA1;
  output [10:0]A;
  output [9:0]D;
  output [6:0]add_ln1257_2_fu_4382_p2;
  output \bckgndId_load_read_reg_5071_reg[3] ;
  input ap_clk;
  input [8:0]Q;
  input \outpix_val_V_65_reg_5922_reg[9] ;
  input [17:0]\outpix_val_V_65_reg_5922_reg[9]_i_6 ;
  input [23:0]\outpix_val_V_65_reg_5922_reg[0] ;
  input [7:0]bckgndId_load_read_reg_5071;
  input [21:0]m_reg_reg_i_11;
  input [8:0]DSP_A_B_DATA_INST;
  input \b_reg_5463_reg[2] ;

  wire [10:0]A;
  wire CEA1;
  wire [9:0]D;
  wire [8:0]DSP_A_B_DATA_INST;
  wire [8:0]Q;
  wire [6:0]add_ln1257_2_fu_4382_p2;
  wire ap_clk;
  wire \b_reg_5463_reg[2] ;
  wire [7:0]bckgndId_load_read_reg_5071;
  wire \bckgndId_load_read_reg_5071_reg[3] ;
  wire [21:0]m_reg_reg_i_11;
  wire [23:0]\outpix_val_V_65_reg_5922_reg[0] ;
  wire \outpix_val_V_65_reg_5922_reg[9] ;
  wire [17:0]\outpix_val_V_65_reg_5922_reg[9]_i_6 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10 design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U
       (.A(A),
        .CEA1(CEA1),
        .D(D),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .Q(Q),
        .add_ln1257_2_fu_4382_p2(add_ln1257_2_fu_4382_p2),
        .ap_clk(ap_clk),
        .\b_reg_5463_reg[2] (\b_reg_5463_reg[2] ),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071),
        .\bckgndId_load_read_reg_5071_reg[3] (\bckgndId_load_read_reg_5071_reg[3] ),
        .m_reg_reg_i_11_0(m_reg_reg_i_11),
        .\outpix_val_V_65_reg_5922_reg[0] (\outpix_val_V_65_reg_5922_reg[0] ),
        .\outpix_val_V_65_reg_5922_reg[9] (\outpix_val_V_65_reg_5922_reg[9] ),
        .\outpix_val_V_65_reg_5922_reg[9]_i_6_0 (\outpix_val_V_65_reg_5922_reg[9]_i_6 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10
   (CEA1,
    A,
    D,
    add_ln1257_2_fu_4382_p2,
    \bckgndId_load_read_reg_5071_reg[3] ,
    ap_clk,
    Q,
    \outpix_val_V_65_reg_5922_reg[9] ,
    \outpix_val_V_65_reg_5922_reg[9]_i_6_0 ,
    \outpix_val_V_65_reg_5922_reg[0] ,
    bckgndId_load_read_reg_5071,
    m_reg_reg_i_11_0,
    DSP_A_B_DATA_INST,
    \b_reg_5463_reg[2] );
  output CEA1;
  output [10:0]A;
  output [9:0]D;
  output [6:0]add_ln1257_2_fu_4382_p2;
  output \bckgndId_load_read_reg_5071_reg[3] ;
  input ap_clk;
  input [8:0]Q;
  input \outpix_val_V_65_reg_5922_reg[9] ;
  input [17:0]\outpix_val_V_65_reg_5922_reg[9]_i_6_0 ;
  input [23:0]\outpix_val_V_65_reg_5922_reg[0] ;
  input [7:0]bckgndId_load_read_reg_5071;
  input [21:0]m_reg_reg_i_11_0;
  input [8:0]DSP_A_B_DATA_INST;
  input \b_reg_5463_reg[2] ;

  wire [10:0]A;
  wire CEA1;
  wire [9:0]D;
  wire [8:0]DSP_A_B_DATA_INST;
  wire [8:0]Q;
  wire [6:0]add_ln1257_2_fu_4382_p2;
  wire [17:8]add_ln1257_3_fu_4388_p2;
  wire ap_clk;
  wire \b_reg_5463_reg[2] ;
  wire [7:0]bckgndId_load_read_reg_5071;
  wire \bckgndId_load_read_reg_5071_reg[3] ;
  wire [21:0]m_reg_reg_i_11_0;
  wire m_reg_reg_i_11_n_11;
  wire m_reg_reg_i_11_n_12;
  wire m_reg_reg_i_12_n_10;
  wire m_reg_reg_i_12_n_11;
  wire m_reg_reg_i_12_n_12;
  wire m_reg_reg_i_12_n_5;
  wire m_reg_reg_i_12_n_6;
  wire m_reg_reg_i_12_n_7;
  wire m_reg_reg_i_12_n_8;
  wire m_reg_reg_i_12_n_9;
  wire m_reg_reg_i_13_n_5;
  wire m_reg_reg_i_14_n_5;
  wire m_reg_reg_i_15_n_5;
  wire m_reg_reg_i_16_n_5;
  wire m_reg_reg_i_17_n_5;
  wire m_reg_reg_i_18_n_5;
  wire m_reg_reg_i_19_n_5;
  wire m_reg_reg_i_20_n_5;
  wire m_reg_reg_i_21_n_5;
  wire m_reg_reg_i_22_n_5;
  wire m_reg_reg_i_23_n_5;
  wire m_reg_reg_i_24_n_5;
  wire m_reg_reg_i_25_n_5;
  wire m_reg_reg_i_26_n_5;
  wire m_reg_reg_i_27_n_5;
  wire m_reg_reg_i_28_n_5;
  wire m_reg_reg_i_29_n_5;
  wire m_reg_reg_i_30_n_5;
  wire m_reg_reg_i_31_n_5;
  wire m_reg_reg_i_32_n_5;
  wire m_reg_reg_i_33_n_5;
  wire m_reg_reg_i_34_n_5;
  wire \outpix_val_V_65_reg_5922[7]_i_10_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_11_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_12_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_13_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_14_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_15_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_16_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_17_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_18_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_19_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_4_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_5_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_6_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_7_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_8_n_5 ;
  wire \outpix_val_V_65_reg_5922[7]_i_9_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_10_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_11_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_12_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_13_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_14_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_16_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_17_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_18_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_19_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_20_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_21_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_22_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_23_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_24_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_25_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_26_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_27_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_28_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_29_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_30_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_31_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_8_n_5 ;
  wire \outpix_val_V_65_reg_5922[9]_i_9_n_5 ;
  wire [23:0]\outpix_val_V_65_reg_5922_reg[0] ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_2_n_10 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_2_n_11 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_2_n_12 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_2_n_5 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_2_n_6 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_2_n_7 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_2_n_8 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_2_n_9 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_3_n_10 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_3_n_11 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_3_n_12 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_3_n_5 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_3_n_6 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_3_n_7 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_3_n_8 ;
  wire \outpix_val_V_65_reg_5922_reg[7]_i_3_n_9 ;
  wire \outpix_val_V_65_reg_5922_reg[9] ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_15_n_10 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_15_n_11 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_15_n_12 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_15_n_5 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_15_n_6 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_15_n_7 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_15_n_8 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_15_n_9 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_3_n_10 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_3_n_11 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_3_n_12 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_3_n_5 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_3_n_6 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_3_n_7 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_3_n_8 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_3_n_9 ;
  wire [17:0]\outpix_val_V_65_reg_5922_reg[9]_i_6_0 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_6_n_12 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_7_n_10 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_7_n_11 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_7_n_12 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_7_n_5 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_7_n_6 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_7_n_7 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_7_n_8 ;
  wire \outpix_val_V_65_reg_5922_reg[9]_i_7_n_9 ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:3]NLW_m_reg_reg_i_11_CO_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_i_11_O_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_i_12_O_UNCONNECTED;
  wire [7:0]\NLW_outpix_val_V_65_reg_5922_reg[7]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_outpix_val_V_65_reg_5922_reg[9]_i_15_O_UNCONNECTED ;
  wire [1:0]\NLW_outpix_val_V_65_reg_5922_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_outpix_val_V_65_reg_5922_reg[9]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_outpix_val_V_65_reg_5922_reg[9]_i_4_O_UNCONNECTED ;
  wire [7:1]\NLW_outpix_val_V_65_reg_5922_reg[9]_i_6_CO_UNCONNECTED ;
  wire [7:2]\NLW_outpix_val_V_65_reg_5922_reg[9]_i_6_O_UNCONNECTED ;
  wire [7:0]\NLW_outpix_val_V_65_reg_5922_reg[9]_i_7_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0002)) 
    \b_reg_5463[14]_i_2 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(\bckgndId_load_read_reg_5071_reg[3] ),
        .I3(\b_reg_5463_reg[2] ),
        .O(CEA1));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h02)) 
    m_reg_reg_i_1
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(A[0]),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_10
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[0]),
        .O(A[1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 m_reg_reg_i_11
       (.CI(m_reg_reg_i_12_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_m_reg_reg_i_11_CO_UNCONNECTED[7:3],A[0],m_reg_reg_i_11_n_11,m_reg_reg_i_11_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,m_reg_reg_i_13_n_5,m_reg_reg_i_14_n_5,m_reg_reg_i_15_n_5}),
        .O(NLW_m_reg_reg_i_11_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,m_reg_reg_i_16_n_5,m_reg_reg_i_17_n_5,m_reg_reg_i_18_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 m_reg_reg_i_12
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({m_reg_reg_i_12_n_5,m_reg_reg_i_12_n_6,m_reg_reg_i_12_n_7,m_reg_reg_i_12_n_8,m_reg_reg_i_12_n_9,m_reg_reg_i_12_n_10,m_reg_reg_i_12_n_11,m_reg_reg_i_12_n_12}),
        .DI({m_reg_reg_i_19_n_5,m_reg_reg_i_20_n_5,m_reg_reg_i_21_n_5,m_reg_reg_i_22_n_5,m_reg_reg_i_23_n_5,m_reg_reg_i_24_n_5,m_reg_reg_i_25_n_5,m_reg_reg_i_26_n_5}),
        .O(NLW_m_reg_reg_i_12_O_UNCONNECTED[7:0]),
        .S({m_reg_reg_i_27_n_5,m_reg_reg_i_28_n_5,m_reg_reg_i_29_n_5,m_reg_reg_i_30_n_5,m_reg_reg_i_31_n_5,m_reg_reg_i_32_n_5,m_reg_reg_i_33_n_5,m_reg_reg_i_34_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    m_reg_reg_i_13
       (.I0(m_reg_reg_i_11_0[20]),
        .I1(m_reg_reg_i_11_0[21]),
        .O(m_reg_reg_i_13_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_14
       (.I0(m_reg_reg_i_11_0[18]),
        .I1(m_reg_reg_i_11_0[19]),
        .O(m_reg_reg_i_14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_15
       (.I0(m_reg_reg_i_11_0[16]),
        .I1(m_reg_reg_i_11_0[17]),
        .O(m_reg_reg_i_15_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_16
       (.I0(m_reg_reg_i_11_0[20]),
        .I1(m_reg_reg_i_11_0[21]),
        .O(m_reg_reg_i_16_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_17
       (.I0(m_reg_reg_i_11_0[18]),
        .I1(m_reg_reg_i_11_0[19]),
        .O(m_reg_reg_i_17_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_18
       (.I0(m_reg_reg_i_11_0[16]),
        .I1(m_reg_reg_i_11_0[17]),
        .O(m_reg_reg_i_18_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_19
       (.I0(m_reg_reg_i_11_0[14]),
        .I1(m_reg_reg_i_11_0[15]),
        .O(m_reg_reg_i_19_n_5));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h06)) 
    m_reg_reg_i_2
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(A[0]),
        .O(A[9]));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_20
       (.I0(m_reg_reg_i_11_0[12]),
        .I1(m_reg_reg_i_11_0[13]),
        .O(m_reg_reg_i_20_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_21
       (.I0(m_reg_reg_i_11_0[10]),
        .I1(m_reg_reg_i_11_0[11]),
        .O(m_reg_reg_i_21_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_22
       (.I0(m_reg_reg_i_11_0[8]),
        .I1(m_reg_reg_i_11_0[9]),
        .O(m_reg_reg_i_22_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_23
       (.I0(m_reg_reg_i_11_0[6]),
        .I1(m_reg_reg_i_11_0[7]),
        .O(m_reg_reg_i_23_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_24
       (.I0(m_reg_reg_i_11_0[4]),
        .I1(m_reg_reg_i_11_0[5]),
        .O(m_reg_reg_i_24_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_25
       (.I0(m_reg_reg_i_11_0[2]),
        .I1(m_reg_reg_i_11_0[3]),
        .O(m_reg_reg_i_25_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_26
       (.I0(m_reg_reg_i_11_0[0]),
        .I1(m_reg_reg_i_11_0[1]),
        .O(m_reg_reg_i_26_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_27
       (.I0(m_reg_reg_i_11_0[14]),
        .I1(m_reg_reg_i_11_0[15]),
        .O(m_reg_reg_i_27_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_28
       (.I0(m_reg_reg_i_11_0[12]),
        .I1(m_reg_reg_i_11_0[13]),
        .O(m_reg_reg_i_28_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_29
       (.I0(m_reg_reg_i_11_0[10]),
        .I1(m_reg_reg_i_11_0[11]),
        .O(m_reg_reg_i_29_n_5));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'hB)) 
    m_reg_reg_i_3
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[7]),
        .O(A[8]));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_30
       (.I0(m_reg_reg_i_11_0[8]),
        .I1(m_reg_reg_i_11_0[9]),
        .O(m_reg_reg_i_30_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_31
       (.I0(m_reg_reg_i_11_0[6]),
        .I1(m_reg_reg_i_11_0[7]),
        .O(m_reg_reg_i_31_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_32
       (.I0(m_reg_reg_i_11_0[4]),
        .I1(m_reg_reg_i_11_0[5]),
        .O(m_reg_reg_i_32_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_33
       (.I0(m_reg_reg_i_11_0[2]),
        .I1(m_reg_reg_i_11_0[3]),
        .O(m_reg_reg_i_33_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    m_reg_reg_i_34
       (.I0(m_reg_reg_i_11_0[0]),
        .I1(m_reg_reg_i_11_0[1]),
        .O(m_reg_reg_i_34_n_5));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_4
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[6]),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_5
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[5]),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_6
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[4]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_7
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[3]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_8
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[2]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_9
       (.I0(A[0]),
        .I1(DSP_A_B_DATA_INST[1]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_65_reg_5922[0]_i_1 
       (.I0(Q[0]),
        .I1(\outpix_val_V_65_reg_5922_reg[9] ),
        .I2(add_ln1257_3_fu_4388_p2[8]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_65_reg_5922[1]_i_1 
       (.I0(Q[0]),
        .I1(\outpix_val_V_65_reg_5922_reg[9] ),
        .I2(add_ln1257_3_fu_4388_p2[9]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_65_reg_5922[2]_i_1 
       (.I0(Q[1]),
        .I1(\outpix_val_V_65_reg_5922_reg[9] ),
        .I2(add_ln1257_3_fu_4388_p2[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_65_reg_5922[3]_i_1 
       (.I0(Q[2]),
        .I1(\outpix_val_V_65_reg_5922_reg[9] ),
        .I2(add_ln1257_3_fu_4388_p2[11]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_65_reg_5922[4]_i_1 
       (.I0(Q[3]),
        .I1(\outpix_val_V_65_reg_5922_reg[9] ),
        .I2(add_ln1257_3_fu_4388_p2[12]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_65_reg_5922[5]_i_1 
       (.I0(Q[4]),
        .I1(\outpix_val_V_65_reg_5922_reg[9] ),
        .I2(add_ln1257_3_fu_4388_p2[13]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_65_reg_5922[6]_i_1 
       (.I0(Q[5]),
        .I1(\outpix_val_V_65_reg_5922_reg[9] ),
        .I2(add_ln1257_3_fu_4388_p2[14]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_65_reg_5922[7]_i_1 
       (.I0(Q[6]),
        .I1(\outpix_val_V_65_reg_5922_reg[9] ),
        .I2(add_ln1257_3_fu_4388_p2[15]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_10 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [9]),
        .I1(p_reg_reg_n_101),
        .O(\outpix_val_V_65_reg_5922[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_11 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [8]),
        .I1(p_reg_reg_n_102),
        .O(\outpix_val_V_65_reg_5922[7]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_12 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [7]),
        .I1(p_reg_reg_n_103),
        .O(\outpix_val_V_65_reg_5922[7]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_13 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [6]),
        .I1(p_reg_reg_n_104),
        .O(\outpix_val_V_65_reg_5922[7]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_14 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [5]),
        .I1(p_reg_reg_n_105),
        .O(\outpix_val_V_65_reg_5922[7]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_15 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [4]),
        .I1(p_reg_reg_n_106),
        .O(\outpix_val_V_65_reg_5922[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_16 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [3]),
        .I1(p_reg_reg_n_107),
        .O(\outpix_val_V_65_reg_5922[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_17 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [2]),
        .I1(p_reg_reg_n_108),
        .O(\outpix_val_V_65_reg_5922[7]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_18 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [1]),
        .I1(p_reg_reg_n_109),
        .O(\outpix_val_V_65_reg_5922[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_19 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [0]),
        .I1(p_reg_reg_n_110),
        .O(\outpix_val_V_65_reg_5922[7]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_4 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [15]),
        .I1(p_reg_reg_n_95),
        .O(\outpix_val_V_65_reg_5922[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_5 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [14]),
        .I1(p_reg_reg_n_96),
        .O(\outpix_val_V_65_reg_5922[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_6 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [13]),
        .I1(p_reg_reg_n_97),
        .O(\outpix_val_V_65_reg_5922[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_7 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [12]),
        .I1(p_reg_reg_n_98),
        .O(\outpix_val_V_65_reg_5922[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_8 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [11]),
        .I1(p_reg_reg_n_99),
        .O(\outpix_val_V_65_reg_5922[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[7]_i_9 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [10]),
        .I1(p_reg_reg_n_100),
        .O(\outpix_val_V_65_reg_5922[7]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_65_reg_5922[8]_i_1 
       (.I0(Q[7]),
        .I1(\outpix_val_V_65_reg_5922_reg[9] ),
        .I2(add_ln1257_3_fu_4388_p2[16]),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_10 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [18]),
        .I1(p_reg_reg_n_92),
        .O(\outpix_val_V_65_reg_5922[9]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_11 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [17]),
        .I1(p_reg_reg_n_93),
        .O(\outpix_val_V_65_reg_5922[9]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_12 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [16]),
        .I1(p_reg_reg_n_94),
        .O(\outpix_val_V_65_reg_5922[9]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_13 
       (.I0(p_reg_reg_n_93),
        .I1(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [17]),
        .O(\outpix_val_V_65_reg_5922[9]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_14 
       (.I0(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [16]),
        .I1(p_reg_reg_n_94),
        .O(\outpix_val_V_65_reg_5922[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_16 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [15]),
        .I1(p_reg_reg_n_95),
        .O(\outpix_val_V_65_reg_5922[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_17 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [14]),
        .I1(p_reg_reg_n_96),
        .O(\outpix_val_V_65_reg_5922[9]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_18 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [13]),
        .I1(p_reg_reg_n_97),
        .O(\outpix_val_V_65_reg_5922[9]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_19 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [12]),
        .I1(p_reg_reg_n_98),
        .O(\outpix_val_V_65_reg_5922[9]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_65_reg_5922[9]_i_2 
       (.I0(Q[8]),
        .I1(\outpix_val_V_65_reg_5922_reg[9] ),
        .I2(add_ln1257_3_fu_4388_p2[17]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_20 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [11]),
        .I1(p_reg_reg_n_99),
        .O(\outpix_val_V_65_reg_5922[9]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_21 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [10]),
        .I1(p_reg_reg_n_100),
        .O(\outpix_val_V_65_reg_5922[9]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_22 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [9]),
        .I1(p_reg_reg_n_101),
        .O(\outpix_val_V_65_reg_5922[9]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_23 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [8]),
        .I1(p_reg_reg_n_102),
        .O(\outpix_val_V_65_reg_5922[9]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_24 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [7]),
        .I1(p_reg_reg_n_103),
        .O(\outpix_val_V_65_reg_5922[9]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_25 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [6]),
        .I1(p_reg_reg_n_104),
        .O(\outpix_val_V_65_reg_5922[9]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_26 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [5]),
        .I1(p_reg_reg_n_105),
        .O(\outpix_val_V_65_reg_5922[9]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_27 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [4]),
        .I1(p_reg_reg_n_106),
        .O(\outpix_val_V_65_reg_5922[9]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_28 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [3]),
        .I1(p_reg_reg_n_107),
        .O(\outpix_val_V_65_reg_5922[9]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_29 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [2]),
        .I1(p_reg_reg_n_108),
        .O(\outpix_val_V_65_reg_5922[9]_i_29_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_30 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [1]),
        .I1(p_reg_reg_n_109),
        .O(\outpix_val_V_65_reg_5922[9]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_31 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [0]),
        .I1(p_reg_reg_n_110),
        .O(\outpix_val_V_65_reg_5922[9]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_8 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [20]),
        .I1(p_reg_reg_n_90),
        .O(\outpix_val_V_65_reg_5922[9]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_65_reg_5922[9]_i_9 
       (.I0(\outpix_val_V_65_reg_5922_reg[0] [19]),
        .I1(p_reg_reg_n_91),
        .O(\outpix_val_V_65_reg_5922[9]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \outpix_val_V_65_reg_5922_reg[7]_i_2 
       (.CI(\outpix_val_V_65_reg_5922_reg[7]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\outpix_val_V_65_reg_5922_reg[7]_i_2_n_5 ,\outpix_val_V_65_reg_5922_reg[7]_i_2_n_6 ,\outpix_val_V_65_reg_5922_reg[7]_i_2_n_7 ,\outpix_val_V_65_reg_5922_reg[7]_i_2_n_8 ,\outpix_val_V_65_reg_5922_reg[7]_i_2_n_9 ,\outpix_val_V_65_reg_5922_reg[7]_i_2_n_10 ,\outpix_val_V_65_reg_5922_reg[7]_i_2_n_11 ,\outpix_val_V_65_reg_5922_reg[7]_i_2_n_12 }),
        .DI(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [15:8]),
        .O(add_ln1257_3_fu_4388_p2[15:8]),
        .S({\outpix_val_V_65_reg_5922[7]_i_4_n_5 ,\outpix_val_V_65_reg_5922[7]_i_5_n_5 ,\outpix_val_V_65_reg_5922[7]_i_6_n_5 ,\outpix_val_V_65_reg_5922[7]_i_7_n_5 ,\outpix_val_V_65_reg_5922[7]_i_8_n_5 ,\outpix_val_V_65_reg_5922[7]_i_9_n_5 ,\outpix_val_V_65_reg_5922[7]_i_10_n_5 ,\outpix_val_V_65_reg_5922[7]_i_11_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \outpix_val_V_65_reg_5922_reg[7]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\outpix_val_V_65_reg_5922_reg[7]_i_3_n_5 ,\outpix_val_V_65_reg_5922_reg[7]_i_3_n_6 ,\outpix_val_V_65_reg_5922_reg[7]_i_3_n_7 ,\outpix_val_V_65_reg_5922_reg[7]_i_3_n_8 ,\outpix_val_V_65_reg_5922_reg[7]_i_3_n_9 ,\outpix_val_V_65_reg_5922_reg[7]_i_3_n_10 ,\outpix_val_V_65_reg_5922_reg[7]_i_3_n_11 ,\outpix_val_V_65_reg_5922_reg[7]_i_3_n_12 }),
        .DI(\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [7:0]),
        .O(\NLW_outpix_val_V_65_reg_5922_reg[7]_i_3_O_UNCONNECTED [7:0]),
        .S({\outpix_val_V_65_reg_5922[7]_i_12_n_5 ,\outpix_val_V_65_reg_5922[7]_i_13_n_5 ,\outpix_val_V_65_reg_5922[7]_i_14_n_5 ,\outpix_val_V_65_reg_5922[7]_i_15_n_5 ,\outpix_val_V_65_reg_5922[7]_i_16_n_5 ,\outpix_val_V_65_reg_5922[7]_i_17_n_5 ,\outpix_val_V_65_reg_5922[7]_i_18_n_5 ,\outpix_val_V_65_reg_5922[7]_i_19_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \outpix_val_V_65_reg_5922_reg[9]_i_15 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\outpix_val_V_65_reg_5922_reg[9]_i_15_n_5 ,\outpix_val_V_65_reg_5922_reg[9]_i_15_n_6 ,\outpix_val_V_65_reg_5922_reg[9]_i_15_n_7 ,\outpix_val_V_65_reg_5922_reg[9]_i_15_n_8 ,\outpix_val_V_65_reg_5922_reg[9]_i_15_n_9 ,\outpix_val_V_65_reg_5922_reg[9]_i_15_n_10 ,\outpix_val_V_65_reg_5922_reg[9]_i_15_n_11 ,\outpix_val_V_65_reg_5922_reg[9]_i_15_n_12 }),
        .DI(\outpix_val_V_65_reg_5922_reg[0] [7:0]),
        .O(\NLW_outpix_val_V_65_reg_5922_reg[9]_i_15_O_UNCONNECTED [7:0]),
        .S({\outpix_val_V_65_reg_5922[9]_i_24_n_5 ,\outpix_val_V_65_reg_5922[9]_i_25_n_5 ,\outpix_val_V_65_reg_5922[9]_i_26_n_5 ,\outpix_val_V_65_reg_5922[9]_i_27_n_5 ,\outpix_val_V_65_reg_5922[9]_i_28_n_5 ,\outpix_val_V_65_reg_5922[9]_i_29_n_5 ,\outpix_val_V_65_reg_5922[9]_i_30_n_5 ,\outpix_val_V_65_reg_5922[9]_i_31_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \outpix_val_V_65_reg_5922_reg[9]_i_3 
       (.CI(\outpix_val_V_65_reg_5922_reg[9]_i_7_n_5 ),
        .CI_TOP(1'b0),
        .CO({\outpix_val_V_65_reg_5922_reg[9]_i_3_n_5 ,\outpix_val_V_65_reg_5922_reg[9]_i_3_n_6 ,\outpix_val_V_65_reg_5922_reg[9]_i_3_n_7 ,\outpix_val_V_65_reg_5922_reg[9]_i_3_n_8 ,\outpix_val_V_65_reg_5922_reg[9]_i_3_n_9 ,\outpix_val_V_65_reg_5922_reg[9]_i_3_n_10 ,\outpix_val_V_65_reg_5922_reg[9]_i_3_n_11 ,\outpix_val_V_65_reg_5922_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,\outpix_val_V_65_reg_5922_reg[0] [20:16]}),
        .O({add_ln1257_2_fu_4382_p2[5:0],\NLW_outpix_val_V_65_reg_5922_reg[9]_i_3_O_UNCONNECTED [1:0]}),
        .S({\outpix_val_V_65_reg_5922_reg[0] [23:21],\outpix_val_V_65_reg_5922[9]_i_8_n_5 ,\outpix_val_V_65_reg_5922[9]_i_9_n_5 ,\outpix_val_V_65_reg_5922[9]_i_10_n_5 ,\outpix_val_V_65_reg_5922[9]_i_11_n_5 ,\outpix_val_V_65_reg_5922[9]_i_12_n_5 }));
  CARRY8 \outpix_val_V_65_reg_5922_reg[9]_i_4 
       (.CI(\outpix_val_V_65_reg_5922_reg[9]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_outpix_val_V_65_reg_5922_reg[9]_i_4_CO_UNCONNECTED [7:1],add_ln1257_2_fu_4382_p2[6]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outpix_val_V_65_reg_5922_reg[9]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \outpix_val_V_65_reg_5922_reg[9]_i_6 
       (.CI(\outpix_val_V_65_reg_5922_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_outpix_val_V_65_reg_5922_reg[9]_i_6_CO_UNCONNECTED [7:1],\outpix_val_V_65_reg_5922_reg[9]_i_6_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outpix_val_V_65_reg_5922_reg[9]_i_6_0 [16]}),
        .O({\NLW_outpix_val_V_65_reg_5922_reg[9]_i_6_O_UNCONNECTED [7:2],add_ln1257_3_fu_4388_p2[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outpix_val_V_65_reg_5922[9]_i_13_n_5 ,\outpix_val_V_65_reg_5922[9]_i_14_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \outpix_val_V_65_reg_5922_reg[9]_i_7 
       (.CI(\outpix_val_V_65_reg_5922_reg[9]_i_15_n_5 ),
        .CI_TOP(1'b0),
        .CO({\outpix_val_V_65_reg_5922_reg[9]_i_7_n_5 ,\outpix_val_V_65_reg_5922_reg[9]_i_7_n_6 ,\outpix_val_V_65_reg_5922_reg[9]_i_7_n_7 ,\outpix_val_V_65_reg_5922_reg[9]_i_7_n_8 ,\outpix_val_V_65_reg_5922_reg[9]_i_7_n_9 ,\outpix_val_V_65_reg_5922_reg[9]_i_7_n_10 ,\outpix_val_V_65_reg_5922_reg[9]_i_7_n_11 ,\outpix_val_V_65_reg_5922_reg[9]_i_7_n_12 }),
        .DI(\outpix_val_V_65_reg_5922_reg[0] [15:8]),
        .O(\NLW_outpix_val_V_65_reg_5922_reg[9]_i_7_O_UNCONNECTED [7:0]),
        .S({\outpix_val_V_65_reg_5922[9]_i_16_n_5 ,\outpix_val_V_65_reg_5922[9]_i_17_n_5 ,\outpix_val_V_65_reg_5922[9]_i_18_n_5 ,\outpix_val_V_65_reg_5922[9]_i_19_n_5 ,\outpix_val_V_65_reg_5922[9]_i_20_n_5 ,\outpix_val_V_65_reg_5922[9]_i_21_n_5 ,\outpix_val_V_65_reg_5922[9]_i_22_n_5 ,\outpix_val_V_65_reg_5922[9]_i_23_n_5 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[10],A[10],A[10],A[10],A,A[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \trunc_ln1236_2_reg_5379[13]_i_3 
       (.I0(bckgndId_load_read_reg_5071[3]),
        .I1(bckgndId_load_read_reg_5071[4]),
        .I2(bckgndId_load_read_reg_5071[6]),
        .I3(bckgndId_load_read_reg_5071[5]),
        .I4(bckgndId_load_read_reg_5071[7]),
        .I5(bckgndId_load_read_reg_5071[2]),
        .O(\bckgndId_load_read_reg_5071_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
   (P,
    valid_out,
    ap_clk,
    out);
  output [27:0]P;
  input [0:0]valid_out;
  input ap_clk;
  input [19:0]out;

  wire [27:0]P;
  wire ap_clk;
  wire [19:0]out;
  wire [0:0]valid_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9 design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U
       (.P(P),
        .ap_clk(ap_clk),
        .out(out),
        .valid_out(valid_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9
   (P,
    valid_out,
    ap_clk,
    out);
  output [27:0]P;
  input [0:0]valid_out;
  input ap_clk;
  input [19:0]out;

  wire [27:0]P;
  wire ap_clk;
  wire [19:0]out;
  wire [0:0]valid_out;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(valid_out),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mux_53_32_1_1
   (D,
    \trunc_ln1236_2_reg_5379_reg[13]_i_7 ,
    S,
    \trunc_ln1236_2_reg_5379_reg[13]_i_5 ,
    \trunc_ln1236_2_reg_5379_reg[13]_i_5_0 ,
    grp_fu_2141_p2,
    DOUTADOUT,
    \trunc_ln1236_2_reg_5379_reg[13] ,
    \trunc_ln1236_2_reg_5379_reg[7] ,
    \trunc_ln1236_2_reg_5379_reg[13]_0 ,
    \trunc_ln1236_2_reg_5379_reg[7]_0 );
  output [8:0]D;
  output \trunc_ln1236_2_reg_5379_reg[13]_i_7 ;
  output [6:0]S;
  output [7:0]\trunc_ln1236_2_reg_5379_reg[13]_i_5 ;
  output [7:0]\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 ;
  input [2:0]grp_fu_2141_p2;
  input [7:0]DOUTADOUT;
  input [7:0]\trunc_ln1236_2_reg_5379_reg[13] ;
  input [7:0]\trunc_ln1236_2_reg_5379_reg[7] ;
  input [8:0]\trunc_ln1236_2_reg_5379_reg[13]_0 ;
  input [7:0]\trunc_ln1236_2_reg_5379_reg[7]_0 ;

  wire [8:0]D;
  wire [7:0]DOUTADOUT;
  wire [6:0]S;
  wire [2:0]grp_fu_2141_p2;
  wire \trunc_ln1236_2_reg_5379[0]_i_2_n_5 ;
  wire \trunc_ln1236_2_reg_5379[1]_i_2_n_5 ;
  wire \trunc_ln1236_2_reg_5379[2]_i_2_n_5 ;
  wire \trunc_ln1236_2_reg_5379[3]_i_2_n_5 ;
  wire \trunc_ln1236_2_reg_5379[4]_i_2_n_5 ;
  wire \trunc_ln1236_2_reg_5379[5]_i_2_n_5 ;
  wire \trunc_ln1236_2_reg_5379[6]_i_2_n_5 ;
  wire [7:0]\trunc_ln1236_2_reg_5379_reg[13] ;
  wire [8:0]\trunc_ln1236_2_reg_5379_reg[13]_0 ;
  wire [7:0]\trunc_ln1236_2_reg_5379_reg[13]_i_5 ;
  wire [7:0]\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 ;
  wire \trunc_ln1236_2_reg_5379_reg[13]_i_7 ;
  wire [7:0]\trunc_ln1236_2_reg_5379_reg[7] ;
  wire [7:0]\trunc_ln1236_2_reg_5379_reg[7]_0 ;

  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[13]_i_2 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5 [7]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[13]_i_3 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5 [6]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[13]_i_4 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5 [5]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[13]_i_5 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5 [4]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[13]_i_6 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[13]_i_7 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[13]_i_8 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[13]_i_9 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[21]_i_2 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 [7]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[21]_i_3 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 [6]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[21]_i_4 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 [5]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[21]_i_5 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 [4]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[21]_i_6 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[21]_i_7 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[21]_i_8 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[21]_i_9 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[5]_i_2 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[5]_i_3 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[5]_i_4 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[5]_i_5 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[5]_i_6 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_6_reg_5384[5]_i_7 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \tmp_6_reg_5384[5]_i_9 
       (.I0(\trunc_ln1236_2_reg_5379[6]_i_2_n_5 ),
        .I1(grp_fu_2141_p2[0]),
        .I2(grp_fu_2141_p2[2]),
        .I3(grp_fu_2141_p2[1]),
        .I4(DOUTADOUT[6]),
        .I5(\trunc_ln1236_2_reg_5379_reg[13] [6]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_2_reg_5379[0]_i_1 
       (.I0(\trunc_ln1236_2_reg_5379[0]_i_2_n_5 ),
        .I1(grp_fu_2141_p2[0]),
        .I2(grp_fu_2141_p2[2]),
        .I3(grp_fu_2141_p2[1]),
        .I4(DOUTADOUT[0]),
        .I5(\trunc_ln1236_2_reg_5379_reg[13] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_2_reg_5379[0]_i_2 
       (.I0(grp_fu_2141_p2[0]),
        .I1(grp_fu_2141_p2[1]),
        .I2(\trunc_ln1236_2_reg_5379_reg[7] [0]),
        .I3(\trunc_ln1236_2_reg_5379_reg[13]_0 [0]),
        .I4(grp_fu_2141_p2[2]),
        .I5(\trunc_ln1236_2_reg_5379_reg[7]_0 [0]),
        .O(\trunc_ln1236_2_reg_5379[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1236_2_reg_5379[13]_i_2 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [8]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAAA0000AAAACFC0)) 
    \trunc_ln1236_2_reg_5379[13]_i_4 
       (.I0(\trunc_ln1236_2_reg_5379_reg[7]_0 [7]),
        .I1(DOUTADOUT[7]),
        .I2(grp_fu_2141_p2[0]),
        .I3(\trunc_ln1236_2_reg_5379_reg[7] [7]),
        .I4(grp_fu_2141_p2[2]),
        .I5(grp_fu_2141_p2[1]),
        .O(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_2_reg_5379[1]_i_1 
       (.I0(\trunc_ln1236_2_reg_5379[1]_i_2_n_5 ),
        .I1(grp_fu_2141_p2[0]),
        .I2(grp_fu_2141_p2[2]),
        .I3(grp_fu_2141_p2[1]),
        .I4(DOUTADOUT[1]),
        .I5(\trunc_ln1236_2_reg_5379_reg[13] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_2_reg_5379[1]_i_2 
       (.I0(grp_fu_2141_p2[0]),
        .I1(grp_fu_2141_p2[1]),
        .I2(\trunc_ln1236_2_reg_5379_reg[7] [1]),
        .I3(\trunc_ln1236_2_reg_5379_reg[13]_0 [1]),
        .I4(grp_fu_2141_p2[2]),
        .I5(\trunc_ln1236_2_reg_5379_reg[7]_0 [1]),
        .O(\trunc_ln1236_2_reg_5379[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_2_reg_5379[2]_i_1 
       (.I0(\trunc_ln1236_2_reg_5379[2]_i_2_n_5 ),
        .I1(grp_fu_2141_p2[0]),
        .I2(grp_fu_2141_p2[2]),
        .I3(grp_fu_2141_p2[1]),
        .I4(DOUTADOUT[2]),
        .I5(\trunc_ln1236_2_reg_5379_reg[13] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_2_reg_5379[2]_i_2 
       (.I0(grp_fu_2141_p2[0]),
        .I1(grp_fu_2141_p2[1]),
        .I2(\trunc_ln1236_2_reg_5379_reg[7] [2]),
        .I3(\trunc_ln1236_2_reg_5379_reg[13]_0 [2]),
        .I4(grp_fu_2141_p2[2]),
        .I5(\trunc_ln1236_2_reg_5379_reg[7]_0 [2]),
        .O(\trunc_ln1236_2_reg_5379[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_2_reg_5379[3]_i_1 
       (.I0(\trunc_ln1236_2_reg_5379[3]_i_2_n_5 ),
        .I1(grp_fu_2141_p2[0]),
        .I2(grp_fu_2141_p2[2]),
        .I3(grp_fu_2141_p2[1]),
        .I4(DOUTADOUT[3]),
        .I5(\trunc_ln1236_2_reg_5379_reg[13] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_2_reg_5379[3]_i_2 
       (.I0(grp_fu_2141_p2[0]),
        .I1(grp_fu_2141_p2[1]),
        .I2(\trunc_ln1236_2_reg_5379_reg[7] [3]),
        .I3(\trunc_ln1236_2_reg_5379_reg[13]_0 [3]),
        .I4(grp_fu_2141_p2[2]),
        .I5(\trunc_ln1236_2_reg_5379_reg[7]_0 [3]),
        .O(\trunc_ln1236_2_reg_5379[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_2_reg_5379[4]_i_1 
       (.I0(\trunc_ln1236_2_reg_5379[4]_i_2_n_5 ),
        .I1(grp_fu_2141_p2[0]),
        .I2(grp_fu_2141_p2[2]),
        .I3(grp_fu_2141_p2[1]),
        .I4(DOUTADOUT[4]),
        .I5(\trunc_ln1236_2_reg_5379_reg[13] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_2_reg_5379[4]_i_2 
       (.I0(grp_fu_2141_p2[0]),
        .I1(grp_fu_2141_p2[1]),
        .I2(\trunc_ln1236_2_reg_5379_reg[7] [4]),
        .I3(\trunc_ln1236_2_reg_5379_reg[13]_0 [4]),
        .I4(grp_fu_2141_p2[2]),
        .I5(\trunc_ln1236_2_reg_5379_reg[7]_0 [4]),
        .O(\trunc_ln1236_2_reg_5379[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_2_reg_5379[5]_i_1 
       (.I0(\trunc_ln1236_2_reg_5379[5]_i_2_n_5 ),
        .I1(grp_fu_2141_p2[0]),
        .I2(grp_fu_2141_p2[2]),
        .I3(grp_fu_2141_p2[1]),
        .I4(DOUTADOUT[5]),
        .I5(\trunc_ln1236_2_reg_5379_reg[13] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_2_reg_5379[5]_i_2 
       (.I0(grp_fu_2141_p2[0]),
        .I1(grp_fu_2141_p2[1]),
        .I2(\trunc_ln1236_2_reg_5379_reg[7] [5]),
        .I3(\trunc_ln1236_2_reg_5379_reg[13]_0 [5]),
        .I4(grp_fu_2141_p2[2]),
        .I5(\trunc_ln1236_2_reg_5379_reg[7]_0 [5]),
        .O(\trunc_ln1236_2_reg_5379[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1236_2_reg_5379[6]_i_1 
       (.I0(\trunc_ln1236_2_reg_5379[6]_i_2_n_5 ),
        .I1(grp_fu_2141_p2[0]),
        .I2(grp_fu_2141_p2[2]),
        .I3(grp_fu_2141_p2[1]),
        .I4(DOUTADOUT[6]),
        .I5(\trunc_ln1236_2_reg_5379_reg[13] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1236_2_reg_5379[6]_i_2 
       (.I0(grp_fu_2141_p2[0]),
        .I1(grp_fu_2141_p2[1]),
        .I2(\trunc_ln1236_2_reg_5379_reg[7] [6]),
        .I3(\trunc_ln1236_2_reg_5379_reg[13]_0 [6]),
        .I4(grp_fu_2141_p2[2]),
        .I5(\trunc_ln1236_2_reg_5379_reg[7]_0 [6]),
        .O(\trunc_ln1236_2_reg_5379[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1236_2_reg_5379[7]_i_1 
       (.I0(\trunc_ln1236_2_reg_5379_reg[13]_i_7 ),
        .I1(\trunc_ln1236_2_reg_5379_reg[13]_0 [7]),
        .I2(\trunc_ln1236_2_reg_5379_reg[13] [7]),
        .I3(grp_fu_2141_p2[2]),
        .I4(grp_fu_2141_p2[1]),
        .I5(grp_fu_2141_p2[0]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mux_53_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mux_53_32_1_1_7
   (D,
    \trunc_ln1244_2_reg_5435_reg[13]_i_5 ,
    S,
    \trunc_ln1244_2_reg_5435_reg[13]_i_3 ,
    \trunc_ln1244_2_reg_5435_reg[13]_i_3_0 ,
    grp_fu_2153_p2,
    DOUTBDOUT,
    \trunc_ln1240_2_reg_5389_reg[13] ,
    \trunc_ln1240_2_reg_5389_reg[7] ,
    \trunc_ln1240_2_reg_5389_reg[13]_0 ,
    \trunc_ln1240_2_reg_5389_reg[7]_0 );
  output [8:0]D;
  output \trunc_ln1244_2_reg_5435_reg[13]_i_5 ;
  output [6:0]S;
  output [7:0]\trunc_ln1244_2_reg_5435_reg[13]_i_3 ;
  output [7:0]\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 ;
  input [2:0]grp_fu_2153_p2;
  input [7:0]DOUTBDOUT;
  input [7:0]\trunc_ln1240_2_reg_5389_reg[13] ;
  input [7:0]\trunc_ln1240_2_reg_5389_reg[7] ;
  input [8:0]\trunc_ln1240_2_reg_5389_reg[13]_0 ;
  input [7:0]\trunc_ln1240_2_reg_5389_reg[7]_0 ;

  wire [8:0]D;
  wire [7:0]DOUTBDOUT;
  wire [6:0]S;
  wire [2:0]grp_fu_2153_p2;
  wire \trunc_ln1240_2_reg_5389[0]_i_2_n_5 ;
  wire \trunc_ln1240_2_reg_5389[1]_i_2_n_5 ;
  wire \trunc_ln1240_2_reg_5389[2]_i_2_n_5 ;
  wire \trunc_ln1240_2_reg_5389[3]_i_2_n_5 ;
  wire \trunc_ln1240_2_reg_5389[4]_i_2_n_5 ;
  wire \trunc_ln1240_2_reg_5389[5]_i_2_n_5 ;
  wire \trunc_ln1240_2_reg_5389[6]_i_2_n_5 ;
  wire [7:0]\trunc_ln1240_2_reg_5389_reg[13] ;
  wire [8:0]\trunc_ln1240_2_reg_5389_reg[13]_0 ;
  wire [7:0]\trunc_ln1240_2_reg_5389_reg[7] ;
  wire [7:0]\trunc_ln1240_2_reg_5389_reg[7]_0 ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[13]_i_3 ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 ;
  wire \trunc_ln1244_2_reg_5435_reg[13]_i_5 ;

  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[13]_i_2 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [7]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[13]_i_3 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [6]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[13]_i_4 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [5]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[13]_i_5 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [4]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[13]_i_6 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[13]_i_7 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[13]_i_8 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[13]_i_9 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[21]_i_2 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [7]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[21]_i_3 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [6]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[21]_i_4 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [5]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[21]_i_5 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [4]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[21]_i_6 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[21]_i_7 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[21]_i_8 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[21]_i_9 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[5]_i_2 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[5]_i_3 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[5]_i_4 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[5]_i_5 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[5]_i_6 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_8_reg_5394[5]_i_7 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \tmp_8_reg_5394[5]_i_9 
       (.I0(\trunc_ln1240_2_reg_5389[6]_i_2_n_5 ),
        .I1(grp_fu_2153_p2[0]),
        .I2(grp_fu_2153_p2[2]),
        .I3(grp_fu_2153_p2[1]),
        .I4(DOUTBDOUT[6]),
        .I5(\trunc_ln1240_2_reg_5389_reg[13] [6]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_2_reg_5389[0]_i_1 
       (.I0(\trunc_ln1240_2_reg_5389[0]_i_2_n_5 ),
        .I1(grp_fu_2153_p2[0]),
        .I2(grp_fu_2153_p2[2]),
        .I3(grp_fu_2153_p2[1]),
        .I4(DOUTBDOUT[0]),
        .I5(\trunc_ln1240_2_reg_5389_reg[13] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_2_reg_5389[0]_i_2 
       (.I0(grp_fu_2153_p2[0]),
        .I1(grp_fu_2153_p2[1]),
        .I2(\trunc_ln1240_2_reg_5389_reg[7] [0]),
        .I3(\trunc_ln1240_2_reg_5389_reg[13]_0 [0]),
        .I4(grp_fu_2153_p2[2]),
        .I5(\trunc_ln1240_2_reg_5389_reg[7]_0 [0]),
        .O(\trunc_ln1240_2_reg_5389[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1240_2_reg_5389[13]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [8]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAAA0000AAAACFC0)) 
    \trunc_ln1240_2_reg_5389[13]_i_2 
       (.I0(\trunc_ln1240_2_reg_5389_reg[7]_0 [7]),
        .I1(DOUTBDOUT[7]),
        .I2(grp_fu_2153_p2[0]),
        .I3(\trunc_ln1240_2_reg_5389_reg[7] [7]),
        .I4(grp_fu_2153_p2[2]),
        .I5(grp_fu_2153_p2[1]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_2_reg_5389[1]_i_1 
       (.I0(\trunc_ln1240_2_reg_5389[1]_i_2_n_5 ),
        .I1(grp_fu_2153_p2[0]),
        .I2(grp_fu_2153_p2[2]),
        .I3(grp_fu_2153_p2[1]),
        .I4(DOUTBDOUT[1]),
        .I5(\trunc_ln1240_2_reg_5389_reg[13] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_2_reg_5389[1]_i_2 
       (.I0(grp_fu_2153_p2[0]),
        .I1(grp_fu_2153_p2[1]),
        .I2(\trunc_ln1240_2_reg_5389_reg[7] [1]),
        .I3(\trunc_ln1240_2_reg_5389_reg[13]_0 [1]),
        .I4(grp_fu_2153_p2[2]),
        .I5(\trunc_ln1240_2_reg_5389_reg[7]_0 [1]),
        .O(\trunc_ln1240_2_reg_5389[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_2_reg_5389[2]_i_1 
       (.I0(\trunc_ln1240_2_reg_5389[2]_i_2_n_5 ),
        .I1(grp_fu_2153_p2[0]),
        .I2(grp_fu_2153_p2[2]),
        .I3(grp_fu_2153_p2[1]),
        .I4(DOUTBDOUT[2]),
        .I5(\trunc_ln1240_2_reg_5389_reg[13] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_2_reg_5389[2]_i_2 
       (.I0(grp_fu_2153_p2[0]),
        .I1(grp_fu_2153_p2[1]),
        .I2(\trunc_ln1240_2_reg_5389_reg[7] [2]),
        .I3(\trunc_ln1240_2_reg_5389_reg[13]_0 [2]),
        .I4(grp_fu_2153_p2[2]),
        .I5(\trunc_ln1240_2_reg_5389_reg[7]_0 [2]),
        .O(\trunc_ln1240_2_reg_5389[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_2_reg_5389[3]_i_1 
       (.I0(\trunc_ln1240_2_reg_5389[3]_i_2_n_5 ),
        .I1(grp_fu_2153_p2[0]),
        .I2(grp_fu_2153_p2[2]),
        .I3(grp_fu_2153_p2[1]),
        .I4(DOUTBDOUT[3]),
        .I5(\trunc_ln1240_2_reg_5389_reg[13] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_2_reg_5389[3]_i_2 
       (.I0(grp_fu_2153_p2[0]),
        .I1(grp_fu_2153_p2[1]),
        .I2(\trunc_ln1240_2_reg_5389_reg[7] [3]),
        .I3(\trunc_ln1240_2_reg_5389_reg[13]_0 [3]),
        .I4(grp_fu_2153_p2[2]),
        .I5(\trunc_ln1240_2_reg_5389_reg[7]_0 [3]),
        .O(\trunc_ln1240_2_reg_5389[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_2_reg_5389[4]_i_1 
       (.I0(\trunc_ln1240_2_reg_5389[4]_i_2_n_5 ),
        .I1(grp_fu_2153_p2[0]),
        .I2(grp_fu_2153_p2[2]),
        .I3(grp_fu_2153_p2[1]),
        .I4(DOUTBDOUT[4]),
        .I5(\trunc_ln1240_2_reg_5389_reg[13] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_2_reg_5389[4]_i_2 
       (.I0(grp_fu_2153_p2[0]),
        .I1(grp_fu_2153_p2[1]),
        .I2(\trunc_ln1240_2_reg_5389_reg[7] [4]),
        .I3(\trunc_ln1240_2_reg_5389_reg[13]_0 [4]),
        .I4(grp_fu_2153_p2[2]),
        .I5(\trunc_ln1240_2_reg_5389_reg[7]_0 [4]),
        .O(\trunc_ln1240_2_reg_5389[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_2_reg_5389[5]_i_1 
       (.I0(\trunc_ln1240_2_reg_5389[5]_i_2_n_5 ),
        .I1(grp_fu_2153_p2[0]),
        .I2(grp_fu_2153_p2[2]),
        .I3(grp_fu_2153_p2[1]),
        .I4(DOUTBDOUT[5]),
        .I5(\trunc_ln1240_2_reg_5389_reg[13] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_2_reg_5389[5]_i_2 
       (.I0(grp_fu_2153_p2[0]),
        .I1(grp_fu_2153_p2[1]),
        .I2(\trunc_ln1240_2_reg_5389_reg[7] [5]),
        .I3(\trunc_ln1240_2_reg_5389_reg[13]_0 [5]),
        .I4(grp_fu_2153_p2[2]),
        .I5(\trunc_ln1240_2_reg_5389_reg[7]_0 [5]),
        .O(\trunc_ln1240_2_reg_5389[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1240_2_reg_5389[6]_i_1 
       (.I0(\trunc_ln1240_2_reg_5389[6]_i_2_n_5 ),
        .I1(grp_fu_2153_p2[0]),
        .I2(grp_fu_2153_p2[2]),
        .I3(grp_fu_2153_p2[1]),
        .I4(DOUTBDOUT[6]),
        .I5(\trunc_ln1240_2_reg_5389_reg[13] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1240_2_reg_5389[6]_i_2 
       (.I0(grp_fu_2153_p2[0]),
        .I1(grp_fu_2153_p2[1]),
        .I2(\trunc_ln1240_2_reg_5389_reg[7] [6]),
        .I3(\trunc_ln1240_2_reg_5389_reg[13]_0 [6]),
        .I4(grp_fu_2153_p2[2]),
        .I5(\trunc_ln1240_2_reg_5389_reg[7]_0 [6]),
        .O(\trunc_ln1240_2_reg_5389[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1240_2_reg_5389[7]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1240_2_reg_5389_reg[13]_0 [7]),
        .I2(\trunc_ln1240_2_reg_5389_reg[13] [7]),
        .I3(grp_fu_2153_p2[2]),
        .I4(grp_fu_2153_p2[1]),
        .I5(grp_fu_2153_p2[0]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mux_53_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mux_53_32_1_1_8
   (D,
    \trunc_ln1244_2_reg_5435_reg[13]_i_5 ,
    S,
    \trunc_ln1244_2_reg_5435_reg[13]_i_3 ,
    \trunc_ln1244_2_reg_5435_reg[13]_i_3_0 ,
    grp_fu_2414_p2,
    \trunc_ln1244_2_reg_5435_reg[7] ,
    \trunc_ln1244_2_reg_5435_reg[13] ,
    \trunc_ln1244_2_reg_5435_reg[7]_0 ,
    \trunc_ln1244_2_reg_5435_reg[13]_0 ,
    \trunc_ln1244_2_reg_5435_reg[7]_1 );
  output [8:0]D;
  output \trunc_ln1244_2_reg_5435_reg[13]_i_5 ;
  output [6:0]S;
  output [7:0]\trunc_ln1244_2_reg_5435_reg[13]_i_3 ;
  output [7:0]\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 ;
  input [2:0]grp_fu_2414_p2;
  input [7:0]\trunc_ln1244_2_reg_5435_reg[7] ;
  input [7:0]\trunc_ln1244_2_reg_5435_reg[13] ;
  input [7:0]\trunc_ln1244_2_reg_5435_reg[7]_0 ;
  input [8:0]\trunc_ln1244_2_reg_5435_reg[13]_0 ;
  input [7:0]\trunc_ln1244_2_reg_5435_reg[7]_1 ;

  wire [8:0]D;
  wire [6:0]S;
  wire [2:0]grp_fu_2414_p2;
  wire \trunc_ln1244_2_reg_5435[0]_i_2_n_5 ;
  wire \trunc_ln1244_2_reg_5435[1]_i_2_n_5 ;
  wire \trunc_ln1244_2_reg_5435[2]_i_2_n_5 ;
  wire \trunc_ln1244_2_reg_5435[3]_i_2_n_5 ;
  wire \trunc_ln1244_2_reg_5435[4]_i_2_n_5 ;
  wire \trunc_ln1244_2_reg_5435[5]_i_2_n_5 ;
  wire \trunc_ln1244_2_reg_5435[6]_i_2_n_5 ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[13] ;
  wire [8:0]\trunc_ln1244_2_reg_5435_reg[13]_0 ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[13]_i_3 ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 ;
  wire \trunc_ln1244_2_reg_5435_reg[13]_i_5 ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[7] ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[7]_0 ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[7]_1 ;

  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[13]_i_2 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [7]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[13]_i_3 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [6]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[13]_i_4 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [5]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[13]_i_5 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [4]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[13]_i_6 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[13]_i_7 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[13]_i_8 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[13]_i_9 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[21]_i_2 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [7]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[21]_i_3 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [6]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[21]_i_4 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [5]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[21]_i_5 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [4]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[21]_i_6 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[21]_i_7 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[21]_i_8 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[21]_i_9 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 [0]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[5]_i_2 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[5]_i_3 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[5]_i_4 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[5]_i_5 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[5]_i_6 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \tmp_10_reg_5440[5]_i_7 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \tmp_10_reg_5440[5]_i_9 
       (.I0(\trunc_ln1244_2_reg_5435[6]_i_2_n_5 ),
        .I1(grp_fu_2414_p2[0]),
        .I2(grp_fu_2414_p2[2]),
        .I3(grp_fu_2414_p2[1]),
        .I4(\trunc_ln1244_2_reg_5435_reg[7] [6]),
        .I5(\trunc_ln1244_2_reg_5435_reg[13] [6]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_2_reg_5435[0]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435[0]_i_2_n_5 ),
        .I1(grp_fu_2414_p2[0]),
        .I2(grp_fu_2414_p2[2]),
        .I3(grp_fu_2414_p2[1]),
        .I4(\trunc_ln1244_2_reg_5435_reg[7] [0]),
        .I5(\trunc_ln1244_2_reg_5435_reg[13] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_2_reg_5435[0]_i_2 
       (.I0(grp_fu_2414_p2[0]),
        .I1(grp_fu_2414_p2[1]),
        .I2(\trunc_ln1244_2_reg_5435_reg[7]_0 [0]),
        .I3(\trunc_ln1244_2_reg_5435_reg[13]_0 [0]),
        .I4(grp_fu_2414_p2[2]),
        .I5(\trunc_ln1244_2_reg_5435_reg[7]_1 [0]),
        .O(\trunc_ln1244_2_reg_5435[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1244_2_reg_5435[13]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [8]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAAA0000AAAACFC0)) 
    \trunc_ln1244_2_reg_5435[13]_i_2 
       (.I0(\trunc_ln1244_2_reg_5435_reg[7]_1 [7]),
        .I1(\trunc_ln1244_2_reg_5435_reg[7] [7]),
        .I2(grp_fu_2414_p2[0]),
        .I3(\trunc_ln1244_2_reg_5435_reg[7]_0 [7]),
        .I4(grp_fu_2414_p2[2]),
        .I5(grp_fu_2414_p2[1]),
        .O(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_2_reg_5435[1]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435[1]_i_2_n_5 ),
        .I1(grp_fu_2414_p2[0]),
        .I2(grp_fu_2414_p2[2]),
        .I3(grp_fu_2414_p2[1]),
        .I4(\trunc_ln1244_2_reg_5435_reg[7] [1]),
        .I5(\trunc_ln1244_2_reg_5435_reg[13] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_2_reg_5435[1]_i_2 
       (.I0(grp_fu_2414_p2[0]),
        .I1(grp_fu_2414_p2[1]),
        .I2(\trunc_ln1244_2_reg_5435_reg[7]_0 [1]),
        .I3(\trunc_ln1244_2_reg_5435_reg[13]_0 [1]),
        .I4(grp_fu_2414_p2[2]),
        .I5(\trunc_ln1244_2_reg_5435_reg[7]_1 [1]),
        .O(\trunc_ln1244_2_reg_5435[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_2_reg_5435[2]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435[2]_i_2_n_5 ),
        .I1(grp_fu_2414_p2[0]),
        .I2(grp_fu_2414_p2[2]),
        .I3(grp_fu_2414_p2[1]),
        .I4(\trunc_ln1244_2_reg_5435_reg[7] [2]),
        .I5(\trunc_ln1244_2_reg_5435_reg[13] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_2_reg_5435[2]_i_2 
       (.I0(grp_fu_2414_p2[0]),
        .I1(grp_fu_2414_p2[1]),
        .I2(\trunc_ln1244_2_reg_5435_reg[7]_0 [2]),
        .I3(\trunc_ln1244_2_reg_5435_reg[13]_0 [2]),
        .I4(grp_fu_2414_p2[2]),
        .I5(\trunc_ln1244_2_reg_5435_reg[7]_1 [2]),
        .O(\trunc_ln1244_2_reg_5435[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_2_reg_5435[3]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435[3]_i_2_n_5 ),
        .I1(grp_fu_2414_p2[0]),
        .I2(grp_fu_2414_p2[2]),
        .I3(grp_fu_2414_p2[1]),
        .I4(\trunc_ln1244_2_reg_5435_reg[7] [3]),
        .I5(\trunc_ln1244_2_reg_5435_reg[13] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_2_reg_5435[3]_i_2 
       (.I0(grp_fu_2414_p2[0]),
        .I1(grp_fu_2414_p2[1]),
        .I2(\trunc_ln1244_2_reg_5435_reg[7]_0 [3]),
        .I3(\trunc_ln1244_2_reg_5435_reg[13]_0 [3]),
        .I4(grp_fu_2414_p2[2]),
        .I5(\trunc_ln1244_2_reg_5435_reg[7]_1 [3]),
        .O(\trunc_ln1244_2_reg_5435[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_2_reg_5435[4]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435[4]_i_2_n_5 ),
        .I1(grp_fu_2414_p2[0]),
        .I2(grp_fu_2414_p2[2]),
        .I3(grp_fu_2414_p2[1]),
        .I4(\trunc_ln1244_2_reg_5435_reg[7] [4]),
        .I5(\trunc_ln1244_2_reg_5435_reg[13] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_2_reg_5435[4]_i_2 
       (.I0(grp_fu_2414_p2[0]),
        .I1(grp_fu_2414_p2[1]),
        .I2(\trunc_ln1244_2_reg_5435_reg[7]_0 [4]),
        .I3(\trunc_ln1244_2_reg_5435_reg[13]_0 [4]),
        .I4(grp_fu_2414_p2[2]),
        .I5(\trunc_ln1244_2_reg_5435_reg[7]_1 [4]),
        .O(\trunc_ln1244_2_reg_5435[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_2_reg_5435[5]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435[5]_i_2_n_5 ),
        .I1(grp_fu_2414_p2[0]),
        .I2(grp_fu_2414_p2[2]),
        .I3(grp_fu_2414_p2[1]),
        .I4(\trunc_ln1244_2_reg_5435_reg[7] [5]),
        .I5(\trunc_ln1244_2_reg_5435_reg[13] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_2_reg_5435[5]_i_2 
       (.I0(grp_fu_2414_p2[0]),
        .I1(grp_fu_2414_p2[1]),
        .I2(\trunc_ln1244_2_reg_5435_reg[7]_0 [5]),
        .I3(\trunc_ln1244_2_reg_5435_reg[13]_0 [5]),
        .I4(grp_fu_2414_p2[2]),
        .I5(\trunc_ln1244_2_reg_5435_reg[7]_1 [5]),
        .O(\trunc_ln1244_2_reg_5435[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \trunc_ln1244_2_reg_5435[6]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435[6]_i_2_n_5 ),
        .I1(grp_fu_2414_p2[0]),
        .I2(grp_fu_2414_p2[2]),
        .I3(grp_fu_2414_p2[1]),
        .I4(\trunc_ln1244_2_reg_5435_reg[7] [6]),
        .I5(\trunc_ln1244_2_reg_5435_reg[13] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \trunc_ln1244_2_reg_5435[6]_i_2 
       (.I0(grp_fu_2414_p2[0]),
        .I1(grp_fu_2414_p2[1]),
        .I2(\trunc_ln1244_2_reg_5435_reg[7]_0 [6]),
        .I3(\trunc_ln1244_2_reg_5435_reg[13]_0 [6]),
        .I4(grp_fu_2414_p2[2]),
        .I5(\trunc_ln1244_2_reg_5435_reg[7]_1 [6]),
        .O(\trunc_ln1244_2_reg_5435[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    \trunc_ln1244_2_reg_5435[7]_i_1 
       (.I0(\trunc_ln1244_2_reg_5435_reg[13]_i_5 ),
        .I1(\trunc_ln1244_2_reg_5435_reg[13]_0 [7]),
        .I2(\trunc_ln1244_2_reg_5435_reg[13] [7]),
        .I3(grp_fu_2414_p2[2]),
        .I4(grp_fu_2414_p2[1]),
        .I5(grp_fu_2414_p2[0]),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_ap_uint_10_s
   (\ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0] ,
    E,
    \icmp_ln1428_reg_5227_reg[0] ,
    D,
    \ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0]_0 ,
    valid_out,
    Q,
    \xCount_V_2_reg[9] ,
    \xCount_V_2_reg[9]_0 ,
    \xCount_V_2_reg[9]_1 ,
    \xCount_V_2_reg[9]_2 ,
    \d_read_reg_22_reg[9]_0 ,
    ap_clk);
  output \ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0] ;
  output [0:0]E;
  output \icmp_ln1428_reg_5227_reg[0] ;
  output [9:0]D;
  input \ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0]_0 ;
  input [0:0]valid_out;
  input [9:0]Q;
  input \xCount_V_2_reg[9] ;
  input \xCount_V_2_reg[9]_0 ;
  input \xCount_V_2_reg[9]_1 ;
  input \xCount_V_2_reg[9]_2 ;
  input [9:0]\d_read_reg_22_reg[9]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0]_0 ;
  wire [9:0]d_read_reg_22;
  wire [9:0]\d_read_reg_22_reg[9]_0 ;
  wire icmp_ln1027_8_fu_2478_p2;
  wire \icmp_ln1428_reg_5227_reg[0] ;
  wire [0:0]valid_out;
  wire \xCount_V_2[7]_i_10_n_5 ;
  wire \xCount_V_2[7]_i_2_n_5 ;
  wire \xCount_V_2[7]_i_3_n_5 ;
  wire \xCount_V_2[7]_i_4_n_5 ;
  wire \xCount_V_2[7]_i_5_n_5 ;
  wire \xCount_V_2[7]_i_6_n_5 ;
  wire \xCount_V_2[7]_i_7_n_5 ;
  wire \xCount_V_2[7]_i_8_n_5 ;
  wire \xCount_V_2[7]_i_9_n_5 ;
  wire \xCount_V_2[9]_i_10_n_5 ;
  wire \xCount_V_2[9]_i_18_n_5 ;
  wire \xCount_V_2[9]_i_19_n_5 ;
  wire \xCount_V_2[9]_i_20_n_5 ;
  wire \xCount_V_2[9]_i_21_n_5 ;
  wire \xCount_V_2[9]_i_22_n_5 ;
  wire \xCount_V_2[9]_i_23_n_5 ;
  wire \xCount_V_2[9]_i_24_n_5 ;
  wire \xCount_V_2[9]_i_25_n_5 ;
  wire \xCount_V_2[9]_i_26_n_5 ;
  wire \xCount_V_2[9]_i_27_n_5 ;
  wire \xCount_V_2[9]_i_28_n_5 ;
  wire \xCount_V_2[9]_i_29_n_5 ;
  wire \xCount_V_2[9]_i_30_n_5 ;
  wire \xCount_V_2[9]_i_31_n_5 ;
  wire \xCount_V_2[9]_i_32_n_5 ;
  wire \xCount_V_2[9]_i_33_n_5 ;
  wire \xCount_V_2[9]_i_8_n_5 ;
  wire \xCount_V_2[9]_i_9_n_5 ;
  wire \xCount_V_2_reg[7]_i_1_n_10 ;
  wire \xCount_V_2_reg[7]_i_1_n_11 ;
  wire \xCount_V_2_reg[7]_i_1_n_12 ;
  wire \xCount_V_2_reg[7]_i_1_n_5 ;
  wire \xCount_V_2_reg[7]_i_1_n_6 ;
  wire \xCount_V_2_reg[7]_i_1_n_7 ;
  wire \xCount_V_2_reg[7]_i_1_n_8 ;
  wire \xCount_V_2_reg[7]_i_1_n_9 ;
  wire \xCount_V_2_reg[9] ;
  wire \xCount_V_2_reg[9]_0 ;
  wire \xCount_V_2_reg[9]_1 ;
  wire \xCount_V_2_reg[9]_2 ;
  wire \xCount_V_2_reg[9]_i_17_n_10 ;
  wire \xCount_V_2_reg[9]_i_17_n_11 ;
  wire \xCount_V_2_reg[9]_i_17_n_12 ;
  wire \xCount_V_2_reg[9]_i_17_n_9 ;
  wire \xCount_V_2_reg[9]_i_3_n_12 ;
  wire [7:5]\NLW_xCount_V_2_reg[9]_i_17_CO_UNCONNECTED ;
  wire [7:0]\NLW_xCount_V_2_reg[9]_i_17_O_UNCONNECTED ;
  wire [7:1]\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter2_hHatch_reg_1572[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0]_0 ),
        .I1(E),
        .I2(valid_out),
        .I3(\icmp_ln1428_reg_5227_reg[0] ),
        .O(\ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0] ));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h59)) 
    \xCount_V_2[7]_i_10 
       (.I0(Q[0]),
        .I1(d_read_reg_22[0]),
        .I2(\xCount_V_2[9]_i_23_n_5 ),
        .O(\xCount_V_2[7]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[7]_i_2 
       (.I0(\xCount_V_2[9]_i_23_n_5 ),
        .O(\xCount_V_2[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_V_2[7]_i_3 
       (.I0(Q[7]),
        .I1(\xCount_V_2[9]_i_23_n_5 ),
        .I2(d_read_reg_22[7]),
        .O(\xCount_V_2[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_V_2[7]_i_4 
       (.I0(Q[6]),
        .I1(\xCount_V_2[9]_i_23_n_5 ),
        .I2(d_read_reg_22[6]),
        .O(\xCount_V_2[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_V_2[7]_i_5 
       (.I0(Q[5]),
        .I1(\xCount_V_2[9]_i_23_n_5 ),
        .I2(d_read_reg_22[5]),
        .O(\xCount_V_2[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_V_2[7]_i_6 
       (.I0(Q[4]),
        .I1(\xCount_V_2[9]_i_23_n_5 ),
        .I2(d_read_reg_22[4]),
        .O(\xCount_V_2[7]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_V_2[7]_i_7 
       (.I0(Q[3]),
        .I1(\xCount_V_2[9]_i_23_n_5 ),
        .I2(d_read_reg_22[3]),
        .O(\xCount_V_2[7]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_V_2[7]_i_8 
       (.I0(Q[2]),
        .I1(\xCount_V_2[9]_i_23_n_5 ),
        .I2(d_read_reg_22[2]),
        .O(\xCount_V_2[7]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_V_2[7]_i_9 
       (.I0(Q[1]),
        .I1(\xCount_V_2[9]_i_23_n_5 ),
        .I2(d_read_reg_22[1]),
        .O(\xCount_V_2[7]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_V_2[9]_i_10 
       (.I0(Q[8]),
        .I1(\xCount_V_2[9]_i_23_n_5 ),
        .I2(d_read_reg_22[8]),
        .O(\xCount_V_2[9]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_18 
       (.I0(d_read_reg_22[1]),
        .I1(Q[1]),
        .I2(d_read_reg_22[0]),
        .I3(Q[0]),
        .O(\xCount_V_2[9]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_19 
       (.I0(Q[9]),
        .I1(d_read_reg_22[9]),
        .I2(d_read_reg_22[8]),
        .I3(Q[8]),
        .O(\xCount_V_2[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \xCount_V_2[9]_i_2 
       (.I0(\xCount_V_2_reg[9] ),
        .I1(valid_out),
        .I2(\xCount_V_2_reg[9]_0 ),
        .I3(\xCount_V_2_reg[9]_1 ),
        .I4(\xCount_V_2_reg[9]_2 ),
        .I5(\xCount_V_2[9]_i_8_n_5 ),
        .O(E));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_20 
       (.I0(d_read_reg_22[7]),
        .I1(Q[7]),
        .I2(d_read_reg_22[6]),
        .I3(Q[6]),
        .O(\xCount_V_2[9]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_21 
       (.I0(d_read_reg_22[5]),
        .I1(Q[5]),
        .I2(d_read_reg_22[4]),
        .I3(Q[4]),
        .O(\xCount_V_2[9]_i_21_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_22 
       (.I0(d_read_reg_22[3]),
        .I1(Q[3]),
        .I2(d_read_reg_22[2]),
        .I3(Q[2]),
        .O(\xCount_V_2[9]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \xCount_V_2[9]_i_23 
       (.I0(\xCount_V_2_reg[9] ),
        .I1(valid_out),
        .I2(\xCount_V_2_reg[9]_0 ),
        .I3(\xCount_V_2_reg[9]_1 ),
        .I4(\xCount_V_2_reg[9]_2 ),
        .I5(icmp_ln1027_8_fu_2478_p2),
        .O(\xCount_V_2[9]_i_23_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xCount_V_2[9]_i_24 
       (.I0(d_read_reg_22[9]),
        .I1(Q[9]),
        .I2(d_read_reg_22[8]),
        .I3(Q[8]),
        .O(\xCount_V_2[9]_i_24_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \xCount_V_2[9]_i_25 
       (.I0(Q[7]),
        .I1(d_read_reg_22[7]),
        .I2(d_read_reg_22[6]),
        .I3(Q[6]),
        .O(\xCount_V_2[9]_i_25_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \xCount_V_2[9]_i_26 
       (.I0(Q[5]),
        .I1(d_read_reg_22[5]),
        .I2(d_read_reg_22[4]),
        .I3(Q[4]),
        .O(\xCount_V_2[9]_i_26_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \xCount_V_2[9]_i_27 
       (.I0(Q[3]),
        .I1(d_read_reg_22[3]),
        .I2(d_read_reg_22[2]),
        .I3(Q[2]),
        .O(\xCount_V_2[9]_i_27_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \xCount_V_2[9]_i_28 
       (.I0(Q[1]),
        .I1(d_read_reg_22[1]),
        .I2(d_read_reg_22[0]),
        .I3(Q[0]),
        .O(\xCount_V_2[9]_i_28_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_29 
       (.I0(Q[9]),
        .I1(d_read_reg_22[9]),
        .I2(d_read_reg_22[8]),
        .I3(Q[8]),
        .O(\xCount_V_2[9]_i_29_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_30 
       (.I0(d_read_reg_22[7]),
        .I1(Q[7]),
        .I2(d_read_reg_22[6]),
        .I3(Q[6]),
        .O(\xCount_V_2[9]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_31 
       (.I0(d_read_reg_22[5]),
        .I1(Q[5]),
        .I2(d_read_reg_22[4]),
        .I3(Q[4]),
        .O(\xCount_V_2[9]_i_31_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_32 
       (.I0(d_read_reg_22[3]),
        .I1(Q[3]),
        .I2(d_read_reg_22[2]),
        .I3(Q[2]),
        .O(\xCount_V_2[9]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_33 
       (.I0(d_read_reg_22[1]),
        .I1(Q[1]),
        .I2(d_read_reg_22[0]),
        .I3(Q[0]),
        .O(\xCount_V_2[9]_i_33_n_5 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \xCount_V_2[9]_i_4 
       (.I0(\xCount_V_2_reg[9] ),
        .I1(valid_out),
        .I2(\xCount_V_2_reg[9]_0 ),
        .I3(\xCount_V_2_reg[9]_1 ),
        .I4(\xCount_V_2_reg[9]_2 ),
        .I5(\xCount_V_2[9]_i_8_n_5 ),
        .O(\icmp_ln1428_reg_5227_reg[0] ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \xCount_V_2[9]_i_8 
       (.I0(icmp_ln1027_8_fu_2478_p2),
        .I1(\xCount_V_2[9]_i_18_n_5 ),
        .I2(\xCount_V_2[9]_i_19_n_5 ),
        .I3(\xCount_V_2[9]_i_20_n_5 ),
        .I4(\xCount_V_2[9]_i_21_n_5 ),
        .I5(\xCount_V_2[9]_i_22_n_5 ),
        .O(\xCount_V_2[9]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hC9)) 
    \xCount_V_2[9]_i_9 
       (.I0(d_read_reg_22[9]),
        .I1(Q[9]),
        .I2(\xCount_V_2[9]_i_23_n_5 ),
        .O(\xCount_V_2[9]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_2_reg[7]_i_1 
       (.CI(\xCount_V_2[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\xCount_V_2_reg[7]_i_1_n_5 ,\xCount_V_2_reg[7]_i_1_n_6 ,\xCount_V_2_reg[7]_i_1_n_7 ,\xCount_V_2_reg[7]_i_1_n_8 ,\xCount_V_2_reg[7]_i_1_n_9 ,\xCount_V_2_reg[7]_i_1_n_10 ,\xCount_V_2_reg[7]_i_1_n_11 ,\xCount_V_2_reg[7]_i_1_n_12 }),
        .DI(Q[7:0]),
        .O(D[7:0]),
        .S({\xCount_V_2[7]_i_3_n_5 ,\xCount_V_2[7]_i_4_n_5 ,\xCount_V_2[7]_i_5_n_5 ,\xCount_V_2[7]_i_6_n_5 ,\xCount_V_2[7]_i_7_n_5 ,\xCount_V_2[7]_i_8_n_5 ,\xCount_V_2[7]_i_9_n_5 ,\xCount_V_2[7]_i_10_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_2_reg[9]_i_17 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_2_reg[9]_i_17_CO_UNCONNECTED [7:5],icmp_ln1027_8_fu_2478_p2,\xCount_V_2_reg[9]_i_17_n_9 ,\xCount_V_2_reg[9]_i_17_n_10 ,\xCount_V_2_reg[9]_i_17_n_11 ,\xCount_V_2_reg[9]_i_17_n_12 }),
        .DI({1'b0,1'b0,1'b0,\xCount_V_2[9]_i_24_n_5 ,\xCount_V_2[9]_i_25_n_5 ,\xCount_V_2[9]_i_26_n_5 ,\xCount_V_2[9]_i_27_n_5 ,\xCount_V_2[9]_i_28_n_5 }),
        .O(\NLW_xCount_V_2_reg[9]_i_17_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\xCount_V_2[9]_i_29_n_5 ,\xCount_V_2[9]_i_30_n_5 ,\xCount_V_2[9]_i_31_n_5 ,\xCount_V_2[9]_i_32_n_5 ,\xCount_V_2[9]_i_33_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_2_reg[9]_i_3 
       (.CI(\xCount_V_2_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED [7:1],\xCount_V_2_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED [7:2],D[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_2[9]_i_9_n_5 ,\xCount_V_2[9]_i_10_n_5 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s
   (s,
    E,
    count_new_0_reg_328,
    \ap_CS_fsm_reg[1] ,
    grp_reg_unsigned_short_s_fu_537_ap_ce,
    ap_clk,
    \s_reg[0] ,
    \s_reg[0]_0 ,
    \s_reg[0]_1 ,
    \s_reg[0]_2 ,
    CO,
    Q,
    icmp_ln455_reg_611,
    D);
  output s;
  output [0:0]E;
  output count_new_0_reg_328;
  output \ap_CS_fsm_reg[1] ;
  input grp_reg_unsigned_short_s_fu_537_ap_ce;
  input ap_clk;
  input \s_reg[0] ;
  input \s_reg[0]_0 ;
  input \s_reg[0]_1 ;
  input \s_reg[0]_2 ;
  input [0:0]CO;
  input [0:0]Q;
  input icmp_ln455_reg_611;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]ap_return_int_reg;
  wire count_new_0_reg_328;
  wire \count_new_0_reg_328[31]_i_13_n_5 ;
  wire \count_new_0_reg_328[31]_i_14_n_5 ;
  wire \count_new_0_reg_328[31]_i_15_n_5 ;
  wire \count_new_0_reg_328[31]_i_16_n_5 ;
  wire \count_new_0_reg_328[31]_i_17_n_5 ;
  wire \count_new_0_reg_328[31]_i_18_n_5 ;
  wire \count_new_0_reg_328[31]_i_19_n_5 ;
  wire [15:0]d_read_reg_22;
  wire grp_reg_unsigned_short_s_fu_537_ap_ce;
  wire icmp_ln455_fu_543_p2;
  wire icmp_ln455_reg_611;
  wire s;
  wire \s_reg[0] ;
  wire \s_reg[0]_0 ;
  wire \s_reg[0]_1 ;
  wire \s_reg[0]_2 ;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_537_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \count_new_0_reg_328[31]_i_1 
       (.I0(E),
        .I1(\s_reg[0]_2 ),
        .I2(\s_reg[0]_1 ),
        .I3(\s_reg[0]_0 ),
        .I4(\s_reg[0] ),
        .O(count_new_0_reg_328));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_328[31]_i_13 
       (.I0(ap_return_int_reg[1]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_return_int_reg[13]),
        .I3(\count_new_0_reg_328[31]_i_16_n_5 ),
        .O(\count_new_0_reg_328[31]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_new_0_reg_328[31]_i_14 
       (.I0(d_read_reg_22[3]),
        .I1(d_read_reg_22[2]),
        .I2(d_read_reg_22[12]),
        .I3(d_read_reg_22[13]),
        .I4(d_read_reg_22[14]),
        .I5(d_read_reg_22[15]),
        .O(\count_new_0_reg_328[31]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFE)) 
    \count_new_0_reg_328[31]_i_15 
       (.I0(\count_new_0_reg_328[31]_i_17_n_5 ),
        .I1(d_read_reg_22[10]),
        .I2(d_read_reg_22[11]),
        .I3(d_read_reg_22[6]),
        .I4(\count_new_0_reg_328[31]_i_18_n_5 ),
        .I5(\count_new_0_reg_328[31]_i_19_n_5 ),
        .O(\count_new_0_reg_328[31]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \count_new_0_reg_328[31]_i_16 
       (.I0(ap_return_int_reg[12]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_return_int_reg[14]),
        .I3(ap_return_int_reg[0]),
        .I4(ap_ce_reg),
        .I5(ap_return_int_reg[15]),
        .O(\count_new_0_reg_328[31]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \count_new_0_reg_328[31]_i_17 
       (.I0(d_read_reg_22[9]),
        .I1(d_read_reg_22[8]),
        .I2(d_read_reg_22[4]),
        .I3(d_read_reg_22[7]),
        .I4(d_read_reg_22[5]),
        .I5(ap_ce_reg),
        .O(\count_new_0_reg_328[31]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_new_0_reg_328[31]_i_18 
       (.I0(ap_return_int_reg[8]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_return_int_reg[5]),
        .I3(ap_return_int_reg[11]),
        .I4(ap_ce_reg),
        .I5(ap_return_int_reg[10]),
        .O(\count_new_0_reg_328[31]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \count_new_0_reg_328[31]_i_19 
       (.I0(ap_return_int_reg[9]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_return_int_reg[6]),
        .O(\count_new_0_reg_328[31]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_new_0_reg_328[31]_i_2 
       (.I0(Q),
        .I1(icmp_ln455_fu_543_p2),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000AAAABAAA)) 
    \count_new_0_reg_328[31]_i_8 
       (.I0(\count_new_0_reg_328[31]_i_13_n_5 ),
        .I1(d_read_reg_22[1]),
        .I2(ap_ce_reg),
        .I3(d_read_reg_22[0]),
        .I4(\count_new_0_reg_328[31]_i_14_n_5 ),
        .I5(\count_new_0_reg_328[31]_i_15_n_5 ),
        .O(icmp_ln455_fu_543_p2));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln455_reg_611[0]_i_1 
       (.I0(icmp_ln455_fu_543_p2),
        .I1(Q),
        .I2(icmp_ln455_reg_611),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \s[0]_i_1 
       (.I0(\s_reg[0] ),
        .I1(\s_reg[0]_0 ),
        .I2(\s_reg[0]_1 ),
        .I3(\s_reg[0]_2 ),
        .I4(E),
        .I5(CO),
        .O(s));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s_16
   (ap_ce_reg,
    D,
    ap_clk,
    Q,
    grp_v_tpgHlsDataFlow_fu_339_ap_start_reg,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    \d_read_reg_22_reg[10]_0 );
  output ap_ce_reg;
  output [10:0]D;
  input ap_clk;
  input [1:0]Q;
  input grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input [10:0]\d_read_reg_22_reg[10]_0 ;

  wire [10:0]D;
  wire [1:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [10:0]ap_return_int_reg;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire [10:0]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire grp_reg_unsigned_short_s_fu_253_ap_ce;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;

  LUT4 #(
    .INIT(16'hAEAA)) 
    ap_ce_reg_i_1
       (.I0(Q[1]),
        .I1(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I3(Q[0]),
        .O(grp_reg_unsigned_short_s_fu_253_ap_ce));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_253_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[0]_i_1 
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[10]_i_1 
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[1]_i_1 
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[2]_i_1 
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[3]_i_1 
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[4]_i_1 
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[5]_i_1 
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[6]_i_1 
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[7]_i_1 
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[8]_i_1 
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln782_reg_367[9]_i_1 
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s_17
   (D,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk,
    ap_ce_reg);
  output [10:0]D;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;
  input ap_ce_reg;

  wire [10:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire \ap_return_int_reg_reg_n_5_[0] ;
  wire \ap_return_int_reg_reg_n_5_[10] ;
  wire \ap_return_int_reg_reg_n_5_[1] ;
  wire \ap_return_int_reg_reg_n_5_[2] ;
  wire \ap_return_int_reg_reg_n_5_[3] ;
  wire \ap_return_int_reg_reg_n_5_[4] ;
  wire \ap_return_int_reg_reg_n_5_[5] ;
  wire \ap_return_int_reg_reg_n_5_[6] ;
  wire \ap_return_int_reg_reg_n_5_[7] ;
  wire \ap_return_int_reg_reg_n_5_[8] ;
  wire \ap_return_int_reg_reg_n_5_[9] ;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire \d_read_reg_22_reg_n_5_[0] ;
  wire \d_read_reg_22_reg_n_5_[10] ;
  wire \d_read_reg_22_reg_n_5_[1] ;
  wire \d_read_reg_22_reg_n_5_[2] ;
  wire \d_read_reg_22_reg_n_5_[3] ;
  wire \d_read_reg_22_reg_n_5_[4] ;
  wire \d_read_reg_22_reg_n_5_[5] ;
  wire \d_read_reg_22_reg_n_5_[6] ;
  wire \d_read_reg_22_reg_n_5_[7] ;
  wire \d_read_reg_22_reg_n_5_[8] ;
  wire \d_read_reg_22_reg_n_5_[9] ;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[0] ),
        .Q(\ap_return_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[10] ),
        .Q(\ap_return_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[1] ),
        .Q(\ap_return_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[2] ),
        .Q(\ap_return_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[3] ),
        .Q(\ap_return_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[4] ),
        .Q(\ap_return_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[5] ),
        .Q(\ap_return_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[6] ),
        .Q(\ap_return_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[7] ),
        .Q(\ap_return_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[8] ),
        .Q(\ap_return_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[9] ),
        .Q(\ap_return_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(\d_read_reg_22_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(\d_read_reg_22_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(\d_read_reg_22_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(\d_read_reg_22_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(\d_read_reg_22_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(\d_read_reg_22_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(\d_read_reg_22_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(\d_read_reg_22_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(\d_read_reg_22_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(\d_read_reg_22_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(\d_read_reg_22_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[0]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[0] ),
        .I1(\ap_return_int_reg_reg_n_5_[0] ),
        .I2(ap_ce_reg),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[10]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[10] ),
        .I1(\ap_return_int_reg_reg_n_5_[10] ),
        .I2(ap_ce_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[1]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[1] ),
        .I1(\ap_return_int_reg_reg_n_5_[1] ),
        .I2(ap_ce_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[2]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[2] ),
        .I1(\ap_return_int_reg_reg_n_5_[2] ),
        .I2(ap_ce_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[3]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[3] ),
        .I1(\ap_return_int_reg_reg_n_5_[3] ),
        .I2(ap_ce_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[4]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[4] ),
        .I1(\ap_return_int_reg_reg_n_5_[4] ),
        .I2(ap_ce_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[5]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[5] ),
        .I1(\ap_return_int_reg_reg_n_5_[5] ),
        .I2(ap_ce_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[6]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[6] ),
        .I1(\ap_return_int_reg_reg_n_5_[6] ),
        .I2(ap_ce_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[7]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[7] ),
        .I1(\ap_return_int_reg_reg_n_5_[7] ),
        .I2(ap_ce_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[8]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[8] ),
        .I1(\ap_return_int_reg_reg_n_5_[8] ),
        .I2(ap_ce_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_372[9]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[9] ),
        .I1(\ap_return_int_reg_reg_n_5_[9] ),
        .I2(ap_ce_reg),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    ap_done,
    \B_V_data_1_state_reg[1]_0 ,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    m_axis_video_TREADY,
    B_V_data_1_sel_wr01_out,
    ap_start,
    Q,
    \B_V_data_1_payload_A_reg[29]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]D;
  output ap_done;
  output \B_V_data_1_state_reg[1]_0 ;
  output [29:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input m_axis_video_TREADY;
  input B_V_data_1_sel_wr01_out;
  input ap_start;
  input [1:0]Q;
  input [29:0]\B_V_data_1_payload_A_reg[29]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [29:0]B_V_data_1_payload_A;
  wire [29:0]\B_V_data_1_payload_A_reg[29]_0 ;
  wire [29:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [29:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[29]_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[29]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(B_V_data_1_sel_wr01_out),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(B_V_data_1_sel_wr01_out),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF444FFFF44444444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[29]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both_1
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_video_TVALID_int_regslice,
    B_V_data_1_sel,
    \axi_data_V_5_fu_104_reg[29] ,
    \axi_data_2_lcssa_reg_146_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel0,
    s_axis_video_TVALID,
    \axi_data_V_fu_100_reg[29] ,
    \axi_data_V_fu_100_reg[0] ,
    \axi_data_V_5_fu_104_reg[29]_0 ,
    \axi_data_V_5_fu_104_reg[0] ,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_video_TVALID_int_regslice;
  output B_V_data_1_sel;
  output [29:0]\axi_data_V_5_fu_104_reg[29] ;
  output [29:0]\axi_data_2_lcssa_reg_146_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel0;
  input s_axis_video_TVALID;
  input [29:0]\axi_data_V_fu_100_reg[29] ;
  input \axi_data_V_fu_100_reg[0] ;
  input [29:0]\axi_data_V_5_fu_104_reg[29]_0 ;
  input \axi_data_V_5_fu_104_reg[0] ;
  input [29:0]s_axis_video_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [29:0]B_V_data_1_payload_A;
  wire [29:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [29:0]\axi_data_2_lcssa_reg_146_reg[29] ;
  wire \axi_data_V_5_fu_104_reg[0] ;
  wire [29:0]\axi_data_V_5_fu_104_reg[29] ;
  wire [29:0]\axi_data_V_5_fu_104_reg[29]_0 ;
  wire \axi_data_V_fu_100_reg[0] ;
  wire [29:0]\axi_data_V_fu_100_reg[29] ;
  wire [29:0]s_axis_video_TDATA;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[29]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[29]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(s_axis_video_TVALID_int_regslice),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[0]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [0]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[0]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[0]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[10]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [10]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[10]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[10]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[11]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [11]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[11]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[11]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[12]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [12]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[12]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[12]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[13]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [13]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[13]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[13]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[14]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [14]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[14]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[14]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[15]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [15]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[15]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[15]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[16]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [16]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[16]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[16]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[17]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [17]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[17]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[17]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[18]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [18]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[18]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[18]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[19]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [19]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[19]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[19]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[1]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [1]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[1]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[1]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[20]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [20]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[20]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[20]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[21]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [21]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[21]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[21]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[22]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [22]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[22]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[22]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[23]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [23]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[23]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[23]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[24]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [24]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[24]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[24]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[25]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [25]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[25]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[25]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[26]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [26]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[26]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[26]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[27]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [27]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[27]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[27]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[28]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [28]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[28]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[28]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[29]_i_2 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [29]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[29]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[29]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[2]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [2]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[2]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[2]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[3]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [3]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[3]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[3]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[4]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [4]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[4]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[4]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[5]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [5]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[5]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[5]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[6]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [6]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[6]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[6]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[7]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [7]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[7]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[7]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[8]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [8]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[8]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[8]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_5_fu_104[9]_i_1 
       (.I0(\axi_data_V_5_fu_104_reg[29]_0 [9]),
        .I1(\axi_data_V_5_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B[9]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[9]),
        .O(\axi_data_2_lcssa_reg_146_reg[29] [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[0]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [0]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[0]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[0]),
        .O(\axi_data_V_5_fu_104_reg[29] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[10]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [10]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[10]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[10]),
        .O(\axi_data_V_5_fu_104_reg[29] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[11]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [11]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[11]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[11]),
        .O(\axi_data_V_5_fu_104_reg[29] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[12]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [12]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[12]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[12]),
        .O(\axi_data_V_5_fu_104_reg[29] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[13]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [13]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[13]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[13]),
        .O(\axi_data_V_5_fu_104_reg[29] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[14]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [14]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[14]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[14]),
        .O(\axi_data_V_5_fu_104_reg[29] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[15]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [15]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[15]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[15]),
        .O(\axi_data_V_5_fu_104_reg[29] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[16]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [16]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[16]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[16]),
        .O(\axi_data_V_5_fu_104_reg[29] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[17]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [17]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[17]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[17]),
        .O(\axi_data_V_5_fu_104_reg[29] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[18]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [18]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[18]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[18]),
        .O(\axi_data_V_5_fu_104_reg[29] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[19]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [19]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[19]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[19]),
        .O(\axi_data_V_5_fu_104_reg[29] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[1]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [1]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[1]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[1]),
        .O(\axi_data_V_5_fu_104_reg[29] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[20]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [20]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[20]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[20]),
        .O(\axi_data_V_5_fu_104_reg[29] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[21]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [21]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[21]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[21]),
        .O(\axi_data_V_5_fu_104_reg[29] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[22]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [22]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[22]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[22]),
        .O(\axi_data_V_5_fu_104_reg[29] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[23]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [23]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[23]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[23]),
        .O(\axi_data_V_5_fu_104_reg[29] [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[24]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [24]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[24]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[24]),
        .O(\axi_data_V_5_fu_104_reg[29] [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[25]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [25]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[25]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[25]),
        .O(\axi_data_V_5_fu_104_reg[29] [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[26]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [26]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[26]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[26]),
        .O(\axi_data_V_5_fu_104_reg[29] [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[27]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [27]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[27]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[27]),
        .O(\axi_data_V_5_fu_104_reg[29] [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[28]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [28]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[28]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[28]),
        .O(\axi_data_V_5_fu_104_reg[29] [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[29]_i_2 
       (.I0(\axi_data_V_fu_100_reg[29] [29]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[29]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[29]),
        .O(\axi_data_V_5_fu_104_reg[29] [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[2]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [2]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[2]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[2]),
        .O(\axi_data_V_5_fu_104_reg[29] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[3]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [3]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[3]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[3]),
        .O(\axi_data_V_5_fu_104_reg[29] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[4]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [4]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[4]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[4]),
        .O(\axi_data_V_5_fu_104_reg[29] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[5]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [5]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[5]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[5]),
        .O(\axi_data_V_5_fu_104_reg[29] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[6]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [6]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[6]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[6]),
        .O(\axi_data_V_5_fu_104_reg[29] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[7]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [7]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[7]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[7]),
        .O(\axi_data_V_5_fu_104_reg[29] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[8]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [8]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[8]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[8]),
        .O(\axi_data_V_5_fu_104_reg[29] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_100[9]_i_1 
       (.I0(\axi_data_V_fu_100_reg[29] [9]),
        .I1(\axi_data_V_fu_100_reg[0] ),
        .I2(B_V_data_1_payload_B[9]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[9]),
        .O(\axi_data_V_5_fu_104_reg[29] [9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    ap_rst_n_inv,
    ap_clk,
    m_axis_video_TREADY,
    B_V_data_1_sel_wr01_out,
    grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST);
  output [0:0]m_axis_video_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axis_video_TREADY;
  input B_V_data_1_sel_wr01_out;
  input grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(B_V_data_1_sel_wr01_out),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_0
   (m_axis_video_TUSER,
    ap_rst_n_inv,
    ap_clk,
    m_axis_video_TREADY,
    B_V_data_1_sel_wr01_out,
    grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER);
  output [0:0]m_axis_video_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axis_video_TREADY;
  input B_V_data_1_sel_wr01_out;
  input grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(B_V_data_1_sel_wr01_out),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(m_axis_video_TREADY),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_2
   (\axi_last_V_2_reg_136_reg[0] ,
    s_axis_video_TLAST_int_regslice,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel0,
    s_axis_video_TVALID,
    axi_last_V_2_reg_136,
    \axi_last_V_fu_104_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out,
    s_axis_video_TLAST);
  output \axi_last_V_2_reg_136_reg[0] ;
  output s_axis_video_TLAST_int_regslice;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel0;
  input s_axis_video_TVALID;
  input axi_last_V_2_reg_136;
  input \axi_last_V_fu_104_reg[0] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out;
  input [0:0]s_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_V_2_reg_136;
  wire \axi_last_V_2_reg_136_reg[0] ;
  wire \axi_last_V_fu_104_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(B_V_data_1_sel0),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_4_reg_103[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_fu_104[0]_i_1 
       (.I0(axi_last_V_2_reg_136),
        .I1(\axi_last_V_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(\axi_last_V_2_reg_136_reg[0] ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_fu_52[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_3
   (ap_done_reg1,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg,
    B_V_data_1_sel0,
    s_axis_video_TVALID,
    ap_done_cache,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0,
    s_axis_video_TUSER);
  output ap_done_reg1;
  output \B_V_data_1_state_reg[0]_0 ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg;
  input B_V_data_1_sel0;
  input s_axis_video_TVALID;
  input ap_done_cache;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0;
  input [0:0]s_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_reg1;
  wire ap_rst_n_inv;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(B_V_data_1_sel0),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ap_done_cache_i_1
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(B_V_data_1_payload_A),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_B),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg),
        .I5(ap_done_cache),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4700FF00)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_i_1
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
   (MultiPixStream2AXIvideo_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    ap_rst_n_inv,
    ap_clk,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_339_ap_start_reg,
    \mOutPtr_reg[0]_1 );
  output MultiPixStream2AXIvideo_U0_ap_start;
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  input \mOutPtr_reg[0]_1 ;

  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__1_n_5;
  wire full_n_i_1__1_n_5;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_2_n_5 ;
  wire \mOutPtr[1]_i_3_n_5 ;
  wire \mOutPtr[1]_i_4_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hEFEFEFFF0000000F)) 
    empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr[1]_i_3_n_5 ),
        .I3(\mOutPtr[1]_i_4_n_5 ),
        .I4(start_once_reg),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(empty_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFF00000)) 
    full_n_i_1__1
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr[1]_i_4_n_5 ),
        .I3(start_once_reg),
        .I4(\mOutPtr[1]_i_3_n_5 ),
        .I5(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(full_n_i_1__1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0040)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr[1]_i_3_n_5 ),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hFE0101FE)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr[1]_i_3_n_5 ),
        .I1(start_once_reg),
        .I2(\mOutPtr[1]_i_4_n_5 ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_3 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hBBBF)) 
    \mOutPtr[1]_i_4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .O(\mOutPtr[1]_i_4_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_5 ),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_5 ),
        .D(\mOutPtr[1]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground
   (valid_out,
    data_out,
    data_out_vld,
    D,
    \x_fu_546_reg[4] ,
    \x_fu_546_reg[0] ,
    \icmp_ln1336_reg_5231_reg[0] ,
    \int_width_reg[7] ,
    \cmp59_i_reg_1560_reg[0]_0 ,
    cmp2_i381_reg_1484,
    \cmp126_i_reg_1565_reg[0]_0 ,
    \select_ln507_cast_reg_1494_reg[2]_0 ,
    \pix_val_V_reg_1519_reg[9]_0 ,
    pix_val_V_10_reg_1524,
    select_ln507_reg_1504,
    \ap_CS_fsm_reg[3]_0 ,
    DI,
    \y_fu_284_reg[15]_0 ,
    \rampStart_load_reg_1575_reg[9]_0 ,
    start_once_reg,
    O,
    \Zplate_Ver_Control_Delta_read_reg_5009_reg[14] ,
    \int_width_reg[6] ,
    \int_width_reg[13] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read,
    \icmp_ln520_reg_5189[0]_i_1 ,
    \select_ln214_reg_1582_reg[9]_0 ,
    \int_width_reg[13]_0 ,
    \int_width_reg[4] ,
    full_n,
    \ap_CS_fsm_reg[3]_1 ,
    full_n17_out,
    E,
    tpgBackground_U0_ap_ready,
    ap_sync_tpgBackground_U0_ap_ready,
    full_n17_out_0,
    \ap_CS_fsm_reg[3]_2 ,
    push,
    ap_clk,
    ap_rst_n_inv,
    ovrlayYUV_full_n,
    DSP_ALU_INST,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] ,
    icmp_ln1285_reg_52350,
    Q,
    \yCount_V_1_reg[5] ,
    \yCount_V_2_reg[0] ,
    \icmp_ln1336_reg_5231_reg[0]_0 ,
    cmp8_fu_706_p2,
    \cmp141_i_reg_1570_reg[0]_0 ,
    icmp_fu_836_p2,
    \cmp2_i381_reg_1484_reg[0]_0 ,
    \select_ln507_reg_1504_reg[6]_0 ,
    \add_ln1404_reg_1555_reg[16]_0 ,
    S,
    \add_ln1404_reg_1555_reg[16]_1 ,
    \sub40_i_reg_1550_reg[16]_0 ,
    \sub40_i_reg_1550_reg[8]_0 ,
    \sub40_i_reg_1550_reg[16]_1 ,
    \icmp_ln691_reg_1630_reg[0]_0 ,
    \ult_reg_1625_reg[0]_0 ,
    \cmp59_i_reg_1560_reg[0]_1 ,
    \cmp126_i_reg_1565_reg[0]_1 ,
    \genblk1[0].v2_reg[0] ,
    \genblk1[0].v2_reg[0]_0 ,
    \yCount_V_3_reg[9] ,
    \icmp_ln1518_reg_5213_reg[0] ,
    \icmp_ln1050_reg_5243_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] ,
    icmp_ln1629_reg_52070,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] ,
    \icmp_ln520_reg_5189_reg[0] ,
    \or_ln691_reg_5247_reg[0]_i_3 ,
    \or_ln691_reg_5247_reg[0]_i_2 ,
    \hBarSel_2_reg[2]_0 ,
    ap_rst_n,
    \hBarSel_2_reg[0]_0 ,
    \hBarSel_4_loc_0_fu_344_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_339_ap_start_reg,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    srcYUV_empty_n,
    push_1,
    \rampStart_reg[9]_0 ,
    \mOutPtr_reg[4] ,
    \icmp_ln691_reg_1630_reg[0]_1 ,
    \ult_reg_1625_reg[0]_1 ,
    \xBar_V_reg[0] ,
    \Zplate_Ver_Control_Delta_read_reg_5009_reg[15] ,
    \zonePlateVDelta_reg[15] ,
    SR,
    \colorFormatLocal_read_reg_5045_reg[7] ,
    \Zplate_Hor_Control_Start_read_reg_5066_reg[15] ,
    SS,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] ,
    \add_ln1240_reg_5217_reg[10] ,
    \barWidth_reg_1539_reg[10]_0 ,
    \sub_i_i_i_reg_1545_reg[10]_0 ,
    \barWidthMinSamples_reg_1529_reg[9]_0 ,
    \add_ln1404_reg_1555_reg[0]_0 ,
    \sub40_i_reg_1550_reg[0]_0 ,
    out,
    \rampStart_reg[7]_0 );
  output [0:0]valid_out;
  output [29:0]data_out;
  output data_out_vld;
  output [2:0]D;
  output \x_fu_546_reg[4] ;
  output \x_fu_546_reg[0] ;
  output \icmp_ln1336_reg_5231_reg[0] ;
  output \int_width_reg[7] ;
  output \cmp59_i_reg_1560_reg[0]_0 ;
  output cmp2_i381_reg_1484;
  output \cmp126_i_reg_1565_reg[0]_0 ;
  output \select_ln507_cast_reg_1494_reg[2]_0 ;
  output \pix_val_V_reg_1519_reg[9]_0 ;
  output [0:0]pix_val_V_10_reg_1524;
  output [0:0]select_ln507_reg_1504;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [7:0]DI;
  output [15:0]\y_fu_284_reg[15]_0 ;
  output [1:0]\rampStart_load_reg_1575_reg[9]_0 ;
  output start_once_reg;
  output [7:0]O;
  output [7:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[14] ;
  output \int_width_reg[6] ;
  output \int_width_reg[13] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read;
  output \icmp_ln520_reg_5189[0]_i_1 ;
  output [9:0]\select_ln214_reg_1582_reg[9]_0 ;
  output \int_width_reg[13]_0 ;
  output \int_width_reg[4] ;
  output full_n;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output full_n17_out;
  output [0:0]E;
  output tpgBackground_U0_ap_ready;
  output ap_sync_tpgBackground_U0_ap_ready;
  output full_n17_out_0;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output push;
  input ap_clk;
  input ap_rst_n_inv;
  input ovrlayYUV_full_n;
  input [15:0]DSP_ALU_INST;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] ;
  input icmp_ln1285_reg_52350;
  input [7:0]Q;
  input \yCount_V_1_reg[5] ;
  input \yCount_V_2_reg[0] ;
  input \icmp_ln1336_reg_5231_reg[0]_0 ;
  input cmp8_fu_706_p2;
  input \cmp141_i_reg_1570_reg[0]_0 ;
  input icmp_fu_836_p2;
  input \cmp2_i381_reg_1484_reg[0]_0 ;
  input \select_ln507_reg_1504_reg[6]_0 ;
  input [15:0]\add_ln1404_reg_1555_reg[16]_0 ;
  input [7:0]S;
  input [6:0]\add_ln1404_reg_1555_reg[16]_1 ;
  input [15:0]\sub40_i_reg_1550_reg[16]_0 ;
  input [7:0]\sub40_i_reg_1550_reg[8]_0 ;
  input [6:0]\sub40_i_reg_1550_reg[16]_1 ;
  input [7:0]\icmp_ln691_reg_1630_reg[0]_0 ;
  input [7:0]\ult_reg_1625_reg[0]_0 ;
  input \cmp59_i_reg_1560_reg[0]_1 ;
  input \cmp126_i_reg_1565_reg[0]_1 ;
  input [1:0]\genblk1[0].v2_reg[0] ;
  input [3:0]\genblk1[0].v2_reg[0]_0 ;
  input \yCount_V_3_reg[9] ;
  input \icmp_ln1518_reg_5213_reg[0] ;
  input \icmp_ln1050_reg_5243_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] ;
  input icmp_ln1629_reg_52070;
  input \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] ;
  input \icmp_ln520_reg_5189_reg[0] ;
  input [15:0]\or_ln691_reg_5247_reg[0]_i_3 ;
  input [15:0]\or_ln691_reg_5247_reg[0]_i_2 ;
  input [1:0]\hBarSel_2_reg[2]_0 ;
  input ap_rst_n;
  input \hBarSel_2_reg[0]_0 ;
  input \hBarSel_4_loc_0_fu_344_reg[0]_0 ;
  input grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input srcYUV_empty_n;
  input push_1;
  input \rampStart_reg[9]_0 ;
  input \mOutPtr_reg[4] ;
  input [15:0]\icmp_ln691_reg_1630_reg[0]_1 ;
  input [15:0]\ult_reg_1625_reg[0]_1 ;
  input \xBar_V_reg[0] ;
  input [15:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[15] ;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [0:0]SR;
  input [7:0]\colorFormatLocal_read_reg_5045_reg[7] ;
  input [15:0]\Zplate_Hor_Control_Start_read_reg_5066_reg[15] ;
  input [0:0]SS;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] ;
  input [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] ;
  input [0:0]\add_ln1240_reg_5217_reg[10] ;
  input [10:0]\barWidth_reg_1539_reg[10]_0 ;
  input [10:0]\sub_i_i_i_reg_1545_reg[10]_0 ;
  input [9:0]\barWidthMinSamples_reg_1529_reg[9]_0 ;
  input [0:0]\add_ln1404_reg_1555_reg[0]_0 ;
  input [0:0]\sub40_i_reg_1550_reg[0]_0 ;
  input [29:0]out;
  input [7:0]\rampStart_reg[7]_0 ;

  wire [2:0]D;
  wire [7:0]DI;
  wire [3:3]DPtpgBarArray_address0;
  wire [2:0]DPtpgBarArray_q0;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [7:0]O;
  wire [7:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:0]\Zplate_Hor_Control_Start_read_reg_5066_reg[15] ;
  wire [7:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[14] ;
  wire [15:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[15] ;
  wire [0:0]\add_ln1240_reg_5217_reg[10] ;
  wire [7:0]add_ln1296_fu_2668_p2;
  wire [16:1]add_ln1404_fu_884_p2;
  wire add_ln1404_fu_884_p2_carry__0_n_10;
  wire add_ln1404_fu_884_p2_carry__0_n_11;
  wire add_ln1404_fu_884_p2_carry__0_n_12;
  wire add_ln1404_fu_884_p2_carry__0_n_6;
  wire add_ln1404_fu_884_p2_carry__0_n_7;
  wire add_ln1404_fu_884_p2_carry__0_n_8;
  wire add_ln1404_fu_884_p2_carry__0_n_9;
  wire add_ln1404_fu_884_p2_carry_n_10;
  wire add_ln1404_fu_884_p2_carry_n_11;
  wire add_ln1404_fu_884_p2_carry_n_12;
  wire add_ln1404_fu_884_p2_carry_n_5;
  wire add_ln1404_fu_884_p2_carry_n_6;
  wire add_ln1404_fu_884_p2_carry_n_7;
  wire add_ln1404_fu_884_p2_carry_n_8;
  wire add_ln1404_fu_884_p2_carry_n_9;
  wire [16:0]add_ln1404_reg_1555;
  wire [0:0]\add_ln1404_reg_1555_reg[0]_0 ;
  wire [15:0]\add_ln1404_reg_1555_reg[16]_0 ;
  wire [6:0]\add_ln1404_reg_1555_reg[16]_1 ;
  wire [9:0]add_ln1488_fu_1217_p2;
  wire add_ln1488_fu_1217_p2_carry__0_i_1_n_5;
  wire add_ln1488_fu_1217_p2_carry__0_i_2_n_5;
  wire add_ln1488_fu_1217_p2_carry__0_n_12;
  wire add_ln1488_fu_1217_p2_carry_i_1_n_5;
  wire add_ln1488_fu_1217_p2_carry_i_2_n_5;
  wire add_ln1488_fu_1217_p2_carry_i_3_n_5;
  wire add_ln1488_fu_1217_p2_carry_i_4_n_5;
  wire add_ln1488_fu_1217_p2_carry_i_5_n_5;
  wire add_ln1488_fu_1217_p2_carry_i_6_n_5;
  wire add_ln1488_fu_1217_p2_carry_i_7_n_5;
  wire add_ln1488_fu_1217_p2_carry_i_8_n_5;
  wire add_ln1488_fu_1217_p2_carry_n_10;
  wire add_ln1488_fu_1217_p2_carry_n_11;
  wire add_ln1488_fu_1217_p2_carry_n_12;
  wire add_ln1488_fu_1217_p2_carry_n_5;
  wire add_ln1488_fu_1217_p2_carry_n_6;
  wire add_ln1488_fu_1217_p2_carry_n_7;
  wire add_ln1488_fu_1217_p2_carry_n_8;
  wire add_ln1488_fu_1217_p2_carry_n_9;
  wire [9:0]add_ln1488_reg_1670;
  wire [15:0]add_ln518_fu_1083_p2;
  wire add_ln518_fu_1083_p2_carry__0_n_10;
  wire add_ln518_fu_1083_p2_carry__0_n_11;
  wire add_ln518_fu_1083_p2_carry__0_n_12;
  wire add_ln518_fu_1083_p2_carry__0_n_7;
  wire add_ln518_fu_1083_p2_carry__0_n_8;
  wire add_ln518_fu_1083_p2_carry__0_n_9;
  wire add_ln518_fu_1083_p2_carry_n_10;
  wire add_ln518_fu_1083_p2_carry_n_11;
  wire add_ln518_fu_1083_p2_carry_n_12;
  wire add_ln518_fu_1083_p2_carry_n_5;
  wire add_ln518_fu_1083_p2_carry_n_6;
  wire add_ln518_fu_1083_p2_carry_n_7;
  wire add_ln518_fu_1083_p2_carry_n_8;
  wire add_ln518_fu_1083_p2_carry_n_9;
  wire [9:0]add_ln705_fu_1126_p2;
  wire add_ln705_fu_1126_p2_carry__0_n_12;
  wire add_ln705_fu_1126_p2_carry_i_1_n_5;
  wire add_ln705_fu_1126_p2_carry_i_2_n_5;
  wire add_ln705_fu_1126_p2_carry_i_3_n_5;
  wire add_ln705_fu_1126_p2_carry_i_4_n_5;
  wire add_ln705_fu_1126_p2_carry_i_5_n_5;
  wire add_ln705_fu_1126_p2_carry_i_6_n_5;
  wire add_ln705_fu_1126_p2_carry_i_7_n_5;
  wire add_ln705_fu_1126_p2_carry_i_8_n_5;
  wire add_ln705_fu_1126_p2_carry_n_10;
  wire add_ln705_fu_1126_p2_carry_n_11;
  wire add_ln705_fu_1126_p2_carry_n_12;
  wire add_ln705_fu_1126_p2_carry_n_5;
  wire add_ln705_fu_1126_p2_carry_n_6;
  wire add_ln705_fu_1126_p2_carry_n_7;
  wire add_ln705_fu_1126_p2_carry_n_8;
  wire add_ln705_fu_1126_p2_carry_n_9;
  wire and_ln1292_reg_5239;
  wire \and_ln1292_reg_5239[0]_i_1_n_5 ;
  wire and_ln1341_reg_5283;
  wire \and_ln1341_reg_5283[0]_i_1_n_5 ;
  wire and_ln1404_reg_5223;
  wire \and_ln1404_reg_5223[0]_i_1_n_5 ;
  wire and_ln1523_reg_5258;
  wire \and_ln1523_reg_5258[0]_i_1_n_5 ;
  wire and_ln1706_reg_5254;
  wire \and_ln1706_reg_5254[0]_i_1_n_5 ;
  wire \and_ln1756_reg_5543[0]_i_1_n_5 ;
  wire \ap_CS_fsm[2]_i_2_n_5 ;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire \ap_CS_fsm[2]_i_8_n_5 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm111_out;
  wire ap_clk;
  wire ap_done_cache_i_1_n_5;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] ;
  wire [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter2_hHatch_reg_1572;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_tpgBackground_U0_ap_ready;
  wire [9:0]barWidthMinSamples_reg_1529;
  wire [9:0]\barWidthMinSamples_reg_1529_reg[9]_0 ;
  wire [10:0]barWidth_reg_1539;
  wire [10:0]\barWidth_reg_1539_reg[10]_0 ;
  wire \cmp126_i_reg_1565_reg[0]_0 ;
  wire \cmp126_i_reg_1565_reg[0]_1 ;
  wire cmp12_i_fu_1187_p2;
  wire cmp12_i_reg_1650;
  wire \cmp12_i_reg_1650[0]_i_2_n_5 ;
  wire \cmp12_i_reg_1650[0]_i_3_n_5 ;
  wire \cmp12_i_reg_1650[0]_i_4_n_5 ;
  wire cmp141_i_read_reg_5037;
  wire cmp141_i_reg_1570;
  wire \cmp141_i_reg_1570_reg[0]_0 ;
  wire cmp2_i381_reg_1484;
  wire \cmp2_i381_reg_1484_reg[0]_0 ;
  wire \cmp59_i_reg_1560_reg[0]_0 ;
  wire \cmp59_i_reg_1560_reg[0]_1 ;
  wire cmp8_fu_706_p2;
  wire cmp8_reg_1434;
  wire [7:0]\colorFormatLocal_read_reg_5045_reg[7] ;
  wire [1:0]colorSel_fu_1178_p4;
  wire [29:0]data_out;
  wire data_out_vld;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire [14:13]frp_pipeline_valid_U_valid_out;
  wire full_n;
  wire full_n17_out;
  wire full_n17_out_0;
  wire [1:0]\genblk1[0].v2_reg[0] ;
  wire [3:0]\genblk1[0].v2_reg[0]_0 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out;
  wire [9:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_100;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_104;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_130;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_136;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_137;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_138;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_139;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_152;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_173;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_174;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_175;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_176;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_177;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_178;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_179;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_180;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_181;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_191;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_192;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_199;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_220;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_256;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_257;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_258;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_259;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_260;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_261;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_262;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_263;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_264;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_265;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_266;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_267;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_268;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_276;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_277;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_278;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_279;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_280;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_281;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_282;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_283;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_284;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_285;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_286;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_287;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_288;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_289;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_290;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_291;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_292;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_293;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_294;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_295;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_298;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_299;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_300;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_301;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_302;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_303;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_304;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_305;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_306;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_307;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_310;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_313;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_314;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_315;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_316;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_317;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_318;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_319;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_320;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_322;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_323;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_324;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_325;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_326;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_327;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_328;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_329;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_330;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_331;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_332;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_333;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_334;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_335;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_336;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_337;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_339;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_340;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_341;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_342;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_346;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_353;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_355;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_356;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_357;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_359;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_360;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_40;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_41;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_50;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_51;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_52;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_53;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_54;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_55;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_56;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_57;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_58;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_59;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_60;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_61;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_62;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_63;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_64;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_65;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_66;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_67;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_68;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_69;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_70;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_71;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_72;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_73;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_74;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_75;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_76;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_79;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_97;
  wire [9:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out;
  wire [9:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out;
  wire [9:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out;
  wire [9:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld;
  wire [9:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld;
  wire [9:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel;
  wire [15:8]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  wire hBarSel0;
  wire hBarSel_10;
  wire \hBarSel_1_reg_n_5_[0] ;
  wire \hBarSel_1_reg_n_5_[1] ;
  wire \hBarSel_1_reg_n_5_[2] ;
  wire hBarSel_20;
  wire \hBarSel_2_reg[0]_0 ;
  wire [1:0]\hBarSel_2_reg[2]_0 ;
  wire \hBarSel_2_reg_n_5_[0] ;
  wire \hBarSel_2_reg_n_5_[1] ;
  wire \hBarSel_2_reg_n_5_[2] ;
  wire \hBarSel_3[0]_i_1_n_5 ;
  wire [0:0]hBarSel_3_loc_0_fu_316;
  wire \hBarSel_3_reg_n_5_[0] ;
  wire [2:0]hBarSel_4_loc_0_fu_344;
  wire \hBarSel_4_loc_0_fu_344_reg[0]_0 ;
  wire [2:0]hBarSel_5_loc_0_fu_300;
  wire \hBarSel_5_loc_0_fu_300[2]_i_4_n_5 ;
  wire [2:0]hBarSel_loc_0_fu_332;
  wire \hBarSel_reg_n_5_[0] ;
  wire \hBarSel_reg_n_5_[1] ;
  wire \hBarSel_reg_n_5_[2] ;
  wire [9:0]hdata;
  wire hdata0;
  wire hdata_flag_0_reg_480;
  wire \hdata_flag_0_reg_480_reg_n_5_[0] ;
  wire \hdata_flag_1_fu_554[0]_i_1_n_5 ;
  wire [9:0]hdata_loc_0_fu_324;
  wire [9:0]hdata_new_0_fu_328;
  wire icmp_fu_836_p2;
  wire icmp_ln1027_1_reg_5291;
  wire \icmp_ln1027_1_reg_5291[0]_i_1_n_5 ;
  wire icmp_ln1027_2_fu_2528_p2;
  wire icmp_ln1027_3_fu_2349_p2;
  wire icmp_ln1027_5_fu_2560_p2;
  wire icmp_ln1027_5_reg_5287;
  wire \icmp_ln1027_5_reg_5287[0]_i_1_n_5 ;
  wire icmp_ln1027_6_fu_2381_p2;
  wire icmp_ln1027_6_reg_5262;
  wire \icmp_ln1027_6_reg_5262[0]_i_1_n_5 ;
  wire icmp_ln1027_reg_5193;
  wire \icmp_ln1050_reg_5243_reg[0] ;
  wire icmp_ln1285_reg_5235;
  wire icmp_ln1285_reg_52350;
  wire \icmp_ln1285_reg_5235[0]_i_1_n_5 ;
  wire \icmp_ln1336_reg_5231_reg[0] ;
  wire \icmp_ln1336_reg_5231_reg[0]_0 ;
  wire icmp_ln1404_1_fu_1112_p2;
  wire icmp_ln1404_1_reg_1635;
  wire \icmp_ln1404_1_reg_1635[0]_i_2_n_5 ;
  wire \icmp_ln1404_1_reg_1635[0]_i_3_n_5 ;
  wire \icmp_ln1404_1_reg_1635[0]_i_4_n_5 ;
  wire \icmp_ln1404_1_reg_1635[0]_i_5_n_5 ;
  wire \icmp_ln1404_1_reg_1635[0]_i_6_n_5 ;
  wire \icmp_ln1404_1_reg_1635[0]_i_7_n_5 ;
  wire \icmp_ln1404_reg_1660[0]_i_1_n_5 ;
  wire \icmp_ln1404_reg_1660_reg_n_5_[0] ;
  wire icmp_ln1428_fu_2177_p2;
  wire \icmp_ln1428_reg_5227[0]_i_1_n_5 ;
  wire icmp_ln1518_reg_5213;
  wire \icmp_ln1518_reg_5213_reg[0] ;
  wire icmp_ln1629_reg_52070;
  wire icmp_ln1701_reg_5203;
  wire \icmp_ln1701_reg_5203[0]_i_1_n_5 ;
  wire \icmp_ln520_reg_5189[0]_i_1 ;
  wire \icmp_ln520_reg_5189_reg[0] ;
  wire icmp_ln691_1_fu_2261_p2;
  wire icmp_ln691_2_fu_2273_p2;
  wire icmp_ln691_fu_1103_p2;
  wire icmp_ln691_fu_1103_p2_carry_i_10_n_5;
  wire icmp_ln691_fu_1103_p2_carry_i_11_n_5;
  wire icmp_ln691_fu_1103_p2_carry_i_12_n_5;
  wire icmp_ln691_fu_1103_p2_carry_i_13_n_5;
  wire icmp_ln691_fu_1103_p2_carry_i_14_n_5;
  wire icmp_ln691_fu_1103_p2_carry_i_15_n_5;
  wire icmp_ln691_fu_1103_p2_carry_i_16_n_5;
  wire icmp_ln691_fu_1103_p2_carry_i_9_n_5;
  wire icmp_ln691_fu_1103_p2_carry_n_10;
  wire icmp_ln691_fu_1103_p2_carry_n_11;
  wire icmp_ln691_fu_1103_p2_carry_n_12;
  wire icmp_ln691_fu_1103_p2_carry_n_6;
  wire icmp_ln691_fu_1103_p2_carry_n_7;
  wire icmp_ln691_fu_1103_p2_carry_n_8;
  wire icmp_ln691_fu_1103_p2_carry_n_9;
  wire icmp_ln691_reg_1630;
  wire [7:0]\icmp_ln691_reg_1630_reg[0]_0 ;
  wire [15:0]\icmp_ln691_reg_1630_reg[0]_1 ;
  wire icmp_reg_1534;
  wire \int_width_reg[13] ;
  wire \int_width_reg[13]_0 ;
  wire \int_width_reg[4] ;
  wire \int_width_reg[6] ;
  wire \int_width_reg[7] ;
  wire \mOutPtr_reg[4] ;
  wire or_ln1449_reg_5295;
  wire \or_ln1449_reg_5295[0]_i_1_n_5 ;
  wire or_ln1639_1_fu_1248_p2;
  wire or_ln1639_1_reg_1680;
  wire or_ln1639_2_fu_1255_p2;
  wire or_ln1639_2_reg_1685;
  wire or_ln1639_fu_1235_p2;
  wire or_ln1639_reg_1675;
  wire or_ln691_reg_5247;
  wire \or_ln691_reg_5247[0]_i_1_n_5 ;
  wire [15:0]\or_ln691_reg_5247_reg[0]_i_2 ;
  wire [15:0]\or_ln691_reg_5247_reg[0]_i_3 ;
  wire [29:0]out;
  wire [9:0]outpix_val_V_5_fu_288;
  wire [9:0]outpix_val_V_5_load_reg_1610;
  wire [9:0]outpix_val_V_6_fu_292;
  wire [9:0]outpix_val_V_6_load_reg_1615;
  wire [9:0]outpix_val_V_7_fu_296;
  wire outpix_val_V_7_fu_2960;
  wire [9:0]outpix_val_V_7_load_reg_1620;
  wire ovrlayYUV_full_n;
  wire [9:0]p_0_0_0_0_0129360_lcssa367_fu_272;
  wire [9:0]p_0_1_0_0_0131362_lcssa370_fu_276;
  wire [9:0]p_0_2_0_0_0133364_lcssa373_fu_280;
  wire pf_all_done;
  wire [0:0]pix_val_V_10_reg_1524;
  wire \pix_val_V_10_reg_1524[8]_i_1_n_5 ;
  wire \pix_val_V_reg_1519[9]_i_1_n_5 ;
  wire \pix_val_V_reg_1519_reg[9]_0 ;
  wire push;
  wire push_1;
  wire \q0[0]_i_1_n_5 ;
  wire \q0[1]_i_1_n_5 ;
  wire \q0[1]_i_2_n_5 ;
  wire \q0[2]_i_1__0_n_5 ;
  wire \q0[2]_i_1_n_5 ;
  wire \q0[7]_i_1__0_n_5 ;
  wire \q0[7]_i_1__1_n_5 ;
  wire \q0[7]_i_1__2_n_5 ;
  wire \q0[7]_i_1__3_n_5 ;
  wire \q0[7]_i_1__4_n_5 ;
  wire \q0[7]_i_1_n_5 ;
  wire \q0[8]_i_1__0_n_5 ;
  wire \q0[8]_i_1__1_n_5 ;
  wire \q0[8]_i_1_n_5 ;
  wire \q0[9]_i_1__0_n_5 ;
  wire \q0[9]_i_1_n_5 ;
  wire \q0[9]_i_2_n_5 ;
  wire [1:0]\rampStart_load_reg_1575_reg[9]_0 ;
  wire [9:0]rampStart_reg;
  wire [7:0]\rampStart_reg[7]_0 ;
  wire \rampStart_reg[9]_0 ;
  wire rampVal0;
  wire \rampVal[4]_i_2_n_5 ;
  wire \rampVal[5]_i_2_n_5 ;
  wire \rampVal[8]_i_2_n_5 ;
  wire \rampVal[9]_i_4_n_5 ;
  wire [9:0]rampVal_1;
  wire rampVal_10;
  wire [9:0]rampVal_2;
  wire rampVal_20;
  wire rampVal_2_flag_0_reg_492;
  wire \rampVal_2_flag_0_reg_492_reg_n_5_[0] ;
  wire \rampVal_2_flag_1_fu_550[0]_i_1_n_5 ;
  wire [9:0]rampVal_2_loc_0_fu_308;
  wire [9:0]rampVal_2_new_0_fu_312;
  wire rampVal_2_new_0_fu_3120;
  wire \rampVal_3_flag_0_reg_468_reg_n_5_[0] ;
  wire \rampVal_3_flag_1_fu_558[0]_i_1_n_5 ;
  wire [9:0]rampVal_3_loc_0_fu_352;
  wire [9:0]rampVal_3_new_0_fu_356;
  wire rampVal_3_new_0_fu_3560;
  wire [9:0]rampVal_loc_0_fu_348;
  wire \rampVal_loc_0_fu_348[3]_i_3_n_5 ;
  wire \rampVal_loc_0_fu_348[8]_i_3_n_5 ;
  wire \rampVal_reg_n_5_[0] ;
  wire \rampVal_reg_n_5_[1] ;
  wire \rampVal_reg_n_5_[2] ;
  wire \rampVal_reg_n_5_[3] ;
  wire \rampVal_reg_n_5_[4] ;
  wire \rampVal_reg_n_5_[5] ;
  wire \rampVal_reg_n_5_[6] ;
  wire \rampVal_reg_n_5_[7] ;
  wire \rampVal_reg_n_5_[8] ;
  wire \rampVal_reg_n_5_[9] ;
  wire rev357_fu_1164_p2;
  wire rev357_reg_1640;
  wire [0:0]select_ln1488_fu_1208_p3;
  wire [0:0]select_ln1488_reg_1665;
  wire select_ln214_reg_1582;
  wire [9:0]\select_ln214_reg_1582_reg[9]_0 ;
  wire \select_ln507_cast_reg_1494[2]_i_1_n_5 ;
  wire \select_ln507_cast_reg_1494_reg[2]_0 ;
  wire [0:0]select_ln507_reg_1504;
  wire \select_ln507_reg_1504_reg[6]_0 ;
  wire srcYUV_empty_n;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_5;
  wire [16:1]sub40_i_fu_878_p2;
  wire sub40_i_fu_878_p2_carry__0_n_10;
  wire sub40_i_fu_878_p2_carry__0_n_11;
  wire sub40_i_fu_878_p2_carry__0_n_12;
  wire sub40_i_fu_878_p2_carry__0_n_6;
  wire sub40_i_fu_878_p2_carry__0_n_7;
  wire sub40_i_fu_878_p2_carry__0_n_8;
  wire sub40_i_fu_878_p2_carry__0_n_9;
  wire sub40_i_fu_878_p2_carry_n_10;
  wire sub40_i_fu_878_p2_carry_n_11;
  wire sub40_i_fu_878_p2_carry_n_12;
  wire sub40_i_fu_878_p2_carry_n_5;
  wire sub40_i_fu_878_p2_carry_n_6;
  wire sub40_i_fu_878_p2_carry_n_7;
  wire sub40_i_fu_878_p2_carry_n_8;
  wire sub40_i_fu_878_p2_carry_n_9;
  wire [16:0]sub40_i_reg_1550;
  wire [0:0]\sub40_i_reg_1550_reg[0]_0 ;
  wire [15:0]\sub40_i_reg_1550_reg[16]_0 ;
  wire [6:0]\sub40_i_reg_1550_reg[16]_1 ;
  wire [7:0]\sub40_i_reg_1550_reg[8]_0 ;
  wire [10:0]sub_i_i_i_reg_1545;
  wire [10:0]\sub_i_i_i_reg_1545_reg[10]_0 ;
  wire tmp_24_reg_1645;
  wire tpgBackground_U0_ap_ready;
  wire [4:4]tpgCheckerBoardArray_address0;
  wire [7:0]tpgSinTableArray_9bit_0_q0;
  wire [7:0]tpgSinTableArray_9bit_0_q1;
  wire [7:0]tpgSinTableArray_9bit_0_q2;
  wire [7:0]tpgSinTableArray_9bit_1_q0;
  wire [7:0]tpgSinTableArray_9bit_1_q1;
  wire [7:0]tpgSinTableArray_9bit_1_q2;
  wire [8:0]tpgSinTableArray_9bit_2_q0;
  wire [8:0]tpgSinTableArray_9bit_2_q1;
  wire [8:0]tpgSinTableArray_9bit_2_q2;
  wire [7:0]tpgSinTableArray_9bit_3_q0;
  wire [7:0]tpgSinTableArray_9bit_3_q1;
  wire [7:0]tpgSinTableArray_9bit_3_q2;
  wire [7:0]tpgSinTableArray_9bit_4_q0;
  wire [7:0]tpgSinTableArray_9bit_4_q1;
  wire [7:0]tpgSinTableArray_9bit_4_q2;
  wire [5:3]tpgTartanBarArray_address0;
  wire trunc_ln1267_reg_5943;
  wire \trunc_ln1267_reg_5943[0]_i_1_n_5 ;
  wire ult_fu_1098_p2;
  wire ult_fu_1098_p2_carry_i_1_n_5;
  wire ult_fu_1098_p2_carry_i_2_n_5;
  wire ult_fu_1098_p2_carry_i_3_n_5;
  wire ult_fu_1098_p2_carry_i_4_n_5;
  wire ult_fu_1098_p2_carry_i_5_n_5;
  wire ult_fu_1098_p2_carry_i_6_n_5;
  wire ult_fu_1098_p2_carry_i_7_n_5;
  wire ult_fu_1098_p2_carry_i_8_n_5;
  wire ult_fu_1098_p2_carry_n_10;
  wire ult_fu_1098_p2_carry_n_11;
  wire ult_fu_1098_p2_carry_n_12;
  wire ult_fu_1098_p2_carry_n_6;
  wire ult_fu_1098_p2_carry_n_7;
  wire ult_fu_1098_p2_carry_n_8;
  wire ult_fu_1098_p2_carry_n_9;
  wire ult_reg_1625;
  wire [7:0]\ult_reg_1625_reg[0]_0 ;
  wire [15:0]\ult_reg_1625_reg[0]_1 ;
  wire vBarSel0;
  wire \vBarSel_1_reg_n_5_[0] ;
  wire \vBarSel_2[0]_i_1_n_5 ;
  wire \vBarSel_2_loc_0_fu_320[0]_i_1_n_5 ;
  wire \vBarSel_2_reg_n_5_[0] ;
  wire \vBarSel_3_loc_0_fu_304[0]_i_1_n_5 ;
  wire \vBarSel_loc_0_fu_336[2]_i_4_n_5 ;
  wire \vBarSel_reg_n_5_[0] ;
  wire \vBarSel_reg_n_5_[1] ;
  wire \vBarSel_reg_n_5_[2] ;
  wire vHatch;
  wire [0:0]valid_out;
  wire \xBar_V_reg[0] ;
  wire x_2_reg_5159_pp0_iter18_reg;
  wire x_2_reg_5159_pp0_iter19_reg;
  wire \x_fu_546_reg[0] ;
  wire \x_fu_546_reg[4] ;
  wire xor_ln691_fu_1196_p2;
  wire xor_ln691_reg_1655;
  wire \yCount_V_1_reg[5] ;
  wire \yCount_V_2_reg[0] ;
  wire \yCount_V_3_reg[9] ;
  wire \y_1_reg_1597_reg_n_5_[0] ;
  wire \y_1_reg_1597_reg_n_5_[10] ;
  wire \y_1_reg_1597_reg_n_5_[11] ;
  wire \y_1_reg_1597_reg_n_5_[12] ;
  wire \y_1_reg_1597_reg_n_5_[13] ;
  wire \y_1_reg_1597_reg_n_5_[14] ;
  wire \y_1_reg_1597_reg_n_5_[15] ;
  wire \y_1_reg_1597_reg_n_5_[1] ;
  wire \y_1_reg_1597_reg_n_5_[2] ;
  wire \y_1_reg_1597_reg_n_5_[3] ;
  wire \y_1_reg_1597_reg_n_5_[4] ;
  wire \y_1_reg_1597_reg_n_5_[5] ;
  wire \y_1_reg_1597_reg_n_5_[8] ;
  wire \y_1_reg_1597_reg_n_5_[9] ;
  wire [15:0]\y_fu_284_reg[15]_0 ;
  wire zonePlateVAddr0;
  wire [15:0]zonePlateVAddr_loc_0_fu_340;
  wire \zonePlateVAddr_reg_n_5_[0] ;
  wire \zonePlateVAddr_reg_n_5_[10] ;
  wire \zonePlateVAddr_reg_n_5_[11] ;
  wire \zonePlateVAddr_reg_n_5_[12] ;
  wire \zonePlateVAddr_reg_n_5_[13] ;
  wire \zonePlateVAddr_reg_n_5_[14] ;
  wire \zonePlateVAddr_reg_n_5_[15] ;
  wire \zonePlateVAddr_reg_n_5_[1] ;
  wire \zonePlateVAddr_reg_n_5_[2] ;
  wire \zonePlateVAddr_reg_n_5_[3] ;
  wire \zonePlateVAddr_reg_n_5_[4] ;
  wire \zonePlateVAddr_reg_n_5_[5] ;
  wire \zonePlateVAddr_reg_n_5_[6] ;
  wire \zonePlateVAddr_reg_n_5_[7] ;
  wire \zonePlateVAddr_reg_n_5_[8] ;
  wire \zonePlateVAddr_reg_n_5_[9] ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [7:7]NLW_add_ln1404_fu_884_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1488_fu_1217_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln1488_fu_1217_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_add_ln518_fu_1083_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln518_fu_1083_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln705_fu_1126_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln705_fu_1126_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln691_fu_1103_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_sub40_i_fu_878_p2_carry__0_CO_UNCONNECTED;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_CASDOUTPB_UNCONNECTED ;
  wire [15:9]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_DOUTADOUT_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_DOUTPBDOUTP_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_CASDOUTPB_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_DOUTADOUT_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_DOUTPBDOUTP_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_CASDOUTPB_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_DOUTADOUT_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_DOUTPBDOUTP_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_CASDOUTPB_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_DOUTADOUT_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_DOUTPBDOUTP_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_CASDOUTPB_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_DOUTADOUT_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_DOUTPBDOUTP_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_CASDOUTPB_UNCONNECTED ;
  wire [15:9]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_DOUTADOUT_UNCONNECTED ;
  wire [15:9]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_DOUTPBDOUTP_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_CASDOUTPB_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_DOUTADOUT_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_DOUTPBDOUTP_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_CASDOUTPB_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_DOUTADOUT_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_DOUTPBDOUTP_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_CASDOUTPB_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_DOUTADOUT_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_DOUTPBDOUTP_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_CASDOUTPB_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_DOUTADOUT_UNCONNECTED ;
  wire [15:8]\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]NLW_ult_fu_1098_p2_carry_O_UNCONNECTED;

  CARRY8 add_ln1404_fu_884_p2_carry
       (.CI(\add_ln1404_reg_1555_reg[16]_0 [0]),
        .CI_TOP(1'b0),
        .CO({add_ln1404_fu_884_p2_carry_n_5,add_ln1404_fu_884_p2_carry_n_6,add_ln1404_fu_884_p2_carry_n_7,add_ln1404_fu_884_p2_carry_n_8,add_ln1404_fu_884_p2_carry_n_9,add_ln1404_fu_884_p2_carry_n_10,add_ln1404_fu_884_p2_carry_n_11,add_ln1404_fu_884_p2_carry_n_12}),
        .DI(\add_ln1404_reg_1555_reg[16]_0 [8:1]),
        .O(add_ln1404_fu_884_p2[8:1]),
        .S(S));
  CARRY8 add_ln1404_fu_884_p2_carry__0
       (.CI(add_ln1404_fu_884_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1404_fu_884_p2_carry__0_CO_UNCONNECTED[7],add_ln1404_fu_884_p2_carry__0_n_6,add_ln1404_fu_884_p2_carry__0_n_7,add_ln1404_fu_884_p2_carry__0_n_8,add_ln1404_fu_884_p2_carry__0_n_9,add_ln1404_fu_884_p2_carry__0_n_10,add_ln1404_fu_884_p2_carry__0_n_11,add_ln1404_fu_884_p2_carry__0_n_12}),
        .DI({1'b0,\add_ln1404_reg_1555_reg[16]_0 [15:9]}),
        .O(add_ln1404_fu_884_p2[16:9]),
        .S({1'b1,\add_ln1404_reg_1555_reg[16]_1 }));
  FDRE \add_ln1404_reg_1555_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\add_ln1404_reg_1555_reg[0]_0 ),
        .Q(add_ln1404_reg_1555[0]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[10]),
        .Q(add_ln1404_reg_1555[10]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[11]),
        .Q(add_ln1404_reg_1555[11]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[12]),
        .Q(add_ln1404_reg_1555[12]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[13]),
        .Q(add_ln1404_reg_1555[13]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[14]),
        .Q(add_ln1404_reg_1555[14]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[15]),
        .Q(add_ln1404_reg_1555[15]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[16]),
        .Q(add_ln1404_reg_1555[16]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[1]),
        .Q(add_ln1404_reg_1555[1]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[2]),
        .Q(add_ln1404_reg_1555[2]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[3]),
        .Q(add_ln1404_reg_1555[3]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[4]),
        .Q(add_ln1404_reg_1555[4]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[5]),
        .Q(add_ln1404_reg_1555[5]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[6]),
        .Q(add_ln1404_reg_1555[6]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[7]),
        .Q(add_ln1404_reg_1555[7]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[8]),
        .Q(add_ln1404_reg_1555[8]),
        .R(1'b0));
  FDRE \add_ln1404_reg_1555_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(add_ln1404_fu_884_p2[9]),
        .Q(add_ln1404_reg_1555[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln1488_fu_1217_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1488_fu_1217_p2_carry_n_5,add_ln1488_fu_1217_p2_carry_n_6,add_ln1488_fu_1217_p2_carry_n_7,add_ln1488_fu_1217_p2_carry_n_8,add_ln1488_fu_1217_p2_carry_n_9,add_ln1488_fu_1217_p2_carry_n_10,add_ln1488_fu_1217_p2_carry_n_11,add_ln1488_fu_1217_p2_carry_n_12}),
        .DI(DI),
        .O(add_ln1488_fu_1217_p2[7:0]),
        .S({add_ln1488_fu_1217_p2_carry_i_1_n_5,add_ln1488_fu_1217_p2_carry_i_2_n_5,add_ln1488_fu_1217_p2_carry_i_3_n_5,add_ln1488_fu_1217_p2_carry_i_4_n_5,add_ln1488_fu_1217_p2_carry_i_5_n_5,add_ln1488_fu_1217_p2_carry_i_6_n_5,add_ln1488_fu_1217_p2_carry_i_7_n_5,add_ln1488_fu_1217_p2_carry_i_8_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln1488_fu_1217_p2_carry__0
       (.CI(add_ln1488_fu_1217_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1488_fu_1217_p2_carry__0_CO_UNCONNECTED[7:1],add_ln1488_fu_1217_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\rampStart_load_reg_1575_reg[9]_0 [0]}),
        .O({NLW_add_ln1488_fu_1217_p2_carry__0_O_UNCONNECTED[7:2],add_ln1488_fu_1217_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1488_fu_1217_p2_carry__0_i_1_n_5,add_ln1488_fu_1217_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1217_p2_carry__0_i_1
       (.I0(\y_1_reg_1597_reg_n_5_[9] ),
        .I1(\rampStart_load_reg_1575_reg[9]_0 [1]),
        .O(add_ln1488_fu_1217_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1217_p2_carry__0_i_2
       (.I0(\rampStart_load_reg_1575_reg[9]_0 [0]),
        .I1(\y_1_reg_1597_reg_n_5_[8] ),
        .O(add_ln1488_fu_1217_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1217_p2_carry_i_1
       (.I0(DI[7]),
        .I1(colorSel_fu_1178_p4[1]),
        .O(add_ln1488_fu_1217_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1217_p2_carry_i_2
       (.I0(DI[6]),
        .I1(colorSel_fu_1178_p4[0]),
        .O(add_ln1488_fu_1217_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1217_p2_carry_i_3
       (.I0(DI[5]),
        .I1(\y_1_reg_1597_reg_n_5_[5] ),
        .O(add_ln1488_fu_1217_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1217_p2_carry_i_4
       (.I0(DI[4]),
        .I1(\y_1_reg_1597_reg_n_5_[4] ),
        .O(add_ln1488_fu_1217_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1217_p2_carry_i_5
       (.I0(DI[3]),
        .I1(\y_1_reg_1597_reg_n_5_[3] ),
        .O(add_ln1488_fu_1217_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1217_p2_carry_i_6
       (.I0(DI[2]),
        .I1(\y_1_reg_1597_reg_n_5_[2] ),
        .O(add_ln1488_fu_1217_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1217_p2_carry_i_7
       (.I0(DI[1]),
        .I1(\y_1_reg_1597_reg_n_5_[1] ),
        .O(add_ln1488_fu_1217_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_1217_p2_carry_i_8
       (.I0(DI[0]),
        .I1(\y_1_reg_1597_reg_n_5_[0] ),
        .O(add_ln1488_fu_1217_p2_carry_i_8_n_5));
  FDRE \add_ln1488_reg_1670_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_1217_p2[0]),
        .Q(add_ln1488_reg_1670[0]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1670_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_1217_p2[1]),
        .Q(add_ln1488_reg_1670[1]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1670_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_1217_p2[2]),
        .Q(add_ln1488_reg_1670[2]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1670_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_1217_p2[3]),
        .Q(add_ln1488_reg_1670[3]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1670_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_1217_p2[4]),
        .Q(add_ln1488_reg_1670[4]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1670_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_1217_p2[5]),
        .Q(add_ln1488_reg_1670[5]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1670_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_1217_p2[6]),
        .Q(add_ln1488_reg_1670[6]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1670_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_1217_p2[7]),
        .Q(add_ln1488_reg_1670[7]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1670_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_1217_p2[8]),
        .Q(add_ln1488_reg_1670[8]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1670_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_1217_p2[9]),
        .Q(add_ln1488_reg_1670[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln518_fu_1083_p2_carry
       (.CI(\y_fu_284_reg[15]_0 [0]),
        .CI_TOP(1'b0),
        .CO({add_ln518_fu_1083_p2_carry_n_5,add_ln518_fu_1083_p2_carry_n_6,add_ln518_fu_1083_p2_carry_n_7,add_ln518_fu_1083_p2_carry_n_8,add_ln518_fu_1083_p2_carry_n_9,add_ln518_fu_1083_p2_carry_n_10,add_ln518_fu_1083_p2_carry_n_11,add_ln518_fu_1083_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln518_fu_1083_p2[8:1]),
        .S(\y_fu_284_reg[15]_0 [8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln518_fu_1083_p2_carry__0
       (.CI(add_ln518_fu_1083_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln518_fu_1083_p2_carry__0_CO_UNCONNECTED[7:6],add_ln518_fu_1083_p2_carry__0_n_7,add_ln518_fu_1083_p2_carry__0_n_8,add_ln518_fu_1083_p2_carry__0_n_9,add_ln518_fu_1083_p2_carry__0_n_10,add_ln518_fu_1083_p2_carry__0_n_11,add_ln518_fu_1083_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln518_fu_1083_p2_carry__0_O_UNCONNECTED[7],add_ln518_fu_1083_p2[15:9]}),
        .S({1'b0,\y_fu_284_reg[15]_0 [15:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln705_fu_1126_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln705_fu_1126_p2_carry_n_5,add_ln705_fu_1126_p2_carry_n_6,add_ln705_fu_1126_p2_carry_n_7,add_ln705_fu_1126_p2_carry_n_8,add_ln705_fu_1126_p2_carry_n_9,add_ln705_fu_1126_p2_carry_n_10,add_ln705_fu_1126_p2_carry_n_11,add_ln705_fu_1126_p2_carry_n_12}),
        .DI(rampStart_reg[7:0]),
        .O(add_ln705_fu_1126_p2[7:0]),
        .S({add_ln705_fu_1126_p2_carry_i_1_n_5,add_ln705_fu_1126_p2_carry_i_2_n_5,add_ln705_fu_1126_p2_carry_i_3_n_5,add_ln705_fu_1126_p2_carry_i_4_n_5,add_ln705_fu_1126_p2_carry_i_5_n_5,add_ln705_fu_1126_p2_carry_i_6_n_5,add_ln705_fu_1126_p2_carry_i_7_n_5,add_ln705_fu_1126_p2_carry_i_8_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln705_fu_1126_p2_carry__0
       (.CI(add_ln705_fu_1126_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln705_fu_1126_p2_carry__0_CO_UNCONNECTED[7:1],add_ln705_fu_1126_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln705_fu_1126_p2_carry__0_O_UNCONNECTED[7:2],add_ln705_fu_1126_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rampStart_reg[9:8]}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1126_p2_carry_i_1
       (.I0(rampStart_reg[7]),
        .I1(\rampStart_reg[7]_0 [7]),
        .O(add_ln705_fu_1126_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1126_p2_carry_i_2
       (.I0(rampStart_reg[6]),
        .I1(\rampStart_reg[7]_0 [6]),
        .O(add_ln705_fu_1126_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1126_p2_carry_i_3
       (.I0(rampStart_reg[5]),
        .I1(\rampStart_reg[7]_0 [5]),
        .O(add_ln705_fu_1126_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1126_p2_carry_i_4
       (.I0(rampStart_reg[4]),
        .I1(\rampStart_reg[7]_0 [4]),
        .O(add_ln705_fu_1126_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1126_p2_carry_i_5
       (.I0(rampStart_reg[3]),
        .I1(\rampStart_reg[7]_0 [3]),
        .O(add_ln705_fu_1126_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1126_p2_carry_i_6
       (.I0(rampStart_reg[2]),
        .I1(\rampStart_reg[7]_0 [2]),
        .O(add_ln705_fu_1126_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1126_p2_carry_i_7
       (.I0(rampStart_reg[1]),
        .I1(\rampStart_reg[7]_0 [1]),
        .O(add_ln705_fu_1126_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_1126_p2_carry_i_8
       (.I0(rampStart_reg[0]),
        .I1(\rampStart_reg[7]_0 [0]),
        .O(add_ln705_fu_1126_p2_carry_i_8_n_5));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \and_ln1292_reg_5239[0]_i_1 
       (.I0(cmp12_i_reg_1650),
        .I1(\x_fu_546_reg[4] ),
        .I2(icmp_ln1285_reg_52350),
        .I3(\x_fu_546_reg[0] ),
        .I4(and_ln1292_reg_5239),
        .O(\and_ln1292_reg_5239[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \and_ln1341_reg_5283[0]_i_1 
       (.I0(icmp_ln1027_reg_5193),
        .I1(icmp_ln1027_2_fu_2528_p2),
        .I2(\icmp_ln1336_reg_5231_reg[0] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_79),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_181),
        .I5(and_ln1341_reg_5283),
        .O(\and_ln1341_reg_5283[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \and_ln1404_reg_5223[0]_i_1 
       (.I0(icmp_ln1404_1_reg_1635),
        .I1(\x_fu_546_reg[4] ),
        .I2(\yCount_V_2_reg[0] ),
        .I3(\icmp_ln1404_reg_1660_reg_n_5_[0] ),
        .I4(and_ln1404_reg_5223),
        .O(\and_ln1404_reg_5223[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \and_ln1523_reg_5258[0]_i_1 
       (.I0(icmp_ln1027_reg_5193),
        .I1(icmp_ln1027_3_fu_2349_p2),
        .I2(icmp_ln1518_reg_5213),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_79),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_136),
        .I5(and_ln1523_reg_5258),
        .O(\and_ln1523_reg_5258[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \and_ln1706_reg_5254[0]_i_1 
       (.I0(icmp_ln1027_reg_5193),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_130),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_138),
        .I3(icmp_ln1701_reg_5203),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_79),
        .I5(and_ln1706_reg_5254),
        .O(\and_ln1706_reg_5254[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F00000080)) 
    \and_ln1756_reg_5543[0]_i_1 
       (.I0(x_2_reg_5159_pp0_iter18_reg),
        .I1(cmp141_i_read_reg_5037),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_138),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_97),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_41),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_104),
        .O(\and_ln1756_reg_5543[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEFEFEFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(tpgBackground_U0_ap_ready),
        .I1(\hBarSel_4_loc_0_fu_344_reg[0]_0 ),
        .I2(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_once_reg),
        .I5(\ap_CS_fsm_reg[3]_0 [0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hBABABAAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(\hBarSel_4_loc_0_fu_344_reg[0]_0 ),
        .I2(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_once_reg),
        .I5(\ap_CS_fsm_reg[3]_0 [0]),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_5 ),
        .I1(\ap_CS_fsm[2]_i_4_n_5 ),
        .I2(\ap_CS_fsm[2]_i_5_n_5 ),
        .I3(\ap_CS_fsm[2]_i_6_n_5 ),
        .I4(\rampStart_reg[9]_0 ),
        .I5(\ap_CS_fsm[2]_i_8_n_5 ),
        .O(\ap_CS_fsm[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\y_fu_284_reg[15]_0 [6]),
        .I1(\add_ln1404_reg_1555_reg[16]_0 [6]),
        .I2(\add_ln1404_reg_1555_reg[16]_0 [8]),
        .I3(\y_fu_284_reg[15]_0 [8]),
        .I4(\add_ln1404_reg_1555_reg[16]_0 [7]),
        .I5(\y_fu_284_reg[15]_0 [7]),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\y_fu_284_reg[15]_0 [9]),
        .I1(\add_ln1404_reg_1555_reg[16]_0 [9]),
        .I2(\add_ln1404_reg_1555_reg[16]_0 [10]),
        .I3(\y_fu_284_reg[15]_0 [10]),
        .I4(\add_ln1404_reg_1555_reg[16]_0 [11]),
        .I5(\y_fu_284_reg[15]_0 [11]),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\y_fu_284_reg[15]_0 [0]),
        .I1(\add_ln1404_reg_1555_reg[16]_0 [0]),
        .I2(\add_ln1404_reg_1555_reg[16]_0 [2]),
        .I3(\y_fu_284_reg[15]_0 [2]),
        .I4(\add_ln1404_reg_1555_reg[16]_0 [1]),
        .I5(\y_fu_284_reg[15]_0 [1]),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\y_fu_284_reg[15]_0 [3]),
        .I1(\add_ln1404_reg_1555_reg[16]_0 [3]),
        .I2(\add_ln1404_reg_1555_reg[16]_0 [4]),
        .I3(\y_fu_284_reg[15]_0 [4]),
        .I4(\add_ln1404_reg_1555_reg[16]_0 [5]),
        .I5(\y_fu_284_reg[15]_0 [5]),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\y_fu_284_reg[15]_0 [12]),
        .I1(\add_ln1404_reg_1555_reg[16]_0 [12]),
        .I2(\add_ln1404_reg_1555_reg[16]_0 [14]),
        .I3(\y_fu_284_reg[15]_0 [14]),
        .I4(\add_ln1404_reg_1555_reg[16]_0 [13]),
        .I5(\y_fu_284_reg[15]_0 [13]),
        .O(\ap_CS_fsm[2]_i_8_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[3]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(pf_all_done),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I2(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_i_1
       (.I0(\hBarSel_4_loc_0_fu_344_reg[0]_0 ),
        .I1(tpgBackground_U0_ap_ready),
        .O(ap_sync_tpgBackground_U0_ap_ready));
  FDRE \barWidthMinSamples_reg_1529_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidthMinSamples_reg_1529_reg[9]_0 [0]),
        .Q(barWidthMinSamples_reg_1529[0]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1529_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidthMinSamples_reg_1529_reg[9]_0 [1]),
        .Q(barWidthMinSamples_reg_1529[1]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1529_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidthMinSamples_reg_1529_reg[9]_0 [2]),
        .Q(barWidthMinSamples_reg_1529[2]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1529_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidthMinSamples_reg_1529_reg[9]_0 [3]),
        .Q(barWidthMinSamples_reg_1529[3]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1529_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidthMinSamples_reg_1529_reg[9]_0 [4]),
        .Q(barWidthMinSamples_reg_1529[4]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1529_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidthMinSamples_reg_1529_reg[9]_0 [5]),
        .Q(barWidthMinSamples_reg_1529[5]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1529_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidthMinSamples_reg_1529_reg[9]_0 [6]),
        .Q(barWidthMinSamples_reg_1529[6]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1529_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidthMinSamples_reg_1529_reg[9]_0 [7]),
        .Q(barWidthMinSamples_reg_1529[7]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1529_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidthMinSamples_reg_1529_reg[9]_0 [8]),
        .Q(barWidthMinSamples_reg_1529[8]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1529_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidthMinSamples_reg_1529_reg[9]_0 [9]),
        .Q(barWidthMinSamples_reg_1529[9]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [0]),
        .Q(barWidth_reg_1539[0]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [10]),
        .Q(barWidth_reg_1539[10]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [1]),
        .Q(barWidth_reg_1539[1]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [2]),
        .Q(barWidth_reg_1539[2]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [3]),
        .Q(barWidth_reg_1539[3]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [4]),
        .Q(barWidth_reg_1539[4]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [5]),
        .Q(barWidth_reg_1539[5]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [6]),
        .Q(barWidth_reg_1539[6]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [7]),
        .Q(barWidth_reg_1539[7]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [8]),
        .Q(barWidth_reg_1539[8]),
        .R(1'b0));
  FDRE \barWidth_reg_1539_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\barWidth_reg_1539_reg[10]_0 [9]),
        .Q(barWidth_reg_1539[9]),
        .R(1'b0));
  FDRE \cmp126_i_reg_1565_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp126_i_reg_1565_reg[0]_1 ),
        .Q(\cmp126_i_reg_1565_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp12_i_reg_1650[0]_i_1 
       (.I0(\cmp12_i_reg_1650[0]_i_2_n_5 ),
        .I1(\y_1_reg_1597_reg_n_5_[13] ),
        .I2(\y_1_reg_1597_reg_n_5_[11] ),
        .I3(\y_1_reg_1597_reg_n_5_[10] ),
        .I4(\y_1_reg_1597_reg_n_5_[4] ),
        .I5(\cmp12_i_reg_1650[0]_i_3_n_5 ),
        .O(cmp12_i_fu_1187_p2));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1650[0]_i_2 
       (.I0(colorSel_fu_1178_p4[1]),
        .I1(colorSel_fu_1178_p4[0]),
        .I2(\y_1_reg_1597_reg_n_5_[14] ),
        .I3(\y_1_reg_1597_reg_n_5_[8] ),
        .O(\cmp12_i_reg_1650[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp12_i_reg_1650[0]_i_3 
       (.I0(\y_1_reg_1597_reg_n_5_[5] ),
        .I1(\y_1_reg_1597_reg_n_5_[0] ),
        .I2(\y_1_reg_1597_reg_n_5_[9] ),
        .I3(\y_1_reg_1597_reg_n_5_[15] ),
        .I4(\cmp12_i_reg_1650[0]_i_4_n_5 ),
        .O(\cmp12_i_reg_1650[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1650[0]_i_4 
       (.I0(\y_1_reg_1597_reg_n_5_[2] ),
        .I1(\y_1_reg_1597_reg_n_5_[3] ),
        .I2(\y_1_reg_1597_reg_n_5_[1] ),
        .I3(\y_1_reg_1597_reg_n_5_[12] ),
        .O(\cmp12_i_reg_1650[0]_i_4_n_5 ));
  FDRE \cmp12_i_reg_1650_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(cmp12_i_fu_1187_p2),
        .Q(cmp12_i_reg_1650),
        .R(1'b0));
  FDRE \cmp141_i_reg_1570_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\cmp141_i_reg_1570_reg[0]_0 ),
        .Q(cmp141_i_reg_1570),
        .R(1'b0));
  FDRE \cmp2_i381_reg_1484_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\cmp2_i381_reg_1484_reg[0]_0 ),
        .Q(cmp2_i381_reg_1484),
        .R(1'b0));
  FDRE \cmp59_i_reg_1560_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp59_i_reg_1560_reg[0]_1 ),
        .Q(\cmp59_i_reg_1560_reg[0]_0 ),
        .R(1'b0));
  FDRE \cmp8_reg_1434_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(cmp8_fu_706_p2),
        .Q(cmp8_reg_1434),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504
       (.B(D),
        .CO(icmp_ln1027_3_fu_2349_p2),
        .D(\q0[1]_i_1_n_5 ),
        .DOUTADOUT(tpgSinTableArray_9bit_1_q2),
        .DOUTBDOUT(tpgSinTableArray_9bit_1_q1),
        .DPtpgBarArray_address0(DPtpgBarArray_address0),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_177),
        .O(O),
        .P({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_50,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_51,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_52,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_53,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_54,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_55,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_56,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_57,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_58}),
        .Q(DPtpgBarArray_q0),
        .SR(SR),
        .SS(SS),
        .\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 (\Zplate_Hor_Control_Start_read_reg_5066_reg[15] ),
        .\Zplate_Ver_Control_Delta_read_reg_5009_reg[14]_0 (\Zplate_Ver_Control_Delta_read_reg_5009_reg[14] ),
        .\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 (\Zplate_Ver_Control_Delta_read_reg_5009_reg[15] ),
        .\add_ln1240_reg_5217_reg[10]_0 (\add_ln1240_reg_5217_reg[10] ),
        .and_ln1292_reg_5239(and_ln1292_reg_5239),
        .\and_ln1292_reg_5239_reg[0]_0 (\and_ln1292_reg_5239[0]_i_1_n_5 ),
        .and_ln1341_reg_5283(and_ln1341_reg_5283),
        .\and_ln1341_reg_5283_reg[0]_0 (\and_ln1341_reg_5283[0]_i_1_n_5 ),
        .and_ln1404_reg_5223(and_ln1404_reg_5223),
        .\and_ln1404_reg_5223_reg[0]_0 (\and_ln1404_reg_5223[0]_i_1_n_5 ),
        .and_ln1523_reg_5258(and_ln1523_reg_5258),
        .\and_ln1523_reg_5258_pp0_iter16_reg_reg[0]__0_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_176),
        .\and_ln1523_reg_5258_reg[0]_0 (\and_ln1523_reg_5258[0]_i_1_n_5 ),
        .and_ln1706_reg_5254(and_ln1706_reg_5254),
        .\and_ln1706_reg_5254_reg[0]_0 (\and_ln1706_reg_5254[0]_i_1_n_5 ),
        .\and_ln1756_reg_5543_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_104),
        .\and_ln1756_reg_5543_reg[0]_1 (\and_ln1756_reg_5543[0]_i_1_n_5 ),
        .\ap_CS_fsm_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_360),
        .\ap_CS_fsm_reg[3] (rampVal0),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_1 (E),
        .\ap_CS_fsm_reg[3]_10 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .\ap_CS_fsm_reg[3]_11 (hBarSel_20),
        .\ap_CS_fsm_reg[3]_12 (ap_NS_fsm[4:3]),
        .\ap_CS_fsm_reg[3]_13 (outpix_val_V_7_fu_2960),
        .\ap_CS_fsm_reg[3]_14 (\ap_CS_fsm_reg[3]_2 ),
        .\ap_CS_fsm_reg[3]_15 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .\ap_CS_fsm_reg[3]_16 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_359),
        .\ap_CS_fsm_reg[3]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .\ap_CS_fsm_reg[3]_3 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .\ap_CS_fsm_reg[3]_4 (rampVal_3_new_0_fu_3560),
        .\ap_CS_fsm_reg[3]_5 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .\ap_CS_fsm_reg[3]_6 (rampVal_2_new_0_fu_3120),
        .\ap_CS_fsm_reg[3]_7 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_310),
        .\ap_CS_fsm_reg[3]_8 (vBarSel0),
        .\ap_CS_fsm_reg[3]_9 (hBarSel0),
        .\ap_CS_fsm_reg[4] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_346),
        .ap_NS_fsm111_out(ap_NS_fsm111_out),
        .ap_clk(ap_clk),
        .ap_clk_0({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_59,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_60,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_61,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_62,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_63,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_64,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_65,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_66,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_67}),
        .ap_clk_1({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_68,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_69,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_70,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_71,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_72,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_73,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_74,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_75,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_76}),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_5),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627),
        .ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616),
        .ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605),
        .ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_1 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_1 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11 (\sub40_i_reg_1550_reg[16]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_1 ({\select_ln214_reg_1582_reg[9]_0 [8:7],\select_ln214_reg_1582_reg[9]_0 [5],\select_ln214_reg_1582_reg[9]_0 [3]}),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_1 (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_1 (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ),
        .ap_phi_reg_pp0_iter2_hHatch_reg_1572(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_tpgBackground_U0_ap_ready_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .ap_sync_reg_tpgBackground_U0_ap_ready_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_342),
        .\barWidth_cast_cast_reg_5131_reg[10]_0 (barWidth_reg_1539),
        .\barWidth_cast_cast_reg_5131_reg[1]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_191),
        .\bckgndId_load_read_reg_5071_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_139),
        .\bckgndId_load_read_reg_5071_reg[0]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_192),
        .\bckgndId_load_read_reg_5071_reg[1]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_136),
        .\bckgndId_load_read_reg_5071_reg[1]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_137),
        .\bckgndId_load_read_reg_5071_reg[1]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_138),
        .\bckgndId_load_read_reg_5071_reg[1]_3 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_181),
        .\bckgndId_load_read_reg_5071_reg[7]_0 (Q),
        .\cmp126_i_read_reg_4950_reg[0]_0 (\cmp126_i_reg_1565_reg[0]_0 ),
        .cmp141_i_read_reg_5037(cmp141_i_read_reg_5037),
        .cmp141_i_reg_1570(cmp141_i_reg_1570),
        .\cmp2_i381_read_reg_5049_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_97),
        .cmp2_i381_reg_1484(cmp2_i381_reg_1484),
        .\cmp59_i_read_reg_4954_reg[0]_0 (\cmp59_i_reg_1560_reg[0]_0 ),
        .\cmp8_read_reg_5075_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read),
        .cmp8_reg_1434(cmp8_reg_1434),
        .\cmp8_reg_1434_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_353),
        .\colorFormatLocal_read_reg_5045_reg[2]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_152),
        .\colorFormatLocal_read_reg_5045_reg[7]_0 (\colorFormatLocal_read_reg_5045_reg[7] ),
        .\d_read_reg_22_reg[9] (barWidthMinSamples_reg_1529),
        .data_out(data_out),
        .data_out_vld(data_out_vld),
        .full_n(full_n),
        .full_n17_out(full_n17_out),
        .full_n17_out_0(full_n17_out_0),
        .\genblk1[0].v2_reg[0] (\genblk1[0].v2_reg[0] ),
        .\genblk1[0].v2_reg[0]_0 (\genblk1[0].v2_reg[0]_0 ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .grp_v_tpgHlsDataFlow_fu_339_ap_start_reg(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .\hBarSel_1_reg[2] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_256,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_257,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_258}),
        .\hBarSel_2_reg[0] (\hBarSel_2_reg[0]_0 ),
        .\hBarSel_2_reg[2] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_339,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_340,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_341}),
        .\hBarSel_2_reg[2]_0 (\hBarSel_2_reg[2]_0 ),
        .hBarSel_3_loc_0_fu_316(hBarSel_3_loc_0_fu_316),
        .\hBarSel_3_loc_0_fu_316_reg[0] (\hBarSel_3_reg_n_5_[0] ),
        .\hBarSel_3_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_357),
        .\hBarSel_4_loc_0_fu_344_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_178),
        .\hBarSel_4_loc_0_fu_344_reg[0]_0 (\hBarSel_4_loc_0_fu_344_reg[0]_0 ),
        .\hBarSel_4_loc_0_fu_344_reg[0]_1 (start_once_reg),
        .\hBarSel_4_loc_0_fu_344_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_179),
        .\hBarSel_4_loc_0_fu_344_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_180),
        .\hBarSel_4_loc_0_fu_344_reg[2]_0 (hBarSel_4_loc_0_fu_344),
        .\hBarSel_4_loc_0_fu_344_reg[2]_1 ({\hBarSel_2_reg_n_5_[2] ,\hBarSel_2_reg_n_5_[1] ,\hBarSel_2_reg_n_5_[0] }),
        .\hBarSel_5_loc_0_fu_300_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1),
        .\hBarSel_5_loc_0_fu_300_reg[2] ({\hBarSel_1_reg_n_5_[2] ,\hBarSel_1_reg_n_5_[1] ,\hBarSel_1_reg_n_5_[0] }),
        .\hBarSel_5_loc_0_fu_300_reg[2]_0 (\hBarSel_5_loc_0_fu_300[2]_i_4_n_5 ),
        .\hBarSel_loc_0_fu_332_reg[2] ({\hBarSel_reg_n_5_[2] ,\hBarSel_reg_n_5_[1] ,\hBarSel_reg_n_5_[0] }),
        .\hBarSel_reg[2] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_313,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_314,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_315}),
        .hdata_flag_0_reg_480(hdata_flag_0_reg_480),
        .\hdata_flag_1_fu_554_reg[0]_0 (\hdata_flag_1_fu_554[0]_i_1_n_5 ),
        .\hdata_loc_0_fu_324_reg[9] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out),
        .\hdata_loc_0_fu_324_reg[9]_0 (hdata_loc_0_fu_324),
        .\hdata_loc_0_fu_324_reg[9]_1 (hdata),
        .\hdata_new_0_fu_328_reg[9] (add_ln1488_reg_1670),
        .\hdata_reg[9] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_276,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_277,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_278,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_279,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_280,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_281,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_282,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_283,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_284,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_285}),
        .icmp_ln1027_1_reg_5291(icmp_ln1027_1_reg_5291),
        .\icmp_ln1027_1_reg_5291_reg[0]_0 (\icmp_ln1027_1_reg_5291[0]_i_1_n_5 ),
        .icmp_ln1027_5_reg_5287(icmp_ln1027_5_reg_5287),
        .\icmp_ln1027_5_reg_5287_reg[0]_0 (\icmp_ln1027_5_reg_5287[0]_i_1_n_5 ),
        .icmp_ln1027_6_reg_5262(icmp_ln1027_6_reg_5262),
        .\icmp_ln1027_6_reg_5262_reg[0]_0 (\icmp_ln1027_6_reg_5262[0]_i_1_n_5 ),
        .icmp_ln1027_reg_5193(icmp_ln1027_reg_5193),
        .\icmp_ln1027_reg_5193_pp0_iter15_reg_reg[0]__0_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_173),
        .\icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_174),
        .\icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_316),
        .\icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_320),
        .\icmp_ln1050_reg_5243_reg[0]_0 (\icmp_ln1050_reg_5243_reg[0] ),
        .icmp_ln1285_reg_5235(icmp_ln1285_reg_5235),
        .\icmp_ln1285_reg_5235_reg[0]_0 (\icmp_ln1285_reg_5235[0]_i_1_n_5 ),
        .\icmp_ln1336_reg_5231_reg[0]_0 (\icmp_ln1336_reg_5231_reg[0] ),
        .\icmp_ln1336_reg_5231_reg[0]_1 (\icmp_ln1336_reg_5231_reg[0]_0 ),
        .icmp_ln1404_1_reg_1635(icmp_ln1404_1_reg_1635),
        .\icmp_ln1428_reg_5227_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_100),
        .\icmp_ln1428_reg_5227_reg[0]_1 (\icmp_ln1428_reg_5227[0]_i_1_n_5 ),
        .icmp_ln1518_reg_5213(icmp_ln1518_reg_5213),
        .\icmp_ln1518_reg_5213_pp0_iter15_reg_reg[0]__0_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_199),
        .\icmp_ln1518_reg_5213_pp0_iter16_reg_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_175),
        .\icmp_ln1518_reg_5213_reg[0]_0 (\icmp_ln1518_reg_5213_reg[0] ),
        .icmp_ln1629_reg_52070(icmp_ln1629_reg_52070),
        .icmp_ln1701_reg_5203(icmp_ln1701_reg_5203),
        .\icmp_ln1701_reg_5203_pp0_iter16_reg_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_356),
        .\icmp_ln1701_reg_5203_reg[0]_0 (\icmp_ln1701_reg_5203[0]_i_1_n_5 ),
        .\icmp_ln520_reg_5189[0]_i_1 (\icmp_ln520_reg_5189[0]_i_1 ),
        .\icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel),
        .\icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_1 (hBarSel_10),
        .\icmp_ln520_reg_5189_pp0_iter16_reg_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_220),
        .\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_41),
        .\icmp_ln520_reg_5189_pp0_iter1_reg_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_40),
        .\icmp_ln520_reg_5189_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_79),
        .\icmp_ln520_reg_5189_reg[0]_1 (\icmp_ln520_reg_5189_reg[0] ),
        .icmp_reg_1534(icmp_reg_1534),
        .\int_passthruEndX_reg[15] (icmp_ln691_2_fu_2273_p2),
        .\int_passthruStartX_reg[15] (icmp_ln691_1_fu_2261_p2),
        .\int_width_reg[13] (\int_width_reg[13] ),
        .\int_width_reg[13]_0 (\int_width_reg[13]_0 ),
        .\int_width_reg[4] (\int_width_reg[4] ),
        .\int_width_reg[6] (\int_width_reg[6] ),
        .\int_width_reg[7] (\int_width_reg[7] ),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .or_ln1449_reg_5295(or_ln1449_reg_5295),
        .\or_ln1449_reg_5295_reg[0]_0 (\or_ln1449_reg_5295[0]_i_1_n_5 ),
        .or_ln1639_1_reg_1680(or_ln1639_1_reg_1680),
        .or_ln1639_2_reg_1685(or_ln1639_2_reg_1685),
        .or_ln1639_reg_1675(or_ln1639_reg_1675),
        .or_ln691_reg_5247(or_ln691_reg_5247),
        .\or_ln691_reg_5247_reg[0]_0 (\or_ln691_reg_5247[0]_i_1_n_5 ),
        .\or_ln691_reg_5247_reg[0]_i_2 (\or_ln691_reg_5247_reg[0]_i_2 ),
        .\or_ln691_reg_5247_reg[0]_i_3 (\or_ln691_reg_5247_reg[0]_i_3 ),
        .\outpix_val_V_12_reg_5785_reg[9]_0 (p_0_2_0_0_0133364_lcssa373_fu_280),
        .\outpix_val_V_13_reg_5779_reg[9]_0 (p_0_1_0_0_0131362_lcssa370_fu_276),
        .\outpix_val_V_16_reg_5773_reg[9]_0 (p_0_0_0_0_0129360_lcssa367_fu_272),
        .\outpix_val_V_3_fu_562_reg[9]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out),
        .\outpix_val_V_3_fu_562_reg[9]_1 (outpix_val_V_5_load_reg_1610),
        .\outpix_val_V_4_fu_566_reg[9]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out),
        .\outpix_val_V_4_fu_566_reg[9]_1 (outpix_val_V_6_load_reg_1615),
        .\outpix_val_V_8_fu_570_reg[9]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out),
        .\outpix_val_V_8_fu_570_reg[9]_1 (outpix_val_V_7_load_reg_1620),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .pf_all_done(pf_all_done),
        .pix_val_V_10_reg_1524(pix_val_V_10_reg_1524),
        .\pix_val_V_12_read_reg_5110_reg[9]_0 (\pix_val_V_reg_1519_reg[9]_0 ),
        .push(push),
        .push_1(push_1),
        .\q0_reg[0] (\q0[0]_i_1_n_5 ),
        .\q0_reg[1] (\q0[1]_i_2_n_5 ),
        .\q0_reg[2] (\q0[2]_i_1_n_5 ),
        .\q0_reg[2]_0 (hBarSel_5_loc_0_fu_300),
        .\q0_reg[2]_1 (hBarSel_loc_0_fu_332),
        .\q0_reg[2]_2 (tpgTartanBarArray_address0),
        .\q0_reg[5] (\q0[7]_i_1__3_n_5 ),
        .\q0_reg[7] (\q0[7]_i_1__1_n_5 ),
        .\q0_reg[7]_0 (\q0[7]_i_1__2_n_5 ),
        .\q0_reg[7]_1 (\q0[7]_i_1__4_n_5 ),
        .\q0_reg[7]_2 (\q0[7]_i_1_n_5 ),
        .\q0_reg[8] (\q0[8]_i_1_n_5 ),
        .\q0_reg[8]_0 (\q0[8]_i_1__0_n_5 ),
        .\q0_reg[9] (\q0[9]_i_1_n_5 ),
        .\q0_reg[9]_0 (\q0[9]_i_1__0_n_5 ),
        .\q0_reg[9]_1 ({\q0[9]_i_2_n_5 ,\q0[8]_i_1__1_n_5 ,\q0[7]_i_1__0_n_5 ,\q0[2]_i_1__0_n_5 }),
        .\rampStart_load_reg_1575_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr),
        .\rampStart_load_reg_1575_reg[9] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal),
        .\rampVal_1_reg[9] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_286,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_287,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_288,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_289,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_290,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_291,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_292,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_293,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_294,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_295}),
        .rampVal_2_flag_0_reg_492(rampVal_2_flag_0_reg_492),
        .\rampVal_2_flag_1_fu_550_reg[0]_0 (\rampVal_2_flag_1_fu_550[0]_i_1_n_5 ),
        .\rampVal_2_loc_0_fu_308_reg[9] (rampVal_2_loc_0_fu_308),
        .\rampVal_2_loc_0_fu_308_reg[9]_0 (rampVal_2),
        .\rampVal_2_reg[9] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_298,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_299,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_300,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_301,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_302,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_303,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_304,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_305,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_306,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_307}),
        .\rampVal_3_flag_0_reg_468_reg[0] ({ap_CS_fsm_state5,\ap_CS_fsm_reg[3]_0 [1],ap_CS_fsm_state3,\ap_CS_fsm_reg[3]_0 [0]}),
        .\rampVal_3_flag_1_fu_558_reg[0]_0 (\rampVal_3_flag_1_fu_558[0]_i_1_n_5 ),
        .\rampVal_3_loc_0_fu_352_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out),
        .\rampVal_3_loc_0_fu_352_reg[9] (rampVal_3_loc_0_fu_352),
        .\rampVal_3_loc_0_fu_352_reg[9]_0 (rampVal_1),
        .\rampVal_loc_0_fu_348_reg[3] (\rampVal_loc_0_fu_348[3]_i_3_n_5 ),
        .\rampVal_loc_0_fu_348_reg[8] (\rampVal_loc_0_fu_348[8]_i_3_n_5 ),
        .\rampVal_loc_0_fu_348_reg[9] (rampVal_loc_0_fu_348),
        .\rampVal_loc_0_fu_348_reg[9]_0 ({\rampVal_reg_n_5_[9] ,\rampVal_reg_n_5_[8] ,\rampVal_reg_n_5_[7] ,\rampVal_reg_n_5_[6] ,\rampVal_reg_n_5_[5] ,\rampVal_reg_n_5_[4] ,\rampVal_reg_n_5_[3] ,\rampVal_reg_n_5_[2] ,\rampVal_reg_n_5_[1] ,\rampVal_reg_n_5_[0] }),
        .\rampVal_reg[4] (\rampVal[4]_i_2_n_5 ),
        .\rampVal_reg[5] (\rampVal[5]_i_2_n_5 ),
        .\rampVal_reg[6] (\rampVal[8]_i_2_n_5 ),
        .\rampVal_reg[9] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_259,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_260,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_261,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_262,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_263,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_264,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_265,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_266,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_267,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_268}),
        .\rampVal_reg[9]_0 (\rampVal[9]_i_4_n_5 ),
        .\s_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2),
        .select_ln1488_reg_1665(select_ln1488_reg_1665),
        .\select_ln507_cast_cast_reg_5147_reg[9]_0 (\select_ln507_cast_reg_1494_reg[2]_0 ),
        .select_ln507_reg_1504(select_ln507_reg_1504),
        .srcYUV_empty_n(srcYUV_empty_n),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .\sub40_i_reg_1550_reg[16] (icmp_ln1428_fu_2177_p2),
        .\sub_i_i_i_read_reg_5002_reg[10]_0 (sub_i_i_i_reg_1545),
        .tmp_24_reg_1645(tmp_24_reg_1645),
        .\tmp_24_reg_1645_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out),
        .tpgCheckerBoardArray_address0(tpgCheckerBoardArray_address0),
        .\trunc_ln1236_2_reg_5379_reg[13]_0 (tpgSinTableArray_9bit_3_q2),
        .\trunc_ln1236_2_reg_5379_reg[13]_1 (tpgSinTableArray_9bit_2_q2),
        .\trunc_ln1236_2_reg_5379_reg[7]_0 (tpgSinTableArray_9bit_0_q2),
        .\trunc_ln1236_2_reg_5379_reg[7]_1 (tpgSinTableArray_9bit_4_q2),
        .\trunc_ln1240_2_reg_5389_reg[13]_0 (tpgSinTableArray_9bit_3_q1),
        .\trunc_ln1240_2_reg_5389_reg[13]_1 (tpgSinTableArray_9bit_2_q1),
        .\trunc_ln1240_2_reg_5389_reg[7]_0 (tpgSinTableArray_9bit_0_q1),
        .\trunc_ln1240_2_reg_5389_reg[7]_1 (tpgSinTableArray_9bit_4_q1),
        .\trunc_ln1244_2_reg_5435_reg[13]_0 (tpgSinTableArray_9bit_3_q0),
        .\trunc_ln1244_2_reg_5435_reg[13]_1 (tpgSinTableArray_9bit_2_q0),
        .\trunc_ln1244_2_reg_5435_reg[7]_0 (tpgSinTableArray_9bit_1_q0),
        .\trunc_ln1244_2_reg_5435_reg[7]_1 (tpgSinTableArray_9bit_0_q0),
        .\trunc_ln1244_2_reg_5435_reg[7]_2 (tpgSinTableArray_9bit_4_q0),
        .trunc_ln1267_reg_5943(trunc_ln1267_reg_5943),
        .\trunc_ln1267_reg_5943_reg[0]_0 (\trunc_ln1267_reg_5943[0]_i_1_n_5 ),
        .\vBarSel_1_reg[0] (\vBarSel_1_reg_n_5_[0] ),
        .\vBarSel_3_loc_0_fu_304_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_355),
        .\vBarSel_loc_0_fu_336_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel),
        .\vBarSel_loc_0_fu_336_reg[2] ({\vBarSel_reg_n_5_[2] ,\vBarSel_reg_n_5_[1] ,\vBarSel_reg_n_5_[0] }),
        .\vBarSel_loc_0_fu_336_reg[2]_0 (\vBarSel_loc_0_fu_336[2]_i_4_n_5 ),
        .\vBarSel_reg[2] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_317,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_318,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_319}),
        .vHatch(vHatch),
        .valid_out({frp_pipeline_valid_U_valid_out,valid_out}),
        .\xBar_V_reg[0]_0 (\xBar_V_reg[0] ),
        .\xCount_V_2_reg[9]_i_5 (sub40_i_reg_1550),
        .\xCount_V_3_reg[8]_0 (icmp_ln1027_6_fu_2381_p2),
        .\xCount_V_reg[8]_0 (icmp_ln1027_5_fu_2560_p2),
        .x_2_reg_5159_pp0_iter18_reg(x_2_reg_5159_pp0_iter18_reg),
        .x_2_reg_5159_pp0_iter19_reg(x_2_reg_5159_pp0_iter19_reg),
        .\x_fu_546_reg[0]_0 (\x_fu_546_reg[0] ),
        .\x_fu_546_reg[4]_0 (\x_fu_546_reg[4] ),
        .\yCount_V_1_reg[5]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_130),
        .\yCount_V_1_reg[5]_1 (\yCount_V_1_reg[5] ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[0]_1 (\icmp_ln1404_reg_1660_reg_n_5_[0] ),
        .\yCount_V_3_reg[9]_0 (\yCount_V_3_reg[9] ),
        .\yCount_V_reg[9]_0 (icmp_ln1027_2_fu_2528_p2),
        .\zext_ln1032_cast_reg_5136_reg[0]_0 (DI[0]),
        .\zext_ln1032_cast_reg_5136_reg[1]_0 (DI[1]),
        .\zext_ln1032_cast_reg_5136_reg[2]_0 (DI[2]),
        .\zext_ln1032_cast_reg_5136_reg[3]_0 (DI[3]),
        .\zext_ln1032_cast_reg_5136_reg[4]_0 (DI[4]),
        .\zext_ln1032_cast_reg_5136_reg[5]_0 (DI[5]),
        .\zext_ln1032_cast_reg_5136_reg[6]_0 (DI[6]),
        .\zext_ln1032_cast_reg_5136_reg[7]_0 (DI[7]),
        .\zext_ln1032_cast_reg_5136_reg[9]_0 (\rampStart_load_reg_1575_reg[9]_0 ),
        .zonePlateVAddr0(zonePlateVAddr0),
        .\zonePlateVAddr_loc_0_fu_340_reg[0] (\zonePlateVAddr_reg_n_5_[0] ),
        .\zonePlateVAddr_loc_0_fu_340_reg[15] (zonePlateVAddr_loc_0_fu_340),
        .\zonePlateVAddr_loc_0_fu_340_reg[15]_0 ({\zonePlateVAddr_reg_n_5_[15] ,\zonePlateVAddr_reg_n_5_[14] ,\zonePlateVAddr_reg_n_5_[13] ,\zonePlateVAddr_reg_n_5_[12] ,\zonePlateVAddr_reg_n_5_[11] ,\zonePlateVAddr_reg_n_5_[10] ,\zonePlateVAddr_reg_n_5_[9] ,\zonePlateVAddr_reg_n_5_[8] }),
        .\zonePlateVAddr_loc_0_fu_340_reg[1] (\zonePlateVAddr_reg_n_5_[1] ),
        .\zonePlateVAddr_loc_0_fu_340_reg[2] (\zonePlateVAddr_reg_n_5_[2] ),
        .\zonePlateVAddr_loc_0_fu_340_reg[3] (\zonePlateVAddr_reg_n_5_[3] ),
        .\zonePlateVAddr_loc_0_fu_340_reg[4] (\zonePlateVAddr_reg_n_5_[4] ),
        .\zonePlateVAddr_loc_0_fu_340_reg[5] (\zonePlateVAddr_reg_n_5_[5] ),
        .\zonePlateVAddr_loc_0_fu_340_reg[6] (\zonePlateVAddr_reg_n_5_[6] ),
        .\zonePlateVAddr_loc_0_fu_340_reg[7] (\zonePlateVAddr_reg_n_5_[7] ),
        .\zonePlateVAddr_reg[15] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_322,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_323,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_324,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_325,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_326,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_327,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_328,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_329,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_330,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_331,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_332,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_333,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_334,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_335,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_336,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_337}),
        .\zonePlateVDelta[15]_i_20 ({\y_1_reg_1597_reg_n_5_[15] ,\y_1_reg_1597_reg_n_5_[14] ,\y_1_reg_1597_reg_n_5_[13] ,\y_1_reg_1597_reg_n_5_[12] ,\y_1_reg_1597_reg_n_5_[11] ,\y_1_reg_1597_reg_n_5_[10] ,\y_1_reg_1597_reg_n_5_[9] ,\y_1_reg_1597_reg_n_5_[8] ,colorSel_fu_1178_p4,\y_1_reg_1597_reg_n_5_[5] ,\y_1_reg_1597_reg_n_5_[4] ,\y_1_reg_1597_reg_n_5_[3] ,\y_1_reg_1597_reg_n_5_[2] ,\y_1_reg_1597_reg_n_5_[1] ,\y_1_reg_1597_reg_n_5_[0] }),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[7]_0 (add_ln1296_fu_2668_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_360),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1[0]),
        .Q(\hBarSel_1_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1[1]),
        .Q(\hBarSel_1_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1[2]),
        .Q(\hBarSel_1_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2[0]),
        .Q(\hBarSel_2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2[1]),
        .Q(\hBarSel_2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2[2]),
        .Q(\hBarSel_2_reg_n_5_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF3F7F3FF00040000)) 
    \hBarSel_3[0]_i_1 
       (.I0(hBarSel_3_loc_0_fu_316),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_136),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_173),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_220),
        .I5(\hBarSel_3_reg_n_5_[0] ),
        .O(\hBarSel_3[0]_i_1_n_5 ));
  FDRE \hBarSel_3_loc_0_fu_316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_357),
        .Q(hBarSel_3_loc_0_fu_316),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_3_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_3[0]_i_1_n_5 ),
        .Q(\hBarSel_3_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_344_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_342),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_341),
        .Q(hBarSel_4_loc_0_fu_344[0]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_344_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_342),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_340),
        .Q(hBarSel_4_loc_0_fu_344[1]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_344_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_342),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_339),
        .Q(hBarSel_4_loc_0_fu_344[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \hBarSel_5_loc_0_fu_300[2]_i_4 
       (.I0(hBarSel_5_loc_0_fu_300[1]),
        .I1(hBarSel_5_loc_0_fu_300[0]),
        .O(\hBarSel_5_loc_0_fu_300[2]_i_4_n_5 ));
  FDRE \hBarSel_5_loc_0_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_310),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_258),
        .Q(hBarSel_5_loc_0_fu_300[0]),
        .R(1'b0));
  FDRE \hBarSel_5_loc_0_fu_300_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_310),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_257),
        .Q(hBarSel_5_loc_0_fu_300[1]),
        .R(1'b0));
  FDRE \hBarSel_5_loc_0_fu_300_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_310),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_256),
        .Q(hBarSel_5_loc_0_fu_300[2]),
        .R(1'b0));
  FDRE \hBarSel_loc_0_fu_332_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_316),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_315),
        .Q(hBarSel_loc_0_fu_332[0]),
        .R(1'b0));
  FDRE \hBarSel_loc_0_fu_332_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_316),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_314),
        .Q(hBarSel_loc_0_fu_332[1]),
        .R(1'b0));
  FDRE \hBarSel_loc_0_fu_332_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_316),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_313),
        .Q(hBarSel_loc_0_fu_332[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel[0]),
        .Q(\hBarSel_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel[1]),
        .Q(\hBarSel_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel[2]),
        .Q(\hBarSel_reg_n_5_[2] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \hdata[9]_i_1 
       (.I0(\hdata_flag_0_reg_480_reg_n_5_[0] ),
        .I1(tpgBackground_U0_ap_ready),
        .O(hdata0));
  FDRE \hdata_flag_0_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(hdata_flag_0_reg_480),
        .Q(\hdata_flag_0_reg_480_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBF80BF)) 
    \hdata_flag_1_fu_554[0]_i_1 
       (.I0(\hdata_flag_0_reg_480_reg_n_5_[0] ),
        .I1(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_139),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out),
        .O(\hdata_flag_1_fu_554[0]_i_1_n_5 ));
  FDRE \hdata_loc_0_fu_324_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_285),
        .Q(hdata_loc_0_fu_324[0]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_324_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_284),
        .Q(hdata_loc_0_fu_324[1]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_324_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_283),
        .Q(hdata_loc_0_fu_324[2]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_324_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_282),
        .Q(hdata_loc_0_fu_324[3]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_324_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_281),
        .Q(hdata_loc_0_fu_324[4]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_324_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_280),
        .Q(hdata_loc_0_fu_324[5]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_324_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_279),
        .Q(hdata_loc_0_fu_324[6]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_324_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_278),
        .Q(hdata_loc_0_fu_324[7]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_324_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_277),
        .Q(hdata_loc_0_fu_324[8]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_324_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_275),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_276),
        .Q(hdata_loc_0_fu_324[9]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_328_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out[0]),
        .Q(hdata_new_0_fu_328[0]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_328_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out[1]),
        .Q(hdata_new_0_fu_328[1]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_328_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out[2]),
        .Q(hdata_new_0_fu_328[2]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_328_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out[3]),
        .Q(hdata_new_0_fu_328[3]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_328_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out[4]),
        .Q(hdata_new_0_fu_328[4]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_328_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out[5]),
        .Q(hdata_new_0_fu_328[5]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_328_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out[6]),
        .Q(hdata_new_0_fu_328[6]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_328_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out[7]),
        .Q(hdata_new_0_fu_328[7]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_328_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out[8]),
        .Q(hdata_new_0_fu_328[8]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_328_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_354),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out[9]),
        .Q(hdata_new_0_fu_328[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[0] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_328[0]),
        .Q(hdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[1] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_328[1]),
        .Q(hdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[2] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_328[2]),
        .Q(hdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[3] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_328[3]),
        .Q(hdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[4] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_328[4]),
        .Q(hdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[5] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_328[5]),
        .Q(hdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[6] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_328[6]),
        .Q(hdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[7] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_328[7]),
        .Q(hdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[8] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_328[8]),
        .Q(hdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[9] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_328[9]),
        .Q(hdata[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF70004)) 
    \icmp_ln1027_1_reg_5291[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_191),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_192),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_79),
        .I3(icmp_ln1027_reg_5193),
        .I4(icmp_ln1027_1_reg_5291),
        .O(\icmp_ln1027_1_reg_5291[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \icmp_ln1027_5_reg_5287[0]_i_1 
       (.I0(icmp_ln1027_5_fu_2560_p2),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_79),
        .I2(icmp_ln1027_reg_5193),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_181),
        .I4(icmp_ln1027_5_reg_5287),
        .O(\icmp_ln1027_5_reg_5287[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \icmp_ln1027_6_reg_5262[0]_i_1 
       (.I0(icmp_ln1027_6_fu_2381_p2),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_79),
        .I2(icmp_ln1027_reg_5193),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_136),
        .I4(icmp_ln1027_6_reg_5262),
        .O(\icmp_ln1027_6_reg_5262[0]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1285_reg_5235[0]_i_1 
       (.I0(\x_fu_546_reg[0] ),
        .I1(icmp_ln1285_reg_52350),
        .I2(icmp_ln1285_reg_5235),
        .O(\icmp_ln1285_reg_5235[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \icmp_ln1404_1_reg_1635[0]_i_1 
       (.I0(\icmp_ln1404_1_reg_1635[0]_i_2_n_5 ),
        .I1(\icmp_ln1404_1_reg_1635[0]_i_3_n_5 ),
        .I2(\icmp_ln1404_1_reg_1635[0]_i_4_n_5 ),
        .I3(\icmp_ln1404_1_reg_1635[0]_i_5_n_5 ),
        .I4(\icmp_ln1404_1_reg_1635[0]_i_6_n_5 ),
        .I5(\icmp_ln1404_1_reg_1635[0]_i_7_n_5 ),
        .O(icmp_ln1404_1_fu_1112_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln1404_1_reg_1635[0]_i_2 
       (.I0(add_ln1404_reg_1555[12]),
        .I1(\y_fu_284_reg[15]_0 [12]),
        .I2(\y_fu_284_reg[15]_0 [14]),
        .I3(add_ln1404_reg_1555[14]),
        .I4(\y_fu_284_reg[15]_0 [13]),
        .I5(add_ln1404_reg_1555[13]),
        .O(\icmp_ln1404_1_reg_1635[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln1404_1_reg_1635[0]_i_3 
       (.I0(add_ln1404_reg_1555[0]),
        .I1(\y_fu_284_reg[15]_0 [0]),
        .I2(\y_fu_284_reg[15]_0 [1]),
        .I3(add_ln1404_reg_1555[1]),
        .I4(\y_fu_284_reg[15]_0 [2]),
        .I5(add_ln1404_reg_1555[2]),
        .O(\icmp_ln1404_1_reg_1635[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1404_1_reg_1635[0]_i_4 
       (.I0(\y_fu_284_reg[15]_0 [4]),
        .I1(add_ln1404_reg_1555[4]),
        .I2(\y_fu_284_reg[15]_0 [5]),
        .I3(add_ln1404_reg_1555[5]),
        .I4(add_ln1404_reg_1555[3]),
        .I5(\y_fu_284_reg[15]_0 [3]),
        .O(\icmp_ln1404_1_reg_1635[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hBE)) 
    \icmp_ln1404_1_reg_1635[0]_i_5 
       (.I0(add_ln1404_reg_1555[16]),
        .I1(add_ln1404_reg_1555[15]),
        .I2(\y_fu_284_reg[15]_0 [15]),
        .O(\icmp_ln1404_1_reg_1635[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln1404_1_reg_1635[0]_i_6 
       (.I0(add_ln1404_reg_1555[6]),
        .I1(\y_fu_284_reg[15]_0 [6]),
        .I2(\y_fu_284_reg[15]_0 [7]),
        .I3(add_ln1404_reg_1555[7]),
        .I4(\y_fu_284_reg[15]_0 [8]),
        .I5(add_ln1404_reg_1555[8]),
        .O(\icmp_ln1404_1_reg_1635[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln1404_1_reg_1635[0]_i_7 
       (.I0(add_ln1404_reg_1555[9]),
        .I1(\y_fu_284_reg[15]_0 [9]),
        .I2(\y_fu_284_reg[15]_0 [11]),
        .I3(add_ln1404_reg_1555[11]),
        .I4(\y_fu_284_reg[15]_0 [10]),
        .I5(add_ln1404_reg_1555[10]),
        .O(\icmp_ln1404_1_reg_1635[0]_i_7_n_5 ));
  FDRE \icmp_ln1404_1_reg_1635_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(icmp_ln1404_1_fu_1112_p2),
        .Q(icmp_ln1404_1_reg_1635),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h3A)) 
    \icmp_ln1404_reg_1660[0]_i_1 
       (.I0(\icmp_ln1404_reg_1660_reg_n_5_[0] ),
        .I1(cmp12_i_fu_1187_p2),
        .I2(ap_CS_fsm_state3),
        .O(\icmp_ln1404_reg_1660[0]_i_1_n_5 ));
  FDRE \icmp_ln1404_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1404_reg_1660[0]_i_1_n_5 ),
        .Q(\icmp_ln1404_reg_1660_reg_n_5_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1428_reg_5227[0]_i_1 
       (.I0(icmp_ln1428_fu_2177_p2),
        .I1(\yCount_V_2_reg[0] ),
        .I2(\x_fu_546_reg[4] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_100),
        .O(\icmp_ln1428_reg_5227[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln1701_reg_5203[0]_i_1 
       (.I0(\x_fu_546_reg[0] ),
        .I1(\int_width_reg[7] ),
        .I2(Q[1]),
        .I3(\yCount_V_1_reg[5] ),
        .I4(icmp_ln1701_reg_5203),
        .O(\icmp_ln1701_reg_5203[0]_i_1_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln691_fu_1103_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln691_fu_1103_p2,icmp_ln691_fu_1103_p2_carry_n_6,icmp_ln691_fu_1103_p2_carry_n_7,icmp_ln691_fu_1103_p2_carry_n_8,icmp_ln691_fu_1103_p2_carry_n_9,icmp_ln691_fu_1103_p2_carry_n_10,icmp_ln691_fu_1103_p2_carry_n_11,icmp_ln691_fu_1103_p2_carry_n_12}),
        .DI(\icmp_ln691_reg_1630_reg[0]_0 ),
        .O(NLW_icmp_ln691_fu_1103_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln691_fu_1103_p2_carry_i_9_n_5,icmp_ln691_fu_1103_p2_carry_i_10_n_5,icmp_ln691_fu_1103_p2_carry_i_11_n_5,icmp_ln691_fu_1103_p2_carry_i_12_n_5,icmp_ln691_fu_1103_p2_carry_i_13_n_5,icmp_ln691_fu_1103_p2_carry_i_14_n_5,icmp_ln691_fu_1103_p2_carry_i_15_n_5,icmp_ln691_fu_1103_p2_carry_i_16_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln691_fu_1103_p2_carry_i_10
       (.I0(\y_fu_284_reg[15]_0 [13]),
        .I1(\icmp_ln691_reg_1630_reg[0]_1 [13]),
        .I2(\y_fu_284_reg[15]_0 [12]),
        .I3(\icmp_ln691_reg_1630_reg[0]_1 [12]),
        .O(icmp_ln691_fu_1103_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln691_fu_1103_p2_carry_i_11
       (.I0(\y_fu_284_reg[15]_0 [11]),
        .I1(\icmp_ln691_reg_1630_reg[0]_1 [11]),
        .I2(\y_fu_284_reg[15]_0 [10]),
        .I3(\icmp_ln691_reg_1630_reg[0]_1 [10]),
        .O(icmp_ln691_fu_1103_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln691_fu_1103_p2_carry_i_12
       (.I0(\y_fu_284_reg[15]_0 [9]),
        .I1(\icmp_ln691_reg_1630_reg[0]_1 [9]),
        .I2(\y_fu_284_reg[15]_0 [8]),
        .I3(\icmp_ln691_reg_1630_reg[0]_1 [8]),
        .O(icmp_ln691_fu_1103_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln691_fu_1103_p2_carry_i_13
       (.I0(\y_fu_284_reg[15]_0 [7]),
        .I1(\icmp_ln691_reg_1630_reg[0]_1 [7]),
        .I2(\y_fu_284_reg[15]_0 [6]),
        .I3(\icmp_ln691_reg_1630_reg[0]_1 [6]),
        .O(icmp_ln691_fu_1103_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln691_fu_1103_p2_carry_i_14
       (.I0(\y_fu_284_reg[15]_0 [5]),
        .I1(\icmp_ln691_reg_1630_reg[0]_1 [5]),
        .I2(\y_fu_284_reg[15]_0 [4]),
        .I3(\icmp_ln691_reg_1630_reg[0]_1 [4]),
        .O(icmp_ln691_fu_1103_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln691_fu_1103_p2_carry_i_15
       (.I0(\y_fu_284_reg[15]_0 [3]),
        .I1(\icmp_ln691_reg_1630_reg[0]_1 [3]),
        .I2(\y_fu_284_reg[15]_0 [2]),
        .I3(\icmp_ln691_reg_1630_reg[0]_1 [2]),
        .O(icmp_ln691_fu_1103_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln691_fu_1103_p2_carry_i_16
       (.I0(\y_fu_284_reg[15]_0 [1]),
        .I1(\icmp_ln691_reg_1630_reg[0]_1 [1]),
        .I2(\y_fu_284_reg[15]_0 [0]),
        .I3(\icmp_ln691_reg_1630_reg[0]_1 [0]),
        .O(icmp_ln691_fu_1103_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln691_fu_1103_p2_carry_i_9
       (.I0(\y_fu_284_reg[15]_0 [15]),
        .I1(\icmp_ln691_reg_1630_reg[0]_1 [15]),
        .I2(\y_fu_284_reg[15]_0 [14]),
        .I3(\icmp_ln691_reg_1630_reg[0]_1 [14]),
        .O(icmp_ln691_fu_1103_p2_carry_i_9_n_5));
  FDRE \icmp_ln691_reg_1630_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(icmp_ln691_fu_1103_p2),
        .Q(icmp_ln691_reg_1630),
        .R(1'b0));
  FDRE \icmp_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(icmp_fu_836_p2),
        .Q(icmp_reg_1534),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE000E)) 
    \or_ln1449_reg_5295[0]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_40),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_137),
        .I4(or_ln1449_reg_5295),
        .O(\or_ln1449_reg_5295[0]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1639_1_reg_1680[0]_i_1 
       (.I0(colorSel_fu_1178_p4[0]),
        .O(or_ln1639_1_fu_1248_p2));
  FDRE \or_ln1639_1_reg_1680_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(or_ln1639_1_fu_1248_p2),
        .Q(or_ln1639_1_reg_1680),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln1639_2_reg_1685[0]_i_1 
       (.I0(colorSel_fu_1178_p4[0]),
        .I1(colorSel_fu_1178_p4[1]),
        .O(or_ln1639_2_fu_1255_p2));
  FDRE \or_ln1639_2_reg_1685_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(or_ln1639_2_fu_1255_p2),
        .Q(or_ln1639_2_reg_1685),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1639_reg_1675[0]_i_1 
       (.I0(colorSel_fu_1178_p4[1]),
        .O(or_ln1639_fu_1235_p2));
  FDRE \or_ln1639_reg_1675_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(or_ln1639_fu_1235_p2),
        .Q(or_ln1639_reg_1675),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFDF0000)) 
    \or_ln691_reg_5247[0]_i_1 
       (.I0(icmp_ln691_2_fu_2273_p2),
        .I1(rev357_reg_1640),
        .I2(xor_ln691_reg_1655),
        .I3(icmp_ln691_1_fu_2261_p2),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_353),
        .I5(or_ln691_reg_5247),
        .O(\or_ln691_reg_5247[0]_i_1_n_5 ));
  FDRE \outpix_val_V_5_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out[0]),
        .Q(outpix_val_V_5_fu_288[0]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out[1]),
        .Q(outpix_val_V_5_fu_288[1]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out[2]),
        .Q(outpix_val_V_5_fu_288[2]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out[3]),
        .Q(outpix_val_V_5_fu_288[3]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out[4]),
        .Q(outpix_val_V_5_fu_288[4]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out[5]),
        .Q(outpix_val_V_5_fu_288[5]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out[6]),
        .Q(outpix_val_V_5_fu_288[6]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out[7]),
        .Q(outpix_val_V_5_fu_288[7]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_288_reg[8] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out[8]),
        .Q(outpix_val_V_5_fu_288[8]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_288_reg[9] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out[9]),
        .Q(outpix_val_V_5_fu_288[9]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1610_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_288[0]),
        .Q(outpix_val_V_5_load_reg_1610[0]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1610_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_288[1]),
        .Q(outpix_val_V_5_load_reg_1610[1]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1610_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_288[2]),
        .Q(outpix_val_V_5_load_reg_1610[2]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1610_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_288[3]),
        .Q(outpix_val_V_5_load_reg_1610[3]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1610_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_288[4]),
        .Q(outpix_val_V_5_load_reg_1610[4]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1610_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_288[5]),
        .Q(outpix_val_V_5_load_reg_1610[5]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1610_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_288[6]),
        .Q(outpix_val_V_5_load_reg_1610[6]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1610_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_288[7]),
        .Q(outpix_val_V_5_load_reg_1610[7]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1610_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_288[8]),
        .Q(outpix_val_V_5_load_reg_1610[8]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1610_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_288[9]),
        .Q(outpix_val_V_5_load_reg_1610[9]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out[0]),
        .Q(outpix_val_V_6_fu_292[0]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out[1]),
        .Q(outpix_val_V_6_fu_292[1]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out[2]),
        .Q(outpix_val_V_6_fu_292[2]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out[3]),
        .Q(outpix_val_V_6_fu_292[3]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out[4]),
        .Q(outpix_val_V_6_fu_292[4]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out[5]),
        .Q(outpix_val_V_6_fu_292[5]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out[6]),
        .Q(outpix_val_V_6_fu_292[6]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out[7]),
        .Q(outpix_val_V_6_fu_292[7]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_292_reg[8] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out[8]),
        .Q(outpix_val_V_6_fu_292[8]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_292_reg[9] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out[9]),
        .Q(outpix_val_V_6_fu_292[9]),
        .R(1'b0));
  FDRE \outpix_val_V_6_load_reg_1615_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_6_fu_292[0]),
        .Q(outpix_val_V_6_load_reg_1615[0]),
        .R(1'b0));
  FDRE \outpix_val_V_6_load_reg_1615_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_6_fu_292[1]),
        .Q(outpix_val_V_6_load_reg_1615[1]),
        .R(1'b0));
  FDRE \outpix_val_V_6_load_reg_1615_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_6_fu_292[2]),
        .Q(outpix_val_V_6_load_reg_1615[2]),
        .R(1'b0));
  FDRE \outpix_val_V_6_load_reg_1615_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_6_fu_292[3]),
        .Q(outpix_val_V_6_load_reg_1615[3]),
        .R(1'b0));
  FDRE \outpix_val_V_6_load_reg_1615_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_6_fu_292[4]),
        .Q(outpix_val_V_6_load_reg_1615[4]),
        .R(1'b0));
  FDRE \outpix_val_V_6_load_reg_1615_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_6_fu_292[5]),
        .Q(outpix_val_V_6_load_reg_1615[5]),
        .R(1'b0));
  FDRE \outpix_val_V_6_load_reg_1615_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_6_fu_292[6]),
        .Q(outpix_val_V_6_load_reg_1615[6]),
        .R(1'b0));
  FDRE \outpix_val_V_6_load_reg_1615_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_6_fu_292[7]),
        .Q(outpix_val_V_6_load_reg_1615[7]),
        .R(1'b0));
  FDRE \outpix_val_V_6_load_reg_1615_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_6_fu_292[8]),
        .Q(outpix_val_V_6_load_reg_1615[8]),
        .R(1'b0));
  FDRE \outpix_val_V_6_load_reg_1615_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_6_fu_292[9]),
        .Q(outpix_val_V_6_load_reg_1615[9]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_296_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out[0]),
        .Q(outpix_val_V_7_fu_296[0]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_296_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out[1]),
        .Q(outpix_val_V_7_fu_296[1]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_296_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out[2]),
        .Q(outpix_val_V_7_fu_296[2]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_296_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out[3]),
        .Q(outpix_val_V_7_fu_296[3]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_296_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out[4]),
        .Q(outpix_val_V_7_fu_296[4]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_296_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out[5]),
        .Q(outpix_val_V_7_fu_296[5]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_296_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out[6]),
        .Q(outpix_val_V_7_fu_296[6]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_296_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out[7]),
        .Q(outpix_val_V_7_fu_296[7]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_296_reg[8] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out[8]),
        .Q(outpix_val_V_7_fu_296[8]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_296_reg[9] 
       (.C(ap_clk),
        .CE(outpix_val_V_7_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out[9]),
        .Q(outpix_val_V_7_fu_296[9]),
        .R(1'b0));
  FDRE \outpix_val_V_7_load_reg_1620_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_7_fu_296[0]),
        .Q(outpix_val_V_7_load_reg_1620[0]),
        .R(1'b0));
  FDRE \outpix_val_V_7_load_reg_1620_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_7_fu_296[1]),
        .Q(outpix_val_V_7_load_reg_1620[1]),
        .R(1'b0));
  FDRE \outpix_val_V_7_load_reg_1620_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_7_fu_296[2]),
        .Q(outpix_val_V_7_load_reg_1620[2]),
        .R(1'b0));
  FDRE \outpix_val_V_7_load_reg_1620_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_7_fu_296[3]),
        .Q(outpix_val_V_7_load_reg_1620[3]),
        .R(1'b0));
  FDRE \outpix_val_V_7_load_reg_1620_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_7_fu_296[4]),
        .Q(outpix_val_V_7_load_reg_1620[4]),
        .R(1'b0));
  FDRE \outpix_val_V_7_load_reg_1620_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_7_fu_296[5]),
        .Q(outpix_val_V_7_load_reg_1620[5]),
        .R(1'b0));
  FDRE \outpix_val_V_7_load_reg_1620_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_7_fu_296[6]),
        .Q(outpix_val_V_7_load_reg_1620[6]),
        .R(1'b0));
  FDRE \outpix_val_V_7_load_reg_1620_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_7_fu_296[7]),
        .Q(outpix_val_V_7_load_reg_1620[7]),
        .R(1'b0));
  FDRE \outpix_val_V_7_load_reg_1620_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_7_fu_296[8]),
        .Q(outpix_val_V_7_load_reg_1620[8]),
        .R(1'b0));
  FDRE \outpix_val_V_7_load_reg_1620_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_7_fu_296[9]),
        .Q(outpix_val_V_7_load_reg_1620[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0129360_lcssa367_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(p_0_0_0_0_0129360_lcssa367_fu_272[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0129360_lcssa367_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(p_0_0_0_0_0129360_lcssa367_fu_272[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0129360_lcssa367_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(p_0_0_0_0_0129360_lcssa367_fu_272[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0129360_lcssa367_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(p_0_0_0_0_0129360_lcssa367_fu_272[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0129360_lcssa367_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(p_0_0_0_0_0129360_lcssa367_fu_272[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0129360_lcssa367_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(p_0_0_0_0_0129360_lcssa367_fu_272[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0129360_lcssa367_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(p_0_0_0_0_0129360_lcssa367_fu_272[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0129360_lcssa367_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(p_0_0_0_0_0129360_lcssa367_fu_272[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0129360_lcssa367_fu_272_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(p_0_0_0_0_0129360_lcssa367_fu_272[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0129360_lcssa367_fu_272_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(p_0_0_0_0_0129360_lcssa367_fu_272[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0131362_lcssa370_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(p_0_1_0_0_0131362_lcssa370_fu_276[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0131362_lcssa370_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(p_0_1_0_0_0131362_lcssa370_fu_276[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0131362_lcssa370_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(p_0_1_0_0_0131362_lcssa370_fu_276[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0131362_lcssa370_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(p_0_1_0_0_0131362_lcssa370_fu_276[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0131362_lcssa370_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(p_0_1_0_0_0131362_lcssa370_fu_276[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0131362_lcssa370_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(p_0_1_0_0_0131362_lcssa370_fu_276[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0131362_lcssa370_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(p_0_1_0_0_0131362_lcssa370_fu_276[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0131362_lcssa370_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(p_0_1_0_0_0131362_lcssa370_fu_276[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0131362_lcssa370_fu_276_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(p_0_1_0_0_0131362_lcssa370_fu_276[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0131362_lcssa370_fu_276_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(p_0_1_0_0_0131362_lcssa370_fu_276[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0133364_lcssa373_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(p_0_2_0_0_0133364_lcssa373_fu_280[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0133364_lcssa373_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(p_0_2_0_0_0133364_lcssa373_fu_280[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0133364_lcssa373_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(p_0_2_0_0_0133364_lcssa373_fu_280[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0133364_lcssa373_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(p_0_2_0_0_0133364_lcssa373_fu_280[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0133364_lcssa373_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[24]),
        .Q(p_0_2_0_0_0133364_lcssa373_fu_280[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0133364_lcssa373_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[25]),
        .Q(p_0_2_0_0_0133364_lcssa373_fu_280[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0133364_lcssa373_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[26]),
        .Q(p_0_2_0_0_0133364_lcssa373_fu_280[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0133364_lcssa373_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[27]),
        .Q(p_0_2_0_0_0133364_lcssa373_fu_280[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0133364_lcssa373_fu_280_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(out[28]),
        .Q(p_0_2_0_0_0133364_lcssa373_fu_280[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0133364_lcssa373_fu_280_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(out[29]),
        .Q(p_0_2_0_0_0133364_lcssa373_fu_280[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pix_val_V_10_reg_1524[8]_i_1 
       (.I0(pix_val_V_10_reg_1524),
        .I1(\cmp2_i381_reg_1484_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .O(\pix_val_V_10_reg_1524[8]_i_1_n_5 ));
  FDRE \pix_val_V_10_reg_1524_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pix_val_V_10_reg_1524[8]_i_1_n_5 ),
        .Q(pix_val_V_10_reg_1524),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h3A)) 
    \pix_val_V_reg_1519[9]_i_1 
       (.I0(\pix_val_V_reg_1519_reg[9]_0 ),
        .I1(\cmp2_i381_reg_1484_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .O(\pix_val_V_reg_1519[9]_i_1_n_5 ));
  FDRE \pix_val_V_reg_1519_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pix_val_V_reg_1519[9]_i_1_n_5 ),
        .Q(\pix_val_V_reg_1519_reg[9]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[0]_i_1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0[0]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_179),
        .O(\q0[1]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_178),
        .O(\q0[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \q0[2]_i_1 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[2]_i_1__0 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_178),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_179),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_180),
        .O(\q0[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[7]_i_1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[7]_i_1__0 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_180),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_178),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_179),
        .O(\q0[7]_i_1__0_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__1 
       (.I0(DPtpgBarArray_q0[1]),
        .O(\q0[7]_i_1__1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__2 
       (.I0(DPtpgBarArray_q0[2]),
        .O(\q0[7]_i_1__2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__3 
       (.I0(DPtpgBarArray_q0[0]),
        .O(\q0[7]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[7]_i_1__4 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0[7]_i_1__4_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[0]),
        .O(\q0[8]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[8]_i_1__0 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[0]),
        .O(\q0[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[8]_i_1__1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_180),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_178),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_179),
        .O(\q0[8]_i_1__1_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \q0[9]_i_1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[0]),
        .O(\q0[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \q0[9]_i_1__0 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[0]),
        .O(\q0[9]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[9]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_180),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_179),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_178),
        .O(\q0[9]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampStart[9]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_5 ),
        .O(tpgBackground_U0_ap_ready));
  FDRE \rampStart_load_reg_1575_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1575_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1575_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1575_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[3]),
        .Q(DI[3]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1575_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[4]),
        .Q(DI[4]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1575_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[5]),
        .Q(DI[5]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1575_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[6]),
        .Q(DI[6]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1575_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[7]),
        .Q(DI[7]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1575_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[8]),
        .Q(\rampStart_load_reg_1575_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1575_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[9]),
        .Q(\rampStart_load_reg_1575_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[0] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_1126_p2[0]),
        .Q(rampStart_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[1] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_1126_p2[1]),
        .Q(rampStart_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[2] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_1126_p2[2]),
        .Q(rampStart_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[3] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_1126_p2[3]),
        .Q(rampStart_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[4] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_1126_p2[4]),
        .Q(rampStart_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[5] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_1126_p2[5]),
        .Q(rampStart_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[6] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_1126_p2[6]),
        .Q(rampStart_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[7] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_1126_p2[7]),
        .Q(rampStart_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[8] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_1126_p2[8]),
        .Q(rampStart_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[9] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_1126_p2[9]),
        .Q(rampStart_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rampVal[4]_i_2 
       (.I0(rampVal_loc_0_fu_348[4]),
        .I1(rampVal_loc_0_fu_348[0]),
        .I2(rampVal_loc_0_fu_348[1]),
        .I3(rampVal_loc_0_fu_348[2]),
        .I4(rampVal_loc_0_fu_348[3]),
        .O(\rampVal[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rampVal[5]_i_2 
       (.I0(rampVal_loc_0_fu_348[5]),
        .I1(rampVal_loc_0_fu_348[3]),
        .I2(rampVal_loc_0_fu_348[2]),
        .I3(rampVal_loc_0_fu_348[1]),
        .I4(rampVal_loc_0_fu_348[0]),
        .I5(rampVal_loc_0_fu_348[4]),
        .O(\rampVal[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rampVal[8]_i_2 
       (.I0(rampVal_loc_0_fu_348[5]),
        .I1(rampVal_loc_0_fu_348[3]),
        .I2(rampVal_loc_0_fu_348[2]),
        .I3(rampVal_loc_0_fu_348[1]),
        .I4(rampVal_loc_0_fu_348[0]),
        .I5(rampVal_loc_0_fu_348[4]),
        .O(\rampVal[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rampVal[9]_i_4 
       (.I0(rampVal_loc_0_fu_348[9]),
        .I1(rampVal_loc_0_fu_348[8]),
        .I2(rampVal_loc_0_fu_348[7]),
        .I3(\rampVal[8]_i_2_n_5 ),
        .I4(rampVal_loc_0_fu_348[6]),
        .O(\rampVal[9]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_1[9]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg_n_5_[0] ),
        .I1(tpgBackground_U0_ap_ready),
        .O(rampVal_10));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_356[0]),
        .Q(rampVal_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_356[1]),
        .Q(rampVal_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_356[2]),
        .Q(rampVal_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_356[3]),
        .Q(rampVal_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_356[4]),
        .Q(rampVal_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_356[5]),
        .Q(rampVal_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_356[6]),
        .Q(rampVal_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_356[7]),
        .Q(rampVal_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[8] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_356[8]),
        .Q(rampVal_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[9] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_356[9]),
        .Q(rampVal_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_2[9]_i_1 
       (.I0(\rampVal_2_flag_0_reg_492_reg_n_5_[0] ),
        .I1(tpgBackground_U0_ap_ready),
        .O(rampVal_20));
  FDRE \rampVal_2_flag_0_reg_492_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(rampVal_2_flag_0_reg_492),
        .Q(\rampVal_2_flag_0_reg_492_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \rampVal_2_flag_1_fu_550[0]_i_1 
       (.I0(\rampVal_2_flag_0_reg_492_reg_n_5_[0] ),
        .I1(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out),
        .O(\rampVal_2_flag_1_fu_550[0]_i_1_n_5 ));
  FDRE \rampVal_2_loc_0_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_307),
        .Q(rampVal_2_loc_0_fu_308[0]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_306),
        .Q(rampVal_2_loc_0_fu_308[1]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_305),
        .Q(rampVal_2_loc_0_fu_308[2]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_304),
        .Q(rampVal_2_loc_0_fu_308[3]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_303),
        .Q(rampVal_2_loc_0_fu_308[4]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_302),
        .Q(rampVal_2_loc_0_fu_308[5]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_301),
        .Q(rampVal_2_loc_0_fu_308[6]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_300),
        .Q(rampVal_2_loc_0_fu_308[7]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_308_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_299),
        .Q(rampVal_2_loc_0_fu_308[8]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_308_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_308),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_298),
        .Q(rampVal_2_loc_0_fu_308[9]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out[0]),
        .Q(rampVal_2_new_0_fu_312[0]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_312_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out[1]),
        .Q(rampVal_2_new_0_fu_312[1]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_312_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out[2]),
        .Q(rampVal_2_new_0_fu_312[2]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_312_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out[3]),
        .Q(rampVal_2_new_0_fu_312[3]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_312_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out[4]),
        .Q(rampVal_2_new_0_fu_312[4]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_312_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out[5]),
        .Q(rampVal_2_new_0_fu_312[5]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_312_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out[6]),
        .Q(rampVal_2_new_0_fu_312[6]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_312_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out[7]),
        .Q(rampVal_2_new_0_fu_312[7]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_312_reg[8] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out[8]),
        .Q(rampVal_2_new_0_fu_312[8]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_312_reg[9] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out[9]),
        .Q(rampVal_2_new_0_fu_312[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_312[0]),
        .Q(rampVal_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_312[1]),
        .Q(rampVal_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_312[2]),
        .Q(rampVal_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_312[3]),
        .Q(rampVal_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_312[4]),
        .Q(rampVal_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_312[5]),
        .Q(rampVal_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_312[6]),
        .Q(rampVal_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_312[7]),
        .Q(rampVal_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[8] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_312[8]),
        .Q(rampVal_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[9] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_312[9]),
        .Q(rampVal_2[9]),
        .R(1'b0));
  FDRE \rampVal_3_flag_0_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_346),
        .Q(\rampVal_3_flag_0_reg_468_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \rampVal_3_flag_1_fu_558[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg_n_5_[0] ),
        .I1(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out),
        .O(\rampVal_3_flag_1_fu_558[0]_i_1_n_5 ));
  FDRE \rampVal_3_loc_0_fu_352_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_295),
        .Q(rampVal_3_loc_0_fu_352[0]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_352_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_294),
        .Q(rampVal_3_loc_0_fu_352[1]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_352_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_293),
        .Q(rampVal_3_loc_0_fu_352[2]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_352_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_292),
        .Q(rampVal_3_loc_0_fu_352[3]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_352_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_291),
        .Q(rampVal_3_loc_0_fu_352[4]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_352_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_290),
        .Q(rampVal_3_loc_0_fu_352[5]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_352_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_289),
        .Q(rampVal_3_loc_0_fu_352[6]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_352_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_288),
        .Q(rampVal_3_loc_0_fu_352[7]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_352_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_287),
        .Q(rampVal_3_loc_0_fu_352[8]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_352_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_296),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_286),
        .Q(rampVal_3_loc_0_fu_352[9]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_356_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out[0]),
        .Q(rampVal_3_new_0_fu_356[0]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_356_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out[1]),
        .Q(rampVal_3_new_0_fu_356[1]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_356_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out[2]),
        .Q(rampVal_3_new_0_fu_356[2]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_356_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out[3]),
        .Q(rampVal_3_new_0_fu_356[3]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_356_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out[4]),
        .Q(rampVal_3_new_0_fu_356[4]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_356_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out[5]),
        .Q(rampVal_3_new_0_fu_356[5]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_356_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out[6]),
        .Q(rampVal_3_new_0_fu_356[6]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_356_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out[7]),
        .Q(rampVal_3_new_0_fu_356[7]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_356_reg[8] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out[8]),
        .Q(rampVal_3_new_0_fu_356[8]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_356_reg[9] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3560),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out[9]),
        .Q(rampVal_3_new_0_fu_356[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rampVal_loc_0_fu_348[3]_i_3 
       (.I0(rampVal_loc_0_fu_348[3]),
        .I1(rampVal_loc_0_fu_348[2]),
        .I2(rampVal_loc_0_fu_348[1]),
        .I3(rampVal_loc_0_fu_348[0]),
        .O(\rampVal_loc_0_fu_348[3]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rampVal_loc_0_fu_348[8]_i_3 
       (.I0(rampVal_loc_0_fu_348[8]),
        .I1(rampVal_loc_0_fu_348[6]),
        .I2(\rampVal[8]_i_2_n_5 ),
        .I3(rampVal_loc_0_fu_348[7]),
        .O(\rampVal_loc_0_fu_348[8]_i_3_n_5 ));
  FDRE \rampVal_loc_0_fu_348_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_268),
        .Q(rampVal_loc_0_fu_348[0]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_348_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_267),
        .Q(rampVal_loc_0_fu_348[1]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_348_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_266),
        .Q(rampVal_loc_0_fu_348[2]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_348_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_265),
        .Q(rampVal_loc_0_fu_348[3]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_348_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_264),
        .Q(rampVal_loc_0_fu_348[4]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_348_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_263),
        .Q(rampVal_loc_0_fu_348[5]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_348_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_262),
        .Q(rampVal_loc_0_fu_348[6]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_348_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_261),
        .Q(rampVal_loc_0_fu_348[7]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_348_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_260),
        .Q(rampVal_loc_0_fu_348[8]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_348_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_269),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_259),
        .Q(rampVal_loc_0_fu_348[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[0] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal[0]),
        .Q(\rampVal_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[1] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal[1]),
        .Q(\rampVal_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[2] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal[2]),
        .Q(\rampVal_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[3] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal[3]),
        .Q(\rampVal_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[4] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal[4]),
        .Q(\rampVal_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[5] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal[5]),
        .Q(\rampVal_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[6] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal[6]),
        .Q(\rampVal_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[7] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal[7]),
        .Q(\rampVal_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[8] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal[8]),
        .Q(\rampVal_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[9] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal[9]),
        .Q(\rampVal_reg_n_5_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rev357_reg_1640[0]_i_1 
       (.I0(ult_reg_1625),
        .O(rev357_fu_1164_p2));
  FDRE \rev357_reg_1640_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(rev357_fu_1164_p2),
        .Q(rev357_reg_1640),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1488_reg_1665[0]_i_1 
       (.I0(\y_1_reg_1597_reg_n_5_[5] ),
        .O(select_ln1488_fu_1208_p3));
  FDRE \select_ln1488_reg_1665_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln1488_fu_1208_p3),
        .Q(select_ln1488_reg_1665),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln214_reg_1582[9]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(\cmp2_i381_reg_1484_reg[0]_0 ),
        .O(select_ln214_reg_1582));
  FDRE \select_ln214_reg_1582_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[0]),
        .Q(\select_ln214_reg_1582_reg[9]_0 [0]),
        .R(select_ln214_reg_1582));
  FDRE \select_ln214_reg_1582_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[1]),
        .Q(\select_ln214_reg_1582_reg[9]_0 [1]),
        .R(select_ln214_reg_1582));
  FDRE \select_ln214_reg_1582_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[2]),
        .Q(\select_ln214_reg_1582_reg[9]_0 [2]),
        .R(select_ln214_reg_1582));
  FDRE \select_ln214_reg_1582_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[3]),
        .Q(\select_ln214_reg_1582_reg[9]_0 [3]),
        .R(select_ln214_reg_1582));
  FDRE \select_ln214_reg_1582_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[4]),
        .Q(\select_ln214_reg_1582_reg[9]_0 [4]),
        .R(select_ln214_reg_1582));
  FDRE \select_ln214_reg_1582_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[5]),
        .Q(\select_ln214_reg_1582_reg[9]_0 [5]),
        .R(select_ln214_reg_1582));
  FDRE \select_ln214_reg_1582_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[6]),
        .Q(\select_ln214_reg_1582_reg[9]_0 [6]),
        .R(select_ln214_reg_1582));
  FDRE \select_ln214_reg_1582_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[7]),
        .Q(\select_ln214_reg_1582_reg[9]_0 [7]),
        .R(select_ln214_reg_1582));
  FDRE \select_ln214_reg_1582_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[8]),
        .Q(\select_ln214_reg_1582_reg[9]_0 [8]),
        .R(select_ln214_reg_1582));
  FDSE \select_ln214_reg_1582_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(rampStart_reg[9]),
        .Q(\select_ln214_reg_1582_reg[9]_0 [9]),
        .S(select_ln214_reg_1582));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \select_ln507_cast_reg_1494[2]_i_1 
       (.I0(\select_ln507_cast_reg_1494_reg[2]_0 ),
        .I1(\cmp2_i381_reg_1484_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .O(\select_ln507_cast_reg_1494[2]_i_1_n_5 ));
  FDRE \select_ln507_cast_reg_1494_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln507_cast_reg_1494[2]_i_1_n_5 ),
        .Q(\select_ln507_cast_reg_1494_reg[2]_0 ),
        .R(1'b0));
  FDRE \select_ln507_reg_1504_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\select_ln507_reg_1504_reg[6]_0 ),
        .Q(select_ln507_reg_1504),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'h44445444)) 
    start_once_reg_i_1
       (.I0(tpgBackground_U0_ap_ready),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I4(\hBarSel_4_loc_0_fu_344_reg[0]_0 ),
        .O(start_once_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_5),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  CARRY8 sub40_i_fu_878_p2_carry
       (.CI(\sub40_i_reg_1550_reg[16]_0 [0]),
        .CI_TOP(1'b0),
        .CO({sub40_i_fu_878_p2_carry_n_5,sub40_i_fu_878_p2_carry_n_6,sub40_i_fu_878_p2_carry_n_7,sub40_i_fu_878_p2_carry_n_8,sub40_i_fu_878_p2_carry_n_9,sub40_i_fu_878_p2_carry_n_10,sub40_i_fu_878_p2_carry_n_11,sub40_i_fu_878_p2_carry_n_12}),
        .DI(\sub40_i_reg_1550_reg[16]_0 [8:1]),
        .O(sub40_i_fu_878_p2[8:1]),
        .S(\sub40_i_reg_1550_reg[8]_0 ));
  CARRY8 sub40_i_fu_878_p2_carry__0
       (.CI(sub40_i_fu_878_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub40_i_fu_878_p2_carry__0_CO_UNCONNECTED[7],sub40_i_fu_878_p2_carry__0_n_6,sub40_i_fu_878_p2_carry__0_n_7,sub40_i_fu_878_p2_carry__0_n_8,sub40_i_fu_878_p2_carry__0_n_9,sub40_i_fu_878_p2_carry__0_n_10,sub40_i_fu_878_p2_carry__0_n_11,sub40_i_fu_878_p2_carry__0_n_12}),
        .DI({1'b0,\sub40_i_reg_1550_reg[16]_0 [15:9]}),
        .O(sub40_i_fu_878_p2[16:9]),
        .S({1'b1,\sub40_i_reg_1550_reg[16]_1 }));
  FDRE \sub40_i_reg_1550_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub40_i_reg_1550_reg[0]_0 ),
        .Q(sub40_i_reg_1550[0]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[10]),
        .Q(sub40_i_reg_1550[10]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[11]),
        .Q(sub40_i_reg_1550[11]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[12]),
        .Q(sub40_i_reg_1550[12]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[13]),
        .Q(sub40_i_reg_1550[13]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[14]),
        .Q(sub40_i_reg_1550[14]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[15]),
        .Q(sub40_i_reg_1550[15]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[16]),
        .Q(sub40_i_reg_1550[16]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[1]),
        .Q(sub40_i_reg_1550[1]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[2]),
        .Q(sub40_i_reg_1550[2]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[3]),
        .Q(sub40_i_reg_1550[3]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[4]),
        .Q(sub40_i_reg_1550[4]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[5]),
        .Q(sub40_i_reg_1550[5]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[6]),
        .Q(sub40_i_reg_1550[6]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[7]),
        .Q(sub40_i_reg_1550[7]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[8]),
        .Q(sub40_i_reg_1550[8]),
        .R(1'b0));
  FDRE \sub40_i_reg_1550_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(sub40_i_fu_878_p2[9]),
        .Q(sub40_i_reg_1550[9]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [0]),
        .Q(sub_i_i_i_reg_1545[0]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [10]),
        .Q(sub_i_i_i_reg_1545[10]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [1]),
        .Q(sub_i_i_i_reg_1545[1]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [2]),
        .Q(sub_i_i_i_reg_1545[2]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [3]),
        .Q(sub_i_i_i_reg_1545[3]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [4]),
        .Q(sub_i_i_i_reg_1545[4]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [5]),
        .Q(sub_i_i_i_reg_1545[5]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [6]),
        .Q(sub_i_i_i_reg_1545[6]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [7]),
        .Q(sub_i_i_i_reg_1545[7]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [8]),
        .Q(sub_i_i_i_reg_1545[8]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1545_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\sub_i_i_i_reg_1545_reg[10]_0 [9]),
        .Q(sub_i_i_i_reg_1545[9]),
        .R(1'b0));
  FDRE \tmp_24_reg_1645_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\y_1_reg_1597_reg_n_5_[5] ),
        .Q(tmp_24_reg_1645),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001C001A00180016001400120010000E000C000A00080006000400020000),
    .INIT_01(256'h003B003900370036003400320030002E002C002B00290027002500230021001F),
    .INIT_02(256'h0055005300520050004F004D004B004A004800470045004300420040003E003D),
    .INIT_03(256'h006900680067006600650063006200610060005E005D005C005A005900570056),
    .INIT_04(256'h0078007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F0080007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005200530055005600570059005A005C005D005E006000610062006300650066),
    .INIT_0A(256'h00370039003B003D003E004000420043004500470048004A004B004D004F0050),
    .INIT_0B(256'h001A001C001D001F00210023002500270029002B002C002E0030003200340036),
    .INIT_0C(256'h01FA01FC01FE00000002000400060008000A000C000E00100012001400160018),
    .INIT_0D(256'h01DB01DD01DF01E101E301E501E701E901EB01ED01EF01F101F301F501F601F8),
    .INIT_0E(256'h01BF01C001C201C401C601C701C901CB01CD01CF01D001D201D401D601D801DA),
    .INIT_0F(256'h01A601A701A901AA01AC01AD01AF01B001B201B301B501B601B801BA01BB01BD),
    .INIT_10(256'h0192019301940196019701980199019A019B019D019E019F01A001A201A301A4),
    .INIT_11(256'h0185018601870187018801890189018A018B018C018D018E018E018F01900191),
    .INIT_12(256'h0180018001800180018001810181018101820182018201830183018401840185),
    .INIT_13(256'h0182018101810181018101800180018001800180018001800180018001800180),
    .INIT_14(256'h018B018A018A0189018801880187018601860185018401840183018301830182),
    .INIT_15(256'h019C019B0199019801970196019501940193019201910190018F018E018D018C),
    .INIT_16(256'h01B201B101AF01AE01AC01AB01A901A801A601A501A401A201A101A0019E019D),
    .INIT_17(256'h01CD01CC01CA01C801C601C501C301C101BF01BE01BC01BA01B901B701B501B4),
    .INIT_18(256'h01EC01EA01E801E601E401E201E001DE01DC01DA01D801D701D501D301D101CF),
    .INIT_19(256'h00000000000000000000000001FF01FD01FB01F901F701F501F301F101EF01ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1236_2_reg_5379_reg[13]_i_5 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_68,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_69,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_70,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_71,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_72,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_73,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_74,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_75,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_76,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_DOUTADOUT_UNCONNECTED [15:9],tpgSinTableArray_9bit_2_q2}),
        .DOUTBDOUT(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_DOUTBDOUT_UNCONNECTED [15:0]),
        .DOUTPADOUTP(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_5_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180016001400120010000E000C000A00090007000500030001),
    .INIT_01(256'h003B003900380036003400320030002F002D002B002900270025002400220020),
    .INIT_02(256'h0055005300520050004F004D004C004A004900470045004400420040003F003D),
    .INIT_03(256'h006900680067006600650064006200610060005F005D005C005B005900580056),
    .INIT_04(256'h00780077007600760075007400730072007100710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007B007B007C007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005100530054005600570059005A005B005D005E005F00610062006300640066),
    .INIT_0A(256'h00370039003A003C003E004000410043004500460048004A004B004D004E0050),
    .INIT_0B(256'h0019001B001D001F00210023002500270028002A002C002E0030003200330035),
    .INIT_0C(256'h00FA00FC00FE00000002000400060008000A000C000E00100012001300150017),
    .INIT_0D(256'h00DB00DD00DF00E100E300E500E700E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C200C400C500C700C900CB00CC00CE00D000D200D400D500D700D9),
    .INIT_0F(256'h00A600A700A800AA00AB00AD00AE00B000B100B300B500B600B800B900BB00BD),
    .INIT_10(256'h0092009300940095009600980099009A009B009C009E009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800890089008A008B008C008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008B008A0089008800880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AC00AB00AA00A800A700A500A400A300A100A0009F009D),
    .INIT_17(256'h00CE00CC00CA00C800C700C500C300C100C000BE00BC00BB00B900B700B600B4),
    .INIT_18(256'h00EC00EA00E800E600E400E200E000DE00DD00DB00D900D700D500D300D100D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1236_2_reg_5379_reg[13]_i_6 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_68,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_69,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_70,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_71,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_72,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_73,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_74,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_75,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_76,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_DOUTADOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_3_q2}),
        .DOUTBDOUT(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_DOUTBDOUT_UNCONNECTED [15:0]),
        .DOUTPADOUTP(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_6_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180017001500130011000F000D000B00090007000500030001),
    .INIT_01(256'h003B003A00380036003400330031002F002D002B002A00280026002400220020),
    .INIT_02(256'h0055005400520051004F004E004C004A004900470046004400420041003F003D),
    .INIT_03(256'h006A00690067006600650064006300610060005F005E005C005B005900580057),
    .INIT_04(256'h00780077007600760075007400730073007200710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790079),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007A007B007B007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400740075),
    .INIT_09(256'h005100530054005500570058005A005B005C005E005F00600062006300640065),
    .INIT_0A(256'h00370038003A003C003E003F004100430044004600480049004B004C004E004F),
    .INIT_0B(256'h0019001B001D001F00210022002400260028002A002C002E002F003100330035),
    .INIT_0C(256'h00FA00FC00FE000000010003000500070009000B000D000F0011001300150017),
    .INIT_0D(256'h00DB00DD00DE00E000E200E400E600E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C100C300C500C700C800CA00CC00CE00D000D100D300D500D700D9),
    .INIT_0F(256'h00A500A700A800AA00AB00AC00AE00B000B100B300B400B600B700B900BB00BC),
    .INIT_10(256'h0092009300940095009600970098009A009B009C009D009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800880089008A008B008B008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100810082008200830083008400840085),
    .INIT_13(256'h0082008200810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008C008B008A0089008900880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009900980096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AD00AB00AA00A800A700A600A400A300A100A0009F009E),
    .INIT_17(256'h00CE00CC00CB00C900C700C500C400C200C000BE00BD00BB00B900B800B600B5),
    .INIT_18(256'h00EC00EA00E800E700E500E300E100DF00DD00DB00D900D700D500D400D200D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1236_2_reg_5379_reg[13]_i_7 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_68,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_69,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_70,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_71,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_72,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_73,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_74,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_75,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_76,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_DOUTADOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_4_q2}),
        .DOUTBDOUT(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_DOUTBDOUT_UNCONNECTED [15:0]),
        .DOUTPADOUTP(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_7_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B00190017001500130011000F000D000B000900070005000300010000),
    .INIT_01(256'h003A00380037003500330031002F002E002C002A00280026002400220021001F),
    .INIT_02(256'h005400530051004F004E004C004B004900480046004400430041003F003E003C),
    .INIT_03(256'h00690068006700650064006300620060005F005E005C005B005A005800570055),
    .INIT_04(256'h0077007700760075007400740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007B007B007A007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800790079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h00670069006A006B006C006D006E006F00700071007200730073007400750076),
    .INIT_09(256'h005200540055005700580059005B005C005E005F006000610063006400650066),
    .INIT_0A(256'h0038003A003B003D003F004100420044004600470049004A004C004E004F0051),
    .INIT_0B(256'h001A001C001E00200022002400260028002A002B002D002F0031003300340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000B000D000F00110013001500170018),
    .INIT_0D(256'h00DC00DE00E000E200E400E600E800EA00EC00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C300C500C600C800CA00CC00CD00CF00D100D300D500D700D800DA),
    .INIT_0F(256'h00A600A800A900AB00AC00AE00AF00B100B200B400B500B700B900BA00BC00BE),
    .INIT_10(256'h0093009400950096009700980099009B009C009D009E00A000A100A200A400A5),
    .INIT_11(256'h008600860087008800880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008100810081008100820082008300830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A00890089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009B009A009900980097009600940093009200910090008F008E008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A700A600A400A300A200A0009F009E009D),
    .INIT_17(256'h00CD00CB00C900C700C600C400C200C000BF00BD00BB00BA00B800B600B500B3),
    .INIT_18(256'h00EB00E900E700E500E300E100DF00DD00DB00DA00D800D600D400D200D000CF),
    .INIT_19(256'h00000000000000000000000000FE00FC00FA00F800F600F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1236_2_reg_5379_reg[13]_i_8 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_68,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_69,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_70,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_71,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_72,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_73,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_74,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_75,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_76,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_DOUTADOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_0_q2}),
        .DOUTBDOUT(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_DOUTBDOUT_UNCONNECTED [15:0]),
        .DOUTPADOUTP(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_trunc_ln1236_2_reg_5379_reg[13]_i_8_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B001900170015001300120010000E000C000A00080006000400020000),
    .INIT_01(256'h003A003900370035003300320030002E002C002A00280027002500230021001F),
    .INIT_02(256'h0054005300510050004E004D004B004A004800460045004300410040003E003C),
    .INIT_03(256'h00690068006700660064006300620061005F005E005D005B005A005900570056),
    .INIT_04(256'h0077007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007C007B007B007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006B006C006D006E006F00700071007100720073007400750076),
    .INIT_09(256'h005200530055005600580059005B005C005D005F006000610062006400650066),
    .INIT_0A(256'h00380039003B003D003F004000420044004500470049004A004C004D004F0050),
    .INIT_0B(256'h001A001C001E002000220024002500270029002B002D002F0030003200340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000A000C000E00100012001400160018),
    .INIT_0D(256'h00DC00DE00E000E200E300E500E700E900EB00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C200C400C600C800C900CB00CD00CF00D100D300D400D600D800DA),
    .INIT_0F(256'h00A600A800A900AA00AC00AD00AF00B000B200B400B500B700B800BA00BC00BD),
    .INIT_10(256'h0093009400950096009700980099009A009C009D009E009F00A100A200A300A5),
    .INIT_11(256'h008500860087008700880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A008A0089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009C009A0099009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A800A600A500A300A200A1009F009E009D),
    .INIT_17(256'h00CD00CB00C900C800C600C400C200C100BF00BD00BC00BA00B800B700B500B4),
    .INIT_18(256'h00EB00E900E700E500E300E200E000DE00DC00DA00D800D600D400D300D100CF),
    .INIT_19(256'h00000000000000000000000000FF00FD00FB00F900F700F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1236_2_reg_5379_reg[6]_i_3 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_68,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_69,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_70,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_71,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_72,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_73,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_74,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_75,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_76,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_DOUTADOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_1_q2}),
        .DOUTBDOUT(\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_DOUTBDOUT_UNCONNECTED [15:0]),
        .DOUTPADOUTP(\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_trunc_ln1236_2_reg_5379_reg[6]_i_3_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001C001A00180016001400120010000E000C000A00080006000400020000),
    .INIT_01(256'h003B003900370036003400320030002E002C002B00290027002500230021001F),
    .INIT_02(256'h0055005300520050004F004D004B004A004800470045004300420040003E003D),
    .INIT_03(256'h006900680067006600650063006200610060005E005D005C005A005900570056),
    .INIT_04(256'h0078007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F0080007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005200530055005600570059005A005C005D005E006000610062006300650066),
    .INIT_0A(256'h00370039003B003D003E004000420043004500470048004A004B004D004F0050),
    .INIT_0B(256'h001A001C001D001F00210023002500270029002B002C002E0030003200340036),
    .INIT_0C(256'h01FA01FC01FE00000002000400060008000A000C000E00100012001400160018),
    .INIT_0D(256'h01DB01DD01DF01E101E301E501E701E901EB01ED01EF01F101F301F501F601F8),
    .INIT_0E(256'h01BF01C001C201C401C601C701C901CB01CD01CF01D001D201D401D601D801DA),
    .INIT_0F(256'h01A601A701A901AA01AC01AD01AF01B001B201B301B501B601B801BA01BB01BD),
    .INIT_10(256'h0192019301940196019701980199019A019B019D019E019F01A001A201A301A4),
    .INIT_11(256'h0185018601870187018801890189018A018B018C018D018E018E018F01900191),
    .INIT_12(256'h0180018001800180018001810181018101820182018201830183018401840185),
    .INIT_13(256'h0182018101810181018101800180018001800180018001800180018001800180),
    .INIT_14(256'h018B018A018A0189018801880187018601860185018401840183018301830182),
    .INIT_15(256'h019C019B0199019801970196019501940193019201910190018F018E018D018C),
    .INIT_16(256'h01B201B101AF01AE01AC01AB01A901A801A601A501A401A201A101A0019E019D),
    .INIT_17(256'h01CD01CC01CA01C801C601C501C301C101BF01BE01BC01BA01B901B701B501B4),
    .INIT_18(256'h01EC01EA01E801E601E401E201E001DE01DC01DA01D801D701D501D301D101CF),
    .INIT_19(256'h00000000000000000000000001FF01FD01FB01F901F701F501F301F101EF01ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1244_2_reg_5435_reg[13]_i_3 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_50,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_51,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_52,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_53,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_54,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_55,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_56,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_57,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_58,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_59,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_60,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_61,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_62,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_63,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_64,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_65,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_66,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_67,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_DOUTADOUT_UNCONNECTED [15:9],tpgSinTableArray_9bit_2_q0}),
        .DOUTBDOUT({\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_DOUTBDOUT_UNCONNECTED [15:9],tpgSinTableArray_9bit_2_q1}),
        .DOUTPADOUTP(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_3_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[14]),
        .REGCEB(frp_pipeline_valid_U_valid_out[13]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180016001400120010000E000C000A00090007000500030001),
    .INIT_01(256'h003B003900380036003400320030002F002D002B002900270025002400220020),
    .INIT_02(256'h0055005300520050004F004D004C004A004900470045004400420040003F003D),
    .INIT_03(256'h006900680067006600650064006200610060005F005D005C005B005900580056),
    .INIT_04(256'h00780077007600760075007400730072007100710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007B007B007C007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005100530054005600570059005A005B005D005E005F00610062006300640066),
    .INIT_0A(256'h00370039003A003C003E004000410043004500460048004A004B004D004E0050),
    .INIT_0B(256'h0019001B001D001F00210023002500270028002A002C002E0030003200330035),
    .INIT_0C(256'h00FA00FC00FE00000002000400060008000A000C000E00100012001300150017),
    .INIT_0D(256'h00DB00DD00DF00E100E300E500E700E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C200C400C500C700C900CB00CC00CE00D000D200D400D500D700D9),
    .INIT_0F(256'h00A600A700A800AA00AB00AD00AE00B000B100B300B500B600B800B900BB00BD),
    .INIT_10(256'h0092009300940095009600980099009A009B009C009E009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800890089008A008B008C008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008B008A0089008800880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AC00AB00AA00A800A700A500A400A300A100A0009F009D),
    .INIT_17(256'h00CE00CC00CA00C800C700C500C300C100C000BE00BC00BB00B900B700B600B4),
    .INIT_18(256'h00EC00EA00E800E600E400E200E000DE00DD00DB00D900D700D500D300D100D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1244_2_reg_5435_reg[13]_i_4 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_50,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_51,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_52,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_53,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_54,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_55,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_56,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_57,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_58,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_59,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_60,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_61,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_62,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_63,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_64,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_65,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_66,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_67,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_DOUTADOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_3_q0}),
        .DOUTBDOUT({\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_DOUTBDOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_3_q1}),
        .DOUTPADOUTP(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_4_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[14]),
        .REGCEB(frp_pipeline_valid_U_valid_out[13]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180017001500130011000F000D000B00090007000500030001),
    .INIT_01(256'h003B003A00380036003400330031002F002D002B002A00280026002400220020),
    .INIT_02(256'h0055005400520051004F004E004C004A004900470046004400420041003F003D),
    .INIT_03(256'h006A00690067006600650064006300610060005F005E005C005B005900580057),
    .INIT_04(256'h00780077007600760075007400730073007200710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790079),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007A007B007B007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400740075),
    .INIT_09(256'h005100530054005500570058005A005B005C005E005F00600062006300640065),
    .INIT_0A(256'h00370038003A003C003E003F004100430044004600480049004B004C004E004F),
    .INIT_0B(256'h0019001B001D001F00210022002400260028002A002C002E002F003100330035),
    .INIT_0C(256'h00FA00FC00FE000000010003000500070009000B000D000F0011001300150017),
    .INIT_0D(256'h00DB00DD00DE00E000E200E400E600E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C100C300C500C700C800CA00CC00CE00D000D100D300D500D700D9),
    .INIT_0F(256'h00A500A700A800AA00AB00AC00AE00B000B100B300B400B600B700B900BB00BC),
    .INIT_10(256'h0092009300940095009600970098009A009B009C009D009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800880089008A008B008B008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100810082008200830083008400840085),
    .INIT_13(256'h0082008200810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008C008B008A0089008900880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009900980096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AD00AB00AA00A800A700A600A400A300A100A0009F009E),
    .INIT_17(256'h00CE00CC00CB00C900C700C500C400C200C000BE00BD00BB00B900B800B600B5),
    .INIT_18(256'h00EC00EA00E800E700E500E300E100DF00DD00DB00D900D700D500D400D200D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1244_2_reg_5435_reg[13]_i_5 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_50,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_51,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_52,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_53,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_54,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_55,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_56,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_57,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_58,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_59,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_60,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_61,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_62,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_63,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_64,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_65,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_66,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_67,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_DOUTADOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_4_q0}),
        .DOUTBDOUT({\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_DOUTBDOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_4_q1}),
        .DOUTPADOUTP(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_5_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[14]),
        .REGCEB(frp_pipeline_valid_U_valid_out[13]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B00190017001500130011000F000D000B000900070005000300010000),
    .INIT_01(256'h003A00380037003500330031002F002E002C002A00280026002400220021001F),
    .INIT_02(256'h005400530051004F004E004C004B004900480046004400430041003F003E003C),
    .INIT_03(256'h00690068006700650064006300620060005F005E005C005B005A005800570055),
    .INIT_04(256'h0077007700760075007400740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007B007B007A007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800790079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h00670069006A006B006C006D006E006F00700071007200730073007400750076),
    .INIT_09(256'h005200540055005700580059005B005C005E005F006000610063006400650066),
    .INIT_0A(256'h0038003A003B003D003F004100420044004600470049004A004C004E004F0051),
    .INIT_0B(256'h001A001C001E00200022002400260028002A002B002D002F0031003300340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000B000D000F00110013001500170018),
    .INIT_0D(256'h00DC00DE00E000E200E400E600E800EA00EC00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C300C500C600C800CA00CC00CD00CF00D100D300D500D700D800DA),
    .INIT_0F(256'h00A600A800A900AB00AC00AE00AF00B100B200B400B500B700B900BA00BC00BE),
    .INIT_10(256'h0093009400950096009700980099009B009C009D009E00A000A100A200A400A5),
    .INIT_11(256'h008600860087008800880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008100810081008100820082008300830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A00890089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009B009A009900980097009600940093009200910090008F008E008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A700A600A400A300A200A0009F009E009D),
    .INIT_17(256'h00CD00CB00C900C700C600C400C200C000BF00BD00BB00BA00B800B600B500B3),
    .INIT_18(256'h00EB00E900E700E500E300E100DF00DD00DB00DA00D800D600D400D200D000CF),
    .INIT_19(256'h00000000000000000000000000FE00FC00FA00F800F600F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1244_2_reg_5435_reg[13]_i_6 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_50,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_51,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_52,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_53,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_54,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_55,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_56,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_57,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_58,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_59,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_60,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_61,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_62,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_63,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_64,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_65,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_66,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_67,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_DOUTADOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_0_q0}),
        .DOUTBDOUT({\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_DOUTBDOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_0_q1}),
        .DOUTPADOUTP(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_trunc_ln1244_2_reg_5435_reg[13]_i_6_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[14]),
        .REGCEB(frp_pipeline_valid_U_valid_out[13]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B001900170015001300120010000E000C000A00080006000400020000),
    .INIT_01(256'h003A003900370035003300320030002E002C002A00280027002500230021001F),
    .INIT_02(256'h0054005300510050004E004D004B004A004800460045004300410040003E003C),
    .INIT_03(256'h00690068006700660064006300620061005F005E005D005B005A005900570056),
    .INIT_04(256'h0077007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007C007B007B007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006B006C006D006E006F00700071007100720073007400750076),
    .INIT_09(256'h005200530055005600580059005B005C005D005F006000610062006400650066),
    .INIT_0A(256'h00380039003B003D003F004000420044004500470049004A004C004D004F0050),
    .INIT_0B(256'h001A001C001E002000220024002500270029002B002D002F0030003200340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000A000C000E00100012001400160018),
    .INIT_0D(256'h00DC00DE00E000E200E300E500E700E900EB00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C200C400C600C800C900CB00CD00CF00D100D300D400D600D800DA),
    .INIT_0F(256'h00A600A800A900AA00AC00AD00AF00B000B200B400B500B700B800BA00BC00BD),
    .INIT_10(256'h0093009400950096009700980099009A009C009D009E009F00A100A200A300A5),
    .INIT_11(256'h008500860087008700880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A008A0089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009C009A0099009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A800A600A500A300A200A1009F009E009D),
    .INIT_17(256'h00CD00CB00C900C800C600C400C200C100BF00BD00BC00BA00B800B700B500B4),
    .INIT_18(256'h00EB00E900E700E500E300E200E000DE00DC00DA00D800D600D400D300D100CF),
    .INIT_19(256'h00000000000000000000000000FF00FD00FB00F900F700F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \trunc_ln1244_2_reg_5435_reg[6]_i_3 
       (.ADDRARDADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_50,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_51,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_52,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_53,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_54,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_55,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_56,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_57,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_58,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_59,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_60,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_61,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_62,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_63,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_64,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_65,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_66,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_67,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_DOUTADOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_1_q0}),
        .DOUTBDOUT({\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_DOUTBDOUT_UNCONNECTED [15:8],tpgSinTableArray_9bit_1_q1}),
        .DOUTPADOUTP(\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_trunc_ln1244_2_reg_5435_reg[6]_i_3_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[14]),
        .REGCEB(frp_pipeline_valid_U_valid_out[13]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln1267_reg_5943[0]_i_1 
       (.I0(x_2_reg_5159_pp0_iter19_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_177),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_152),
        .I3(trunc_ln1267_reg_5943),
        .O(\trunc_ln1267_reg_5943[0]_i_1_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 ult_fu_1098_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ult_fu_1098_p2,ult_fu_1098_p2_carry_n_6,ult_fu_1098_p2_carry_n_7,ult_fu_1098_p2_carry_n_8,ult_fu_1098_p2_carry_n_9,ult_fu_1098_p2_carry_n_10,ult_fu_1098_p2_carry_n_11,ult_fu_1098_p2_carry_n_12}),
        .DI({ult_fu_1098_p2_carry_i_1_n_5,ult_fu_1098_p2_carry_i_2_n_5,ult_fu_1098_p2_carry_i_3_n_5,ult_fu_1098_p2_carry_i_4_n_5,ult_fu_1098_p2_carry_i_5_n_5,ult_fu_1098_p2_carry_i_6_n_5,ult_fu_1098_p2_carry_i_7_n_5,ult_fu_1098_p2_carry_i_8_n_5}),
        .O(NLW_ult_fu_1098_p2_carry_O_UNCONNECTED[7:0]),
        .S(\ult_reg_1625_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_1098_p2_carry_i_1
       (.I0(\y_fu_284_reg[15]_0 [15]),
        .I1(\ult_reg_1625_reg[0]_1 [15]),
        .I2(\ult_reg_1625_reg[0]_1 [14]),
        .I3(\y_fu_284_reg[15]_0 [14]),
        .O(ult_fu_1098_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_1098_p2_carry_i_2
       (.I0(\y_fu_284_reg[15]_0 [13]),
        .I1(\ult_reg_1625_reg[0]_1 [13]),
        .I2(\ult_reg_1625_reg[0]_1 [12]),
        .I3(\y_fu_284_reg[15]_0 [12]),
        .O(ult_fu_1098_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_1098_p2_carry_i_3
       (.I0(\y_fu_284_reg[15]_0 [11]),
        .I1(\ult_reg_1625_reg[0]_1 [11]),
        .I2(\ult_reg_1625_reg[0]_1 [10]),
        .I3(\y_fu_284_reg[15]_0 [10]),
        .O(ult_fu_1098_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_1098_p2_carry_i_4
       (.I0(\y_fu_284_reg[15]_0 [9]),
        .I1(\ult_reg_1625_reg[0]_1 [9]),
        .I2(\ult_reg_1625_reg[0]_1 [8]),
        .I3(\y_fu_284_reg[15]_0 [8]),
        .O(ult_fu_1098_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_1098_p2_carry_i_5
       (.I0(\y_fu_284_reg[15]_0 [7]),
        .I1(\ult_reg_1625_reg[0]_1 [7]),
        .I2(\ult_reg_1625_reg[0]_1 [6]),
        .I3(\y_fu_284_reg[15]_0 [6]),
        .O(ult_fu_1098_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_1098_p2_carry_i_6
       (.I0(\y_fu_284_reg[15]_0 [5]),
        .I1(\ult_reg_1625_reg[0]_1 [5]),
        .I2(\ult_reg_1625_reg[0]_1 [4]),
        .I3(\y_fu_284_reg[15]_0 [4]),
        .O(ult_fu_1098_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_1098_p2_carry_i_7
       (.I0(\y_fu_284_reg[15]_0 [3]),
        .I1(\ult_reg_1625_reg[0]_1 [3]),
        .I2(\ult_reg_1625_reg[0]_1 [2]),
        .I3(\y_fu_284_reg[15]_0 [2]),
        .O(ult_fu_1098_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_1098_p2_carry_i_8
       (.I0(\y_fu_284_reg[15]_0 [1]),
        .I1(\ult_reg_1625_reg[0]_1 [1]),
        .I2(\ult_reg_1625_reg[0]_1 [0]),
        .I3(\y_fu_284_reg[15]_0 [0]),
        .O(ult_fu_1098_p2_carry_i_8_n_5));
  FDRE \ult_reg_1625_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(ult_fu_1098_p2),
        .Q(ult_reg_1625),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_355),
        .Q(\vBarSel_1_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3737FF3F04040000)) 
    \vBarSel_2[0]_i_1 
       (.I0(tpgCheckerBoardArray_address0),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_199),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_136),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_176),
        .I5(\vBarSel_2_reg_n_5_[0] ),
        .O(\vBarSel_2[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0AFAFA0ACA0A0)) 
    \vBarSel_2_loc_0_fu_320[0]_i_1 
       (.I0(\vBarSel_2_reg_n_5_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_176),
        .I2(ap_NS_fsm111_out),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_175),
        .I4(\ap_CS_fsm_reg[3]_0 [1]),
        .I5(tpgCheckerBoardArray_address0),
        .O(\vBarSel_2_loc_0_fu_320[0]_i_1_n_5 ));
  FDRE \vBarSel_2_loc_0_fu_320_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_2_loc_0_fu_320[0]_i_1_n_5 ),
        .Q(tpgCheckerBoardArray_address0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_2[0]_i_1_n_5 ),
        .Q(\vBarSel_2_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0AFAFA0ACA0A0)) 
    \vBarSel_3_loc_0_fu_304[0]_i_1 
       (.I0(\vBarSel_1_reg_n_5_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_356),
        .I2(ap_NS_fsm111_out),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_174),
        .I4(\ap_CS_fsm_reg[3]_0 [1]),
        .I5(DPtpgBarArray_address0),
        .O(\vBarSel_3_loc_0_fu_304[0]_i_1_n_5 ));
  FDRE \vBarSel_3_loc_0_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_3_loc_0_fu_304[0]_i_1_n_5 ),
        .Q(DPtpgBarArray_address0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6A)) 
    \vBarSel_loc_0_fu_336[2]_i_4 
       (.I0(tpgTartanBarArray_address0[5]),
        .I1(tpgTartanBarArray_address0[3]),
        .I2(tpgTartanBarArray_address0[4]),
        .O(\vBarSel_loc_0_fu_336[2]_i_4_n_5 ));
  FDRE \vBarSel_loc_0_fu_336_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_320),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_319),
        .Q(tpgTartanBarArray_address0[3]),
        .R(1'b0));
  FDRE \vBarSel_loc_0_fu_336_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_320),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_318),
        .Q(tpgTartanBarArray_address0[4]),
        .R(1'b0));
  FDRE \vBarSel_loc_0_fu_336_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_320),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_317),
        .Q(tpgTartanBarArray_address0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[0] 
       (.C(ap_clk),
        .CE(vBarSel0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel[0]),
        .Q(\vBarSel_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[1] 
       (.C(ap_clk),
        .CE(vBarSel0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel[1]),
        .Q(\vBarSel_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[2] 
       (.C(ap_clk),
        .CE(vBarSel0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel[2]),
        .Q(\vBarSel_reg_n_5_[2] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln691_reg_1655[0]_i_1 
       (.I0(icmp_ln691_reg_1630),
        .O(xor_ln691_fu_1196_p2));
  FDRE \xor_ln691_reg_1655_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln691_fu_1196_p2),
        .Q(xor_ln691_reg_1655),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [0]),
        .Q(\y_1_reg_1597_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [10]),
        .Q(\y_1_reg_1597_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [11]),
        .Q(\y_1_reg_1597_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [12]),
        .Q(\y_1_reg_1597_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [13]),
        .Q(\y_1_reg_1597_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [14]),
        .Q(\y_1_reg_1597_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [15]),
        .Q(\y_1_reg_1597_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [1]),
        .Q(\y_1_reg_1597_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [2]),
        .Q(\y_1_reg_1597_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [3]),
        .Q(\y_1_reg_1597_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [4]),
        .Q(\y_1_reg_1597_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [5]),
        .Q(\y_1_reg_1597_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [6]),
        .Q(colorSel_fu_1178_p4[0]),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [7]),
        .Q(colorSel_fu_1178_p4[1]),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [8]),
        .Q(\y_1_reg_1597_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \y_1_reg_1597_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_284_reg[15]_0 [9]),
        .Q(\y_1_reg_1597_reg_n_5_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_284[0]_i_1 
       (.I0(\y_fu_284_reg[15]_0 [0]),
        .O(add_ln518_fu_1083_p2[0]));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \y_fu_284[15]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I4(\hBarSel_4_loc_0_fu_344_reg[0]_0 ),
        .O(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[0]),
        .Q(\y_fu_284_reg[15]_0 [0]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[10]),
        .Q(\y_fu_284_reg[15]_0 [10]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[11]),
        .Q(\y_fu_284_reg[15]_0 [11]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[12]),
        .Q(\y_fu_284_reg[15]_0 [12]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[13]),
        .Q(\y_fu_284_reg[15]_0 [13]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[14]),
        .Q(\y_fu_284_reg[15]_0 [14]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[15]),
        .Q(\y_fu_284_reg[15]_0 [15]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[1]),
        .Q(\y_fu_284_reg[15]_0 [1]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[2]),
        .Q(\y_fu_284_reg[15]_0 [2]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[3]),
        .Q(\y_fu_284_reg[15]_0 [3]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[4]),
        .Q(\y_fu_284_reg[15]_0 [4]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[5]),
        .Q(\y_fu_284_reg[15]_0 [5]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[6]),
        .Q(\y_fu_284_reg[15]_0 [6]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[7]),
        .Q(\y_fu_284_reg[15]_0 [7]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[8]),
        .Q(\y_fu_284_reg[15]_0 [8]),
        .R(ap_NS_fsm111_out));
  FDRE \y_fu_284_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln518_fu_1083_p2[9]),
        .Q(\y_fu_284_reg[15]_0 [9]),
        .R(ap_NS_fsm111_out));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_337),
        .Q(zonePlateVAddr_loc_0_fu_340[0]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_327),
        .Q(zonePlateVAddr_loc_0_fu_340[10]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_326),
        .Q(zonePlateVAddr_loc_0_fu_340[11]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_325),
        .Q(zonePlateVAddr_loc_0_fu_340[12]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_324),
        .Q(zonePlateVAddr_loc_0_fu_340[13]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_323),
        .Q(zonePlateVAddr_loc_0_fu_340[14]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_322),
        .Q(zonePlateVAddr_loc_0_fu_340[15]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_336),
        .Q(zonePlateVAddr_loc_0_fu_340[1]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_335),
        .Q(zonePlateVAddr_loc_0_fu_340[2]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_334),
        .Q(zonePlateVAddr_loc_0_fu_340[3]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_333),
        .Q(zonePlateVAddr_loc_0_fu_340[4]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_332),
        .Q(zonePlateVAddr_loc_0_fu_340[5]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_331),
        .Q(zonePlateVAddr_loc_0_fu_340[6]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_330),
        .Q(zonePlateVAddr_loc_0_fu_340[7]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_329),
        .Q(zonePlateVAddr_loc_0_fu_340[8]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_340_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_328),
        .Q(zonePlateVAddr_loc_0_fu_340[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2668_p2[0]),
        .Q(\zonePlateVAddr_reg_n_5_[0] ),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_359));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr[10]),
        .Q(\zonePlateVAddr_reg_n_5_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr[11]),
        .Q(\zonePlateVAddr_reg_n_5_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr[12]),
        .Q(\zonePlateVAddr_reg_n_5_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr[13]),
        .Q(\zonePlateVAddr_reg_n_5_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr[14]),
        .Q(\zonePlateVAddr_reg_n_5_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr[15]),
        .Q(\zonePlateVAddr_reg_n_5_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2668_p2[1]),
        .Q(\zonePlateVAddr_reg_n_5_[1] ),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_359));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2668_p2[2]),
        .Q(\zonePlateVAddr_reg_n_5_[2] ),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_359));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2668_p2[3]),
        .Q(\zonePlateVAddr_reg_n_5_[3] ),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_359));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2668_p2[4]),
        .Q(\zonePlateVAddr_reg_n_5_[4] ),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_359));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2668_p2[5]),
        .Q(\zonePlateVAddr_reg_n_5_[5] ),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_359));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2668_p2[6]),
        .Q(\zonePlateVAddr_reg_n_5_[6] ),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_359));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_2668_p2[7]),
        .Q(\zonePlateVAddr_reg_n_5_[7] ),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_n_359));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr[8]),
        .Q(\zonePlateVAddr_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr[9]),
        .Q(\zonePlateVAddr_reg_n_5_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
   (valid_out,
    data_out,
    data_out_vld,
    pf_all_done,
    \icmp_ln520_reg_5189_pp0_iter1_reg_reg[0]_0 ,
    \icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ,
    x_2_reg_5159_pp0_iter18_reg,
    x_2_reg_5159_pp0_iter19_reg,
    B,
    Q,
    P,
    ap_clk_0,
    ap_clk_1,
    ap_done_cache,
    ap_loop_init_int,
    \icmp_ln520_reg_5189_reg[0]_0 ,
    \int_width_reg[7] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out,
    icmp_ln1027_reg_5193,
    \x_fu_546_reg[4]_0 ,
    icmp_ln1027_1_reg_5291,
    and_ln1292_reg_5239,
    icmp_ln1285_reg_5235,
    \icmp_ln1336_reg_5231_reg[0]_0 ,
    and_ln1341_reg_5283,
    icmp_ln1027_5_reg_5287,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out,
    icmp_ln1518_reg_5213,
    and_ln1523_reg_5258,
    icmp_ln1027_6_reg_5262,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out,
    icmp_ln1701_reg_5203,
    and_ln1706_reg_5254,
    \cmp2_i381_read_reg_5049_reg[0]_0 ,
    and_ln1404_reg_5223,
    vHatch,
    \icmp_ln1428_reg_5227_reg[0]_0 ,
    ap_phi_reg_pp0_iter2_hHatch_reg_1572,
    or_ln1449_reg_5295,
    cmp141_i_read_reg_5037,
    \and_ln1756_reg_5543_reg[0]_0 ,
    trunc_ln1267_reg_5943,
    or_ln691_reg_5247,
    O,
    \Zplate_Ver_Control_Delta_read_reg_5009_reg[14]_0 ,
    \hBarSel_5_loc_0_fu_300_reg[0] ,
    \int_width_reg[6] ,
    \int_width_reg[13] ,
    \cmp8_read_reg_5075_reg[0]_0 ,
    \icmp_ln520_reg_5189[0]_i_1 ,
    \yCount_V_1_reg[5]_0 ,
    \x_fu_546_reg[0]_0 ,
    CO,
    \sub40_i_reg_1550_reg[16] ,
    \int_width_reg[13]_0 ,
    \int_width_reg[4] ,
    \bckgndId_load_read_reg_5071_reg[1]_0 ,
    \bckgndId_load_read_reg_5071_reg[1]_1 ,
    \bckgndId_load_read_reg_5071_reg[1]_2 ,
    \bckgndId_load_read_reg_5071_reg[0]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld,
    \outpix_val_V_8_fu_570_reg[9]_0 ,
    \colorFormatLocal_read_reg_5045_reg[2]_0 ,
    \outpix_val_V_4_fu_566_reg[9]_0 ,
    \outpix_val_V_3_fu_562_reg[9]_0 ,
    \icmp_ln1027_reg_5193_pp0_iter15_reg_reg[0]__0_0 ,
    \icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_0 ,
    \icmp_ln1518_reg_5213_pp0_iter16_reg_reg[0]_0 ,
    \and_ln1523_reg_5258_pp0_iter16_reg_reg[0]__0_0 ,
    E,
    \hBarSel_4_loc_0_fu_344_reg[0] ,
    \hBarSel_4_loc_0_fu_344_reg[1] ,
    \hBarSel_4_loc_0_fu_344_reg[2] ,
    \bckgndId_load_read_reg_5071_reg[1]_3 ,
    \yCount_V_reg[9]_0 ,
    \zonePlateVDelta_reg[7]_0 ,
    \barWidth_cast_cast_reg_5131_reg[1]_0 ,
    \bckgndId_load_read_reg_5071_reg[0]_1 ,
    \vBarSel_loc_0_fu_336_reg[1] ,
    \icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_0 ,
    \icmp_ln1518_reg_5213_pp0_iter15_reg_reg[0]__0_0 ,
    \rampVal_3_loc_0_fu_352_reg[7] ,
    \hdata_loc_0_fu_324_reg[9] ,
    \icmp_ln520_reg_5189_pp0_iter16_reg_reg[0]_0 ,
    \rampStart_load_reg_1575_reg[7] ,
    \rampStart_load_reg_1575_reg[9] ,
    \s_reg[2] ,
    \xCount_V_reg[8]_0 ,
    \xCount_V_3_reg[8]_0 ,
    \tmp_24_reg_1645_reg[0] ,
    \int_passthruStartX_reg[15] ,
    \int_passthruEndX_reg[15] ,
    \hBarSel_1_reg[2] ,
    \rampVal_reg[9] ,
    ap_sync_reg_tpgBackground_U0_ap_ready_reg,
    \ap_CS_fsm_reg[3] ,
    full_n,
    \ap_CS_fsm_reg[3]_0 ,
    full_n17_out,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    \hdata_reg[9] ,
    \rampVal_1_reg[9] ,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[3]_4 ,
    \rampVal_2_reg[9] ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[3]_8 ,
    \ap_CS_fsm_reg[3]_9 ,
    \hBarSel_reg[2] ,
    \icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_1 ,
    \vBarSel_reg[2] ,
    \icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_2 ,
    zonePlateVAddr0,
    \zonePlateVAddr_reg[15] ,
    \ap_CS_fsm_reg[3]_10 ,
    \hBarSel_2_reg[2] ,
    ap_sync_reg_tpgBackground_U0_ap_ready_reg_0,
    \ap_CS_fsm_reg[3]_11 ,
    \ap_CS_fsm_reg[3]_12 ,
    \ap_CS_fsm_reg[4] ,
    hdata_flag_0_reg_480,
    rampVal_2_flag_0_reg_492,
    \ap_CS_fsm_reg[3]_13 ,
    full_n17_out_0,
    \ap_CS_fsm_reg[3]_14 ,
    push,
    \cmp8_reg_1434_reg[0] ,
    \ap_CS_fsm_reg[3]_15 ,
    \vBarSel_3_loc_0_fu_304_reg[0] ,
    \icmp_ln1701_reg_5203_pp0_iter16_reg_reg[0]_0 ,
    \hBarSel_3_reg[0] ,
    \icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_1 ,
    \ap_CS_fsm_reg[3]_16 ,
    \ap_CS_fsm_reg[2] ,
    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627,
    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616,
    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594,
    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605,
    ap_clk,
    ap_rst_n_inv,
    ovrlayYUV_full_n,
    \q0_reg[1] ,
    DSP_ALU_INST,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2]_0 ,
    \q0_reg[9] ,
    \q0_reg[8] ,
    \q0_reg[9]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[2] ,
    D,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[5] ,
    \q0_reg[0] ,
    \q0_reg[7]_1 ,
    ap_done_cache_reg,
    cmp8_reg_1434,
    \rampVal_3_flag_1_fu_558_reg[0]_0 ,
    \icmp_ln1027_1_reg_5291_reg[0]_0 ,
    \and_ln1292_reg_5239_reg[0]_0 ,
    \icmp_ln1285_reg_5235_reg[0]_0 ,
    \icmp_ln1336_reg_5231_reg[0]_1 ,
    \and_ln1341_reg_5283_reg[0]_0 ,
    \icmp_ln1027_5_reg_5287_reg[0]_0 ,
    \hdata_flag_1_fu_554_reg[0]_0 ,
    \and_ln1523_reg_5258_reg[0]_0 ,
    \icmp_ln1027_6_reg_5262_reg[0]_0 ,
    \rampVal_2_flag_1_fu_550_reg[0]_0 ,
    \icmp_ln1701_reg_5203_reg[0]_0 ,
    \and_ln1706_reg_5254_reg[0]_0 ,
    \cmp59_i_read_reg_4954_reg[0]_0 ,
    cmp2_i381_reg_1484,
    \and_ln1404_reg_5223_reg[0]_0 ,
    \icmp_ln1428_reg_5227_reg[0]_1 ,
    \or_ln1449_reg_5295_reg[0]_0 ,
    \cmp126_i_read_reg_4950_reg[0]_0 ,
    cmp141_i_reg_1570,
    \and_ln1756_reg_5543_reg[0]_1 ,
    \trunc_ln1267_reg_5943_reg[0]_0 ,
    \or_ln691_reg_5247_reg[0]_0 ,
    \select_ln507_cast_cast_reg_5147_reg[9]_0 ,
    \pix_val_V_12_read_reg_5110_reg[9]_0 ,
    pix_val_V_10_reg_1524,
    icmp_reg_1534,
    \barWidth_cast_cast_reg_5131_reg[10]_0 ,
    select_ln507_reg_1504,
    hBarSel_3_loc_0_fu_316,
    tpgCheckerBoardArray_address0,
    \q0_reg[2]_0 ,
    \genblk1[0].v2_reg[0] ,
    \genblk1[0].v2_reg[0]_0 ,
    \yCount_V_1_reg[5]_1 ,
    \bckgndId_load_read_reg_5071_reg[7]_0 ,
    \yCount_V_3_reg[9]_0 ,
    \icmp_ln1518_reg_5213_reg[0]_0 ,
    \icmp_ln1050_reg_5243_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_1 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3]_0 ,
    icmp_ln1629_reg_52070,
    \yCount_V_2_reg[0]_0 ,
    \yCount_V_2_reg[0]_1 ,
    icmp_ln1404_1_reg_1635,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0]_0 ,
    \icmp_ln520_reg_5189_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg,
    \or_ln691_reg_5247_reg[0]_i_3 ,
    \or_ln691_reg_5247_reg[0]_i_2 ,
    \xCount_V_2_reg[9]_i_5 ,
    \zonePlateVDelta[15]_i_20 ,
    \outpix_val_V_8_fu_570_reg[9]_1 ,
    \outpix_val_V_4_fu_566_reg[9]_1 ,
    \outpix_val_V_3_fu_562_reg[9]_1 ,
    \rampVal_loc_0_fu_348_reg[8] ,
    \rampVal_loc_0_fu_348_reg[9] ,
    \rampVal_loc_0_fu_348_reg[3] ,
    \rampVal_reg[4] ,
    \rampVal_reg[5] ,
    \rampVal_reg[6] ,
    \rampVal_reg[9]_0 ,
    \outpix_val_V_12_reg_5785_reg[9]_0 ,
    or_ln1639_reg_1675,
    \outpix_val_V_13_reg_5779_reg[9]_0 ,
    \rampVal_3_loc_0_fu_352_reg[9] ,
    \zext_ln1032_cast_reg_5136_reg[9]_0 ,
    \rampVal_2_loc_0_fu_308_reg[9] ,
    \hdata_new_0_fu_328_reg[9] ,
    \hdata_loc_0_fu_324_reg[9]_0 ,
    or_ln1639_2_reg_1685,
    \zext_ln1032_cast_reg_5136_reg[1]_0 ,
    \outpix_val_V_16_reg_5773_reg[9]_0 ,
    \zext_ln1032_cast_reg_5136_reg[2]_0 ,
    \zext_ln1032_cast_reg_5136_reg[3]_0 ,
    \zext_ln1032_cast_reg_5136_reg[4]_0 ,
    \zext_ln1032_cast_reg_5136_reg[5]_0 ,
    \zext_ln1032_cast_reg_5136_reg[6]_0 ,
    \zext_ln1032_cast_reg_5136_reg[7]_0 ,
    tmp_24_reg_1645,
    \zext_ln1032_cast_reg_5136_reg[0]_0 ,
    \hBarSel_4_loc_0_fu_344_reg[2]_0 ,
    \q0_reg[2]_1 ,
    \hBarSel_2_reg[2]_0 ,
    ap_rst_n,
    \q0_reg[2]_2 ,
    \hBarSel_2_reg[0] ,
    or_ln1639_1_reg_1680,
    \zonePlateVAddr_loc_0_fu_340_reg[15] ,
    \hBarSel_5_loc_0_fu_300_reg[2] ,
    ap_NS_fsm111_out,
    \hBarSel_5_loc_0_fu_300_reg[2]_0 ,
    \rampVal_loc_0_fu_348_reg[9]_0 ,
    \hBarSel_4_loc_0_fu_344_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_339_ap_start_reg,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    \hBarSel_4_loc_0_fu_344_reg[0]_1 ,
    \rampVal_3_flag_0_reg_468_reg[0] ,
    srcYUV_empty_n,
    push_1,
    \hdata_loc_0_fu_324_reg[9]_1 ,
    \rampVal_3_loc_0_fu_352_reg[9]_0 ,
    \rampVal_2_loc_0_fu_308_reg[9]_0 ,
    \hBarSel_loc_0_fu_332_reg[2] ,
    \vBarSel_loc_0_fu_336_reg[2] ,
    \vBarSel_loc_0_fu_336_reg[2]_0 ,
    \zonePlateVAddr_loc_0_fu_340_reg[1] ,
    \zonePlateVAddr_loc_0_fu_340_reg[3] ,
    \zonePlateVAddr_loc_0_fu_340_reg[6] ,
    \zonePlateVAddr_loc_0_fu_340_reg[7] ,
    \zonePlateVAddr_loc_0_fu_340_reg[15]_0 ,
    \zonePlateVAddr_loc_0_fu_340_reg[0] ,
    \zonePlateVAddr_loc_0_fu_340_reg[2] ,
    \zonePlateVAddr_loc_0_fu_340_reg[4] ,
    \zonePlateVAddr_loc_0_fu_340_reg[5] ,
    \hBarSel_4_loc_0_fu_344_reg[2]_1 ,
    \mOutPtr_reg[4] ,
    DPtpgBarArray_address0,
    \vBarSel_1_reg[0] ,
    \hBarSel_3_loc_0_fu_316_reg[0] ,
    \xBar_V_reg[0]_0 ,
    DOUTADOUT,
    \trunc_ln1236_2_reg_5379_reg[13]_0 ,
    \trunc_ln1236_2_reg_5379_reg[7]_0 ,
    \trunc_ln1236_2_reg_5379_reg[13]_1 ,
    \trunc_ln1236_2_reg_5379_reg[7]_1 ,
    DOUTBDOUT,
    \trunc_ln1240_2_reg_5389_reg[13]_0 ,
    \trunc_ln1240_2_reg_5389_reg[7]_0 ,
    \trunc_ln1240_2_reg_5389_reg[13]_1 ,
    \trunc_ln1240_2_reg_5389_reg[7]_1 ,
    \trunc_ln1244_2_reg_5435_reg[7]_0 ,
    \trunc_ln1244_2_reg_5435_reg[13]_0 ,
    \trunc_ln1244_2_reg_5435_reg[7]_1 ,
    \trunc_ln1244_2_reg_5435_reg[13]_1 ,
    \trunc_ln1244_2_reg_5435_reg[7]_2 ,
    \Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 ,
    \zonePlateVDelta_reg[15]_0 ,
    \sub_i_i_i_read_reg_5002_reg[10]_0 ,
    \d_read_reg_22_reg[9] ,
    SR,
    select_ln1488_reg_1665,
    \colorFormatLocal_read_reg_5045_reg[7]_0 ,
    \q0_reg[9]_1 ,
    \Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 ,
    \q0_reg[7]_2 ,
    SS,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_1 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_1 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0]_0 ,
    \add_ln1240_reg_5217_reg[10]_0 );
  output [2:0]valid_out;
  output [29:0]data_out;
  output data_out_vld;
  output pf_all_done;
  output \icmp_ln520_reg_5189_pp0_iter1_reg_reg[0]_0 ;
  output \icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ;
  output x_2_reg_5159_pp0_iter18_reg;
  output x_2_reg_5159_pp0_iter19_reg;
  output [2:0]B;
  output [2:0]Q;
  output [8:0]P;
  output [8:0]ap_clk_0;
  output [8:0]ap_clk_1;
  output ap_done_cache;
  output ap_loop_init_int;
  output \icmp_ln520_reg_5189_reg[0]_0 ;
  output \int_width_reg[7] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out;
  output icmp_ln1027_reg_5193;
  output \x_fu_546_reg[4]_0 ;
  output icmp_ln1027_1_reg_5291;
  output and_ln1292_reg_5239;
  output icmp_ln1285_reg_5235;
  output \icmp_ln1336_reg_5231_reg[0]_0 ;
  output and_ln1341_reg_5283;
  output icmp_ln1027_5_reg_5287;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out;
  output icmp_ln1518_reg_5213;
  output and_ln1523_reg_5258;
  output icmp_ln1027_6_reg_5262;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out;
  output icmp_ln1701_reg_5203;
  output and_ln1706_reg_5254;
  output \cmp2_i381_read_reg_5049_reg[0]_0 ;
  output and_ln1404_reg_5223;
  output vHatch;
  output \icmp_ln1428_reg_5227_reg[0]_0 ;
  output ap_phi_reg_pp0_iter2_hHatch_reg_1572;
  output or_ln1449_reg_5295;
  output cmp141_i_read_reg_5037;
  output \and_ln1756_reg_5543_reg[0]_0 ;
  output trunc_ln1267_reg_5943;
  output or_ln691_reg_5247;
  output [7:0]O;
  output [7:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[14]_0 ;
  output [2:0]\hBarSel_5_loc_0_fu_300_reg[0] ;
  output \int_width_reg[6] ;
  output \int_width_reg[13] ;
  output \cmp8_read_reg_5075_reg[0]_0 ;
  output \icmp_ln520_reg_5189[0]_i_1 ;
  output \yCount_V_1_reg[5]_0 ;
  output \x_fu_546_reg[0]_0 ;
  output [0:0]CO;
  output [0:0]\sub40_i_reg_1550_reg[16] ;
  output \int_width_reg[13]_0 ;
  output \int_width_reg[4] ;
  output \bckgndId_load_read_reg_5071_reg[1]_0 ;
  output \bckgndId_load_read_reg_5071_reg[1]_1 ;
  output \bckgndId_load_read_reg_5071_reg[1]_2 ;
  output \bckgndId_load_read_reg_5071_reg[0]_0 ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld;
  output [9:0]\outpix_val_V_8_fu_570_reg[9]_0 ;
  output \colorFormatLocal_read_reg_5045_reg[2]_0 ;
  output [9:0]\outpix_val_V_4_fu_566_reg[9]_0 ;
  output [9:0]\outpix_val_V_3_fu_562_reg[9]_0 ;
  output \icmp_ln1027_reg_5193_pp0_iter15_reg_reg[0]__0_0 ;
  output \icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_0 ;
  output \icmp_ln1518_reg_5213_pp0_iter16_reg_reg[0]_0 ;
  output \and_ln1523_reg_5258_pp0_iter16_reg_reg[0]__0_0 ;
  output [0:0]E;
  output \hBarSel_4_loc_0_fu_344_reg[0] ;
  output \hBarSel_4_loc_0_fu_344_reg[1] ;
  output \hBarSel_4_loc_0_fu_344_reg[2] ;
  output \bckgndId_load_read_reg_5071_reg[1]_3 ;
  output [0:0]\yCount_V_reg[9]_0 ;
  output [7:0]\zonePlateVDelta_reg[7]_0 ;
  output [0:0]\barWidth_cast_cast_reg_5131_reg[1]_0 ;
  output \bckgndId_load_read_reg_5071_reg[0]_1 ;
  output [2:0]\vBarSel_loc_0_fu_336_reg[1] ;
  output [2:0]\icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_0 ;
  output \icmp_ln1518_reg_5213_pp0_iter15_reg_reg[0]__0_0 ;
  output [9:0]\rampVal_3_loc_0_fu_352_reg[7] ;
  output [9:0]\hdata_loc_0_fu_324_reg[9] ;
  output \icmp_ln520_reg_5189_pp0_iter16_reg_reg[0]_0 ;
  output [7:0]\rampStart_load_reg_1575_reg[7] ;
  output [9:0]\rampStart_load_reg_1575_reg[9] ;
  output [2:0]\s_reg[2] ;
  output [0:0]\xCount_V_reg[8]_0 ;
  output [0:0]\xCount_V_3_reg[8]_0 ;
  output [9:0]\tmp_24_reg_1645_reg[0] ;
  output [0:0]\int_passthruStartX_reg[15] ;
  output [0:0]\int_passthruEndX_reg[15] ;
  output [2:0]\hBarSel_1_reg[2] ;
  output [9:0]\rampVal_reg[9] ;
  output [0:0]ap_sync_reg_tpgBackground_U0_ap_ready_reg;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output full_n;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output full_n17_out;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output [9:0]\hdata_reg[9] ;
  output [9:0]\rampVal_1_reg[9] ;
  output [0:0]\ap_CS_fsm_reg[3]_3 ;
  output [0:0]\ap_CS_fsm_reg[3]_4 ;
  output [9:0]\rampVal_2_reg[9] ;
  output [0:0]\ap_CS_fsm_reg[3]_5 ;
  output [0:0]\ap_CS_fsm_reg[3]_6 ;
  output [0:0]\ap_CS_fsm_reg[3]_7 ;
  output [0:0]\ap_CS_fsm_reg[3]_8 ;
  output [0:0]\ap_CS_fsm_reg[3]_9 ;
  output [2:0]\hBarSel_reg[2] ;
  output [0:0]\icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_1 ;
  output [2:0]\vBarSel_reg[2] ;
  output [0:0]\icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_2 ;
  output zonePlateVAddr0;
  output [15:0]\zonePlateVAddr_reg[15] ;
  output [0:0]\ap_CS_fsm_reg[3]_10 ;
  output [2:0]\hBarSel_2_reg[2] ;
  output [0:0]ap_sync_reg_tpgBackground_U0_ap_ready_reg_0;
  output [0:0]\ap_CS_fsm_reg[3]_11 ;
  output [1:0]\ap_CS_fsm_reg[3]_12 ;
  output \ap_CS_fsm_reg[4] ;
  output hdata_flag_0_reg_480;
  output rampVal_2_flag_0_reg_492;
  output [0:0]\ap_CS_fsm_reg[3]_13 ;
  output full_n17_out_0;
  output [0:0]\ap_CS_fsm_reg[3]_14 ;
  output push;
  output \cmp8_reg_1434_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[3]_15 ;
  output \vBarSel_3_loc_0_fu_304_reg[0] ;
  output \icmp_ln1701_reg_5203_pp0_iter16_reg_reg[0]_0 ;
  output \hBarSel_3_reg[0] ;
  output [0:0]\icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_1 ;
  output \ap_CS_fsm_reg[3]_16 ;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605;
  input ap_clk;
  input ap_rst_n_inv;
  input ovrlayYUV_full_n;
  input \q0_reg[1] ;
  input [15:0]DSP_ALU_INST;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2]_0 ;
  input \q0_reg[9] ;
  input \q0_reg[8] ;
  input \q0_reg[9]_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[2] ;
  input [0:0]D;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[5] ;
  input \q0_reg[0] ;
  input \q0_reg[7]_1 ;
  input ap_done_cache_reg;
  input cmp8_reg_1434;
  input \rampVal_3_flag_1_fu_558_reg[0]_0 ;
  input \icmp_ln1027_1_reg_5291_reg[0]_0 ;
  input \and_ln1292_reg_5239_reg[0]_0 ;
  input \icmp_ln1285_reg_5235_reg[0]_0 ;
  input \icmp_ln1336_reg_5231_reg[0]_1 ;
  input \and_ln1341_reg_5283_reg[0]_0 ;
  input \icmp_ln1027_5_reg_5287_reg[0]_0 ;
  input \hdata_flag_1_fu_554_reg[0]_0 ;
  input \and_ln1523_reg_5258_reg[0]_0 ;
  input \icmp_ln1027_6_reg_5262_reg[0]_0 ;
  input \rampVal_2_flag_1_fu_550_reg[0]_0 ;
  input \icmp_ln1701_reg_5203_reg[0]_0 ;
  input \and_ln1706_reg_5254_reg[0]_0 ;
  input \cmp59_i_read_reg_4954_reg[0]_0 ;
  input cmp2_i381_reg_1484;
  input \and_ln1404_reg_5223_reg[0]_0 ;
  input \icmp_ln1428_reg_5227_reg[0]_1 ;
  input \or_ln1449_reg_5295_reg[0]_0 ;
  input \cmp126_i_read_reg_4950_reg[0]_0 ;
  input cmp141_i_reg_1570;
  input \and_ln1756_reg_5543_reg[0]_1 ;
  input \trunc_ln1267_reg_5943_reg[0]_0 ;
  input \or_ln691_reg_5247_reg[0]_0 ;
  input \select_ln507_cast_cast_reg_5147_reg[9]_0 ;
  input \pix_val_V_12_read_reg_5110_reg[9]_0 ;
  input [0:0]pix_val_V_10_reg_1524;
  input icmp_reg_1534;
  input [10:0]\barWidth_cast_cast_reg_5131_reg[10]_0 ;
  input [0:0]select_ln507_reg_1504;
  input [0:0]hBarSel_3_loc_0_fu_316;
  input [0:0]tpgCheckerBoardArray_address0;
  input [2:0]\q0_reg[2]_0 ;
  input [1:0]\genblk1[0].v2_reg[0] ;
  input [3:0]\genblk1[0].v2_reg[0]_0 ;
  input \yCount_V_1_reg[5]_1 ;
  input [7:0]\bckgndId_load_read_reg_5071_reg[7]_0 ;
  input \yCount_V_3_reg[9]_0 ;
  input \icmp_ln1518_reg_5213_reg[0]_0 ;
  input \icmp_ln1050_reg_5243_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_1 ;
  input [3:0]\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_1 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3]_0 ;
  input icmp_ln1629_reg_52070;
  input \yCount_V_2_reg[0]_0 ;
  input \yCount_V_2_reg[0]_1 ;
  input icmp_ln1404_1_reg_1635;
  input \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0]_0 ;
  input \icmp_ln520_reg_5189_reg[0]_1 ;
  input [15:0]\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg;
  input [15:0]\or_ln691_reg_5247_reg[0]_i_3 ;
  input [15:0]\or_ln691_reg_5247_reg[0]_i_2 ;
  input [16:0]\xCount_V_2_reg[9]_i_5 ;
  input [15:0]\zonePlateVDelta[15]_i_20 ;
  input [9:0]\outpix_val_V_8_fu_570_reg[9]_1 ;
  input [9:0]\outpix_val_V_4_fu_566_reg[9]_1 ;
  input [9:0]\outpix_val_V_3_fu_562_reg[9]_1 ;
  input \rampVal_loc_0_fu_348_reg[8] ;
  input [9:0]\rampVal_loc_0_fu_348_reg[9] ;
  input \rampVal_loc_0_fu_348_reg[3] ;
  input \rampVal_reg[4] ;
  input \rampVal_reg[5] ;
  input \rampVal_reg[6] ;
  input \rampVal_reg[9]_0 ;
  input [9:0]\outpix_val_V_12_reg_5785_reg[9]_0 ;
  input or_ln1639_reg_1675;
  input [9:0]\outpix_val_V_13_reg_5779_reg[9]_0 ;
  input [9:0]\rampVal_3_loc_0_fu_352_reg[9] ;
  input [1:0]\zext_ln1032_cast_reg_5136_reg[9]_0 ;
  input [9:0]\rampVal_2_loc_0_fu_308_reg[9] ;
  input [9:0]\hdata_new_0_fu_328_reg[9] ;
  input [9:0]\hdata_loc_0_fu_324_reg[9]_0 ;
  input or_ln1639_2_reg_1685;
  input \zext_ln1032_cast_reg_5136_reg[1]_0 ;
  input [9:0]\outpix_val_V_16_reg_5773_reg[9]_0 ;
  input \zext_ln1032_cast_reg_5136_reg[2]_0 ;
  input \zext_ln1032_cast_reg_5136_reg[3]_0 ;
  input \zext_ln1032_cast_reg_5136_reg[4]_0 ;
  input \zext_ln1032_cast_reg_5136_reg[5]_0 ;
  input \zext_ln1032_cast_reg_5136_reg[6]_0 ;
  input \zext_ln1032_cast_reg_5136_reg[7]_0 ;
  input tmp_24_reg_1645;
  input \zext_ln1032_cast_reg_5136_reg[0]_0 ;
  input [2:0]\hBarSel_4_loc_0_fu_344_reg[2]_0 ;
  input [2:0]\q0_reg[2]_1 ;
  input [1:0]\hBarSel_2_reg[2]_0 ;
  input ap_rst_n;
  input [2:0]\q0_reg[2]_2 ;
  input \hBarSel_2_reg[0] ;
  input or_ln1639_1_reg_1680;
  input [15:0]\zonePlateVAddr_loc_0_fu_340_reg[15] ;
  input [2:0]\hBarSel_5_loc_0_fu_300_reg[2] ;
  input ap_NS_fsm111_out;
  input \hBarSel_5_loc_0_fu_300_reg[2]_0 ;
  input [9:0]\rampVal_loc_0_fu_348_reg[9]_0 ;
  input \hBarSel_4_loc_0_fu_344_reg[0]_0 ;
  input grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input \hBarSel_4_loc_0_fu_344_reg[0]_1 ;
  input [3:0]\rampVal_3_flag_0_reg_468_reg[0] ;
  input srcYUV_empty_n;
  input push_1;
  input [9:0]\hdata_loc_0_fu_324_reg[9]_1 ;
  input [9:0]\rampVal_3_loc_0_fu_352_reg[9]_0 ;
  input [9:0]\rampVal_2_loc_0_fu_308_reg[9]_0 ;
  input [2:0]\hBarSel_loc_0_fu_332_reg[2] ;
  input [2:0]\vBarSel_loc_0_fu_336_reg[2] ;
  input \vBarSel_loc_0_fu_336_reg[2]_0 ;
  input \zonePlateVAddr_loc_0_fu_340_reg[1] ;
  input \zonePlateVAddr_loc_0_fu_340_reg[3] ;
  input \zonePlateVAddr_loc_0_fu_340_reg[6] ;
  input \zonePlateVAddr_loc_0_fu_340_reg[7] ;
  input [7:0]\zonePlateVAddr_loc_0_fu_340_reg[15]_0 ;
  input \zonePlateVAddr_loc_0_fu_340_reg[0] ;
  input \zonePlateVAddr_loc_0_fu_340_reg[2] ;
  input \zonePlateVAddr_loc_0_fu_340_reg[4] ;
  input \zonePlateVAddr_loc_0_fu_340_reg[5] ;
  input [2:0]\hBarSel_4_loc_0_fu_344_reg[2]_1 ;
  input \mOutPtr_reg[4] ;
  input [0:0]DPtpgBarArray_address0;
  input \vBarSel_1_reg[0] ;
  input \hBarSel_3_loc_0_fu_316_reg[0] ;
  input \xBar_V_reg[0]_0 ;
  input [7:0]DOUTADOUT;
  input [7:0]\trunc_ln1236_2_reg_5379_reg[13]_0 ;
  input [7:0]\trunc_ln1236_2_reg_5379_reg[7]_0 ;
  input [8:0]\trunc_ln1236_2_reg_5379_reg[13]_1 ;
  input [7:0]\trunc_ln1236_2_reg_5379_reg[7]_1 ;
  input [7:0]DOUTBDOUT;
  input [7:0]\trunc_ln1240_2_reg_5389_reg[13]_0 ;
  input [7:0]\trunc_ln1240_2_reg_5389_reg[7]_0 ;
  input [8:0]\trunc_ln1240_2_reg_5389_reg[13]_1 ;
  input [7:0]\trunc_ln1240_2_reg_5389_reg[7]_1 ;
  input [7:0]\trunc_ln1244_2_reg_5435_reg[7]_0 ;
  input [7:0]\trunc_ln1244_2_reg_5435_reg[13]_0 ;
  input [7:0]\trunc_ln1244_2_reg_5435_reg[7]_1 ;
  input [8:0]\trunc_ln1244_2_reg_5435_reg[13]_1 ;
  input [7:0]\trunc_ln1244_2_reg_5435_reg[7]_2 ;
  input [15:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [10:0]\sub_i_i_i_read_reg_5002_reg[10]_0 ;
  input [9:0]\d_read_reg_22_reg[9] ;
  input [0:0]SR;
  input [0:0]select_ln1488_reg_1665;
  input [7:0]\colorFormatLocal_read_reg_5045_reg[7]_0 ;
  input [3:0]\q0_reg[9]_1 ;
  input [15:0]\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 ;
  input [0:0]\q0_reg[7]_2 ;
  input [0:0]SS;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0]_0 ;
  input [0:0]\add_ln1240_reg_5217_reg[10]_0 ;

  wire [2:0]B;
  wire [0:0]CO;
  wire [0:0]D;
  wire [7:0]DOUTADOUT;
  wire [7:0]DOUTBDOUT;
  wire DPtpgBarArray_U_n_10;
  wire DPtpgBarArray_U_n_11;
  wire DPtpgBarArray_U_n_12;
  wire DPtpgBarArray_U_n_13;
  wire DPtpgBarArray_U_n_14;
  wire DPtpgBarArray_U_n_15;
  wire DPtpgBarArray_U_n_16;
  wire DPtpgBarArray_U_n_17;
  wire DPtpgBarArray_U_n_18;
  wire DPtpgBarArray_U_n_19;
  wire DPtpgBarArray_U_n_20;
  wire DPtpgBarArray_U_n_21;
  wire DPtpgBarArray_U_n_22;
  wire DPtpgBarArray_U_n_23;
  wire DPtpgBarArray_U_n_24;
  wire DPtpgBarArray_U_n_25;
  wire DPtpgBarArray_U_n_26;
  wire DPtpgBarArray_U_n_27;
  wire DPtpgBarArray_U_n_28;
  wire DPtpgBarArray_U_n_29;
  wire DPtpgBarArray_U_n_30;
  wire DPtpgBarArray_U_n_5;
  wire DPtpgBarArray_U_n_9;
  wire [0:0]DPtpgBarArray_address0;
  wire DPtpgBarSelRgb_CEA_b_U_n_10;
  wire DPtpgBarSelRgb_CEA_b_U_n_11;
  wire DPtpgBarSelRgb_CEA_b_U_n_12;
  wire DPtpgBarSelRgb_CEA_b_U_n_13;
  wire DPtpgBarSelRgb_CEA_b_U_n_14;
  wire DPtpgBarSelRgb_CEA_b_U_n_15;
  wire DPtpgBarSelRgb_CEA_b_U_n_16;
  wire DPtpgBarSelRgb_CEA_b_U_n_17;
  wire DPtpgBarSelRgb_CEA_b_U_n_5;
  wire DPtpgBarSelRgb_CEA_b_U_n_6;
  wire DPtpgBarSelRgb_CEA_b_U_n_7;
  wire DPtpgBarSelRgb_CEA_b_U_n_8;
  wire DPtpgBarSelRgb_CEA_b_U_n_9;
  wire DPtpgBarSelRgb_CEA_g_U_n_10;
  wire DPtpgBarSelRgb_CEA_g_U_n_11;
  wire DPtpgBarSelRgb_CEA_g_U_n_12;
  wire DPtpgBarSelRgb_CEA_g_U_n_13;
  wire DPtpgBarSelRgb_CEA_g_U_n_14;
  wire DPtpgBarSelRgb_CEA_g_U_n_15;
  wire DPtpgBarSelRgb_CEA_g_U_n_5;
  wire DPtpgBarSelRgb_CEA_g_U_n_6;
  wire DPtpgBarSelRgb_CEA_g_U_n_7;
  wire DPtpgBarSelRgb_CEA_g_U_n_8;
  wire DPtpgBarSelRgb_CEA_g_U_n_9;
  wire DPtpgBarSelRgb_CEA_r_U_n_10;
  wire DPtpgBarSelRgb_CEA_r_U_n_11;
  wire DPtpgBarSelRgb_CEA_r_U_n_12;
  wire DPtpgBarSelRgb_CEA_r_U_n_13;
  wire DPtpgBarSelRgb_CEA_r_U_n_14;
  wire DPtpgBarSelRgb_CEA_r_U_n_15;
  wire DPtpgBarSelRgb_CEA_r_U_n_16;
  wire DPtpgBarSelRgb_CEA_r_U_n_5;
  wire DPtpgBarSelRgb_CEA_r_U_n_6;
  wire DPtpgBarSelRgb_CEA_r_U_n_7;
  wire DPtpgBarSelRgb_CEA_r_U_n_8;
  wire DPtpgBarSelRgb_CEA_r_U_n_9;
  wire DPtpgBarSelYuv_601_u_U_n_10;
  wire DPtpgBarSelYuv_601_u_U_n_5;
  wire DPtpgBarSelYuv_601_u_U_n_6;
  wire DPtpgBarSelYuv_601_u_U_n_7;
  wire DPtpgBarSelYuv_601_u_U_n_8;
  wire DPtpgBarSelYuv_601_u_U_n_9;
  wire DPtpgBarSelYuv_601_v_U_n_10;
  wire DPtpgBarSelYuv_601_v_U_n_11;
  wire DPtpgBarSelYuv_601_v_U_n_12;
  wire DPtpgBarSelYuv_601_v_U_n_13;
  wire DPtpgBarSelYuv_601_v_U_n_14;
  wire DPtpgBarSelYuv_601_v_U_n_15;
  wire DPtpgBarSelYuv_601_v_U_n_16;
  wire DPtpgBarSelYuv_601_v_U_n_17;
  wire DPtpgBarSelYuv_601_v_U_n_18;
  wire DPtpgBarSelYuv_601_v_U_n_19;
  wire DPtpgBarSelYuv_601_v_U_n_20;
  wire DPtpgBarSelYuv_601_v_U_n_21;
  wire DPtpgBarSelYuv_601_v_U_n_22;
  wire DPtpgBarSelYuv_601_v_U_n_5;
  wire DPtpgBarSelYuv_601_v_U_n_6;
  wire DPtpgBarSelYuv_601_v_U_n_7;
  wire DPtpgBarSelYuv_601_v_U_n_8;
  wire DPtpgBarSelYuv_601_v_U_n_9;
  wire DPtpgBarSelYuv_601_y_U_n_5;
  wire DPtpgBarSelYuv_709_u_U_n_5;
  wire DPtpgBarSelYuv_709_u_U_n_6;
  wire DPtpgBarSelYuv_709_u_U_n_7;
  wire DPtpgBarSelYuv_709_u_U_n_8;
  wire DPtpgBarSelYuv_709_v_U_n_10;
  wire DPtpgBarSelYuv_709_v_U_n_5;
  wire DPtpgBarSelYuv_709_v_U_n_6;
  wire DPtpgBarSelYuv_709_v_U_n_7;
  wire DPtpgBarSelYuv_709_v_U_n_8;
  wire DPtpgBarSelYuv_709_v_U_n_9;
  wire DPtpgBarSelYuv_709_y_U_n_14;
  wire [8:0]DPtpgBarSelYuv_709_y_q0;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [7:0]O;
  wire [8:0]P;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:0]Zplate_Hor_Control_Start_read_reg_5066;
  wire [15:0]\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 ;
  wire [15:0]Zplate_Ver_Control_Delta_read_reg_5009;
  wire [7:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[14]_0 ;
  wire [15:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 ;
  wire [12:9]add_ln1236_1_fu_2944_p2;
  wire [31:10]add_ln1236_fu_2832_p2;
  wire [31:10]add_ln1240_1_fu_2898_p2;
  wire [9:9]add_ln1240_2_fu_2970_p2;
  wire [10:1]add_ln1240_fu_2147_p2;
  wire [10:0]add_ln1240_reg_5217;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[0]_srl7_n_5 ;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[10]_srl7_n_5 ;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[1]_srl7_n_5 ;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[2]_srl7_n_5 ;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[3]_srl7_n_5 ;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[4]_srl7_n_5 ;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[5]_srl7_n_5 ;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[6]_srl7_n_5 ;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[7]_srl7_n_5 ;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[8]_srl7_n_5 ;
  wire \add_ln1240_reg_5217_pp0_iter7_reg_reg[9]_srl7_n_5 ;
  wire [10:0]add_ln1240_reg_5217_pp0_iter8_reg;
  wire [0:0]\add_ln1240_reg_5217_reg[10]_0 ;
  wire [31:10]add_ln1244_1_fu_3034_p2;
  wire [14:9]add_ln1244_2_fu_3104_p2;
  wire [9:2]add_ln1244_fu_2409_p2;
  wire [10:0]add_ln1244_reg_5266;
  wire add_ln1244_reg_52660;
  wire \add_ln1244_reg_5266[10]_i_3_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[0]_srl7_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[10]_srl7_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[1]_srl7_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[2]_srl7_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[3]_srl7_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[4]_srl7_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[5]_srl7_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[6]_srl7_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[7]_srl7_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[8]_srl7_n_5 ;
  wire \add_ln1244_reg_5266_pp0_iter8_reg_reg[9]_srl7_n_5 ;
  wire [10:0]add_ln1244_reg_5266_pp0_iter9_reg;
  wire [23:0]add_ln1257_1_reg_5637;
  wire add_ln1257_1_reg_56370;
  wire [24:18]add_ln1257_2_fu_4382_p2;
  wire [15:8]add_ln1296_fu_2668_p2;
  wire [15:0]add_ln525_fu_2705_p2;
  wire [9:1]add_ln840_1_fu_2365_p2;
  wire [5:0]add_ln840_2_fu_2329_p2;
  wire [9:0]add_ln840_3_fu_2438_p2;
  wire [9:1]add_ln840_fu_2544_p2;
  wire and_ln1292_reg_5239;
  wire \and_ln1292_reg_5239_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire and_ln1292_reg_5239_pp0_iter4_reg;
  wire \and_ln1292_reg_5239_reg[0]_0 ;
  wire and_ln1341_reg_5283;
  wire \and_ln1341_reg_5283_pp0_iter15_reg_reg[0]_srl14_n_5 ;
  wire \and_ln1341_reg_5283_pp0_iter16_reg_reg[0]__0_n_5 ;
  wire \and_ln1341_reg_5283_reg[0]_0 ;
  wire and_ln1404_reg_5223;
  wire \and_ln1404_reg_5223_reg[0]_0 ;
  wire and_ln1523_reg_5258;
  wire and_ln1523_reg_52580;
  wire \and_ln1523_reg_5258_pp0_iter15_reg_reg[0]_srl14_n_5 ;
  wire \and_ln1523_reg_5258_pp0_iter16_reg_reg[0]__0_0 ;
  wire \and_ln1523_reg_5258_pp0_iter16_reg_reg[0]__0_n_5 ;
  wire \and_ln1523_reg_5258_reg[0]_0 ;
  wire and_ln1706_reg_5254;
  wire \and_ln1706_reg_5254_pp0_iter15_reg_reg[0]_srl14_n_5 ;
  wire \and_ln1706_reg_5254_pp0_iter16_reg_reg[0]__0_n_5 ;
  wire \and_ln1706_reg_5254_reg[0]_0 ;
  wire \and_ln1756_reg_5543_reg[0]_0 ;
  wire \and_ln1756_reg_5543_reg[0]_1 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_10 ;
  wire [0:0]\ap_CS_fsm_reg[3]_11 ;
  wire [1:0]\ap_CS_fsm_reg[3]_12 ;
  wire [0:0]\ap_CS_fsm_reg[3]_13 ;
  wire [0:0]\ap_CS_fsm_reg[3]_14 ;
  wire [0:0]\ap_CS_fsm_reg[3]_15 ;
  wire \ap_CS_fsm_reg[3]_16 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire [0:0]\ap_CS_fsm_reg[3]_3 ;
  wire [0:0]\ap_CS_fsm_reg[3]_4 ;
  wire [0:0]\ap_CS_fsm_reg[3]_5 ;
  wire [0:0]\ap_CS_fsm_reg[3]_6 ;
  wire [0:0]\ap_CS_fsm_reg[3]_7 ;
  wire [0:0]\ap_CS_fsm_reg[3]_8 ;
  wire [0:0]\ap_CS_fsm_reg[3]_9 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_NS_fsm111_out;
  wire ap_clk;
  wire [8:0]ap_clk_0;
  wire [8:0]ap_clk_1;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire [4:0]ap_frp_data_req_srcYUV;
  wire ap_frp_vld_in;
  wire ap_loop_exit_ready_pp0_iter20_reg_reg_srl20_n_5;
  wire ap_loop_exit_ready_pp0_iter21_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire [9:0]ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660;
  wire \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[1]_i_1_n_5 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649;
  wire \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[1]_i_1_n_5 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638;
  wire \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[1]_i_1_n_5 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627;
  wire \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[1]_i_1_n_5 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616;
  wire \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[1]_i_1_n_5 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605;
  wire \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[1]_i_1_n_5 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594;
  wire \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_1 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[1] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[2] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[3] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[5] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[8] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[9] ;
  wire [9:0]ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_1 ;
  wire [9:0]ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_2_n_5 ;
  wire [15:0]\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_0 ;
  wire [3:0]\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_1 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg_n_5_[0] ;
  wire [9:0]ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671;
  wire ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_19_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_20_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[1] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[2] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[3] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[4] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[5] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[7] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[8] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[9] ;
  wire [9:0]ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_8_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_18_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_20_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_18_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_23_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_24_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ;
  wire ap_phi_reg_pp0_iter2_hHatch_reg_1572;
  wire [9:0]ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1183_reg_1616;
  wire ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[9]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[1] ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[2] ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[3] ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[4] ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[5] ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[6] ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[7] ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[8] ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[9] ;
  wire [9:0]ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[9]_i_2_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1183_reg_1616;
  wire \ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594_reg_n_5_[0] ;
  wire [9:0]ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1474_reg_1594;
  wire [9:0]ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846;
  wire [9:0]ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754;
  wire [9:0]ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1099_reg_1660;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1120_reg_1649;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1141_reg_1638;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1162_reg_1627;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1183_reg_1616;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1459_reg_1605;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1474_reg_1594;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sync_reg_tpgBackground_U0_ap_ready_reg;
  wire [0:0]ap_sync_reg_tpgBackground_U0_ap_ready_reg_0;
  wire \bSerie_V[27]_i_3_n_5 ;
  wire \bSerie_V_reg[0]__0_n_5 ;
  wire \bSerie_V_reg[1]_srl2_n_5 ;
  wire \bSerie_V_reg[3]__0_n_5 ;
  wire \bSerie_V_reg[4]_srl15_n_5 ;
  wire [14:1]b_reg_5463;
  wire b_reg_54630;
  wire \b_reg_5463[14]_i_1_n_5 ;
  wire \b_reg_5463[1]_i_1_n_5 ;
  wire [14:1]b_reg_5463_pp0_iter17_reg;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[10] ;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[14] ;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[1] ;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[2] ;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[3] ;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[4] ;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[5] ;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[6] ;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[7] ;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[8] ;
  wire \b_reg_5463_pp0_iter18_reg_reg_n_5_[9] ;
  wire [9:1]b_reg_5463_pp0_iter19_reg;
  wire [9:0]barWidthMinSamples_read_reg_4993;
  wire [10:0]barWidth_cast_cast_reg_5131_reg;
  wire [10:0]\barWidth_cast_cast_reg_5131_reg[10]_0 ;
  wire [0:0]\barWidth_cast_cast_reg_5131_reg[1]_0 ;
  wire [7:0]bckgndId_load_read_reg_5071;
  wire \bckgndId_load_read_reg_5071_reg[0]_0 ;
  wire \bckgndId_load_read_reg_5071_reg[0]_1 ;
  wire \bckgndId_load_read_reg_5071_reg[1]_0 ;
  wire \bckgndId_load_read_reg_5071_reg[1]_1 ;
  wire \bckgndId_load_read_reg_5071_reg[1]_2 ;
  wire \bckgndId_load_read_reg_5071_reg[1]_3 ;
  wire [7:0]\bckgndId_load_read_reg_5071_reg[7]_0 ;
  wire blkYuv_1_U_n_5;
  wire blkYuv_U_n_5;
  wire bluYuv_U_n_5;
  wire bluYuv_U_n_6;
  wire bluYuv_U_n_7;
  wire bluYuv_U_n_8;
  wire bluYuv_U_n_9;
  wire cmp126_i_read_reg_4950;
  wire \cmp126_i_read_reg_4950_reg[0]_0 ;
  wire cmp141_i_read_reg_5037;
  wire cmp141_i_reg_1570;
  wire \cmp2_i381_read_reg_5049_reg[0]_0 ;
  wire cmp2_i381_reg_1484;
  wire cmp35_i588_read_reg_4978;
  wire cmp59_i_read_reg_4954;
  wire \cmp59_i_read_reg_4954_reg[0]_0 ;
  wire cmp8_read_reg_5075;
  wire \cmp8_read_reg_5075_reg[0]_0 ;
  wire cmp8_reg_1434;
  wire \cmp8_reg_1434_reg[0] ;
  wire [7:0]colorFormatLocal_read_reg_5045;
  wire \colorFormatLocal_read_reg_5045_reg[2]_0 ;
  wire [7:0]\colorFormatLocal_read_reg_5045_reg[7]_0 ;
  wire [15:0]d;
  wire [9:0]\d_read_reg_22_reg[9] ;
  wire [6:6]data6;
  wire [29:0]data_out;
  wire data_out_vld;
  wire [11:11]\design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/cal_tmp[9]__32 ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire frp_pipeline_valid_U_exitcond;
  wire frp_pipeline_valid_U_i_12_n_5;
  wire frp_pipeline_valid_U_i_15_n_5;
  wire [5:0]frp_pipeline_valid_U_num_valid_datasets;
  wire [22:1]frp_pipeline_valid_U_valid_out;
  wire full_n;
  wire full_n17_out;
  wire full_n17_out_0;
  wire [27:0]gSerie_V;
  wire \gSerie_V_reg[1]_srl2_n_5 ;
  wire \gSerie_V_reg[4]_srl15_n_5 ;
  wire [9:0]g_2_fu_4482_p3;
  wire [9:0]g_2_reg_5929;
  wire \g_2_reg_5929[9]_i_10_n_5 ;
  wire \g_2_reg_5929[9]_i_11_n_5 ;
  wire \g_2_reg_5929[9]_i_12_n_5 ;
  wire \g_2_reg_5929[9]_i_13_n_5 ;
  wire \g_2_reg_5929[9]_i_14_n_5 ;
  wire \g_2_reg_5929[9]_i_15_n_5 ;
  wire \g_2_reg_5929[9]_i_16_n_5 ;
  wire \g_2_reg_5929[9]_i_17_n_5 ;
  wire \g_2_reg_5929[9]_i_18_n_5 ;
  wire \g_2_reg_5929[9]_i_19_n_5 ;
  wire \g_2_reg_5929[9]_i_20_n_5 ;
  wire \g_2_reg_5929[9]_i_4_n_5 ;
  wire \g_2_reg_5929[9]_i_5_n_5 ;
  wire \g_2_reg_5929[9]_i_6_n_5 ;
  wire \g_2_reg_5929[9]_i_7_n_5 ;
  wire \g_2_reg_5929[9]_i_8_n_5 ;
  wire \g_2_reg_5929[9]_i_9_n_5 ;
  wire \g_2_reg_5929_reg[9]_i_2_n_12 ;
  wire \g_2_reg_5929_reg[9]_i_3_n_10 ;
  wire \g_2_reg_5929_reg[9]_i_3_n_11 ;
  wire \g_2_reg_5929_reg[9]_i_3_n_12 ;
  wire \g_2_reg_5929_reg[9]_i_3_n_5 ;
  wire \g_2_reg_5929_reg[9]_i_3_n_6 ;
  wire \g_2_reg_5929_reg[9]_i_3_n_7 ;
  wire \g_2_reg_5929_reg[9]_i_3_n_8 ;
  wire \g_2_reg_5929_reg[9]_i_3_n_9 ;
  wire [9:1]g_reg_5430;
  wire g_reg_54300;
  wire \g_reg_5430[9]_i_1_n_5 ;
  wire \g_reg_5430_pp0_iter18_reg_reg[1]_srl3_n_5 ;
  wire \g_reg_5430_pp0_iter18_reg_reg[2]_srl3_n_5 ;
  wire \g_reg_5430_pp0_iter18_reg_reg[3]_srl3_n_5 ;
  wire \g_reg_5430_pp0_iter18_reg_reg[4]_srl3_n_5 ;
  wire \g_reg_5430_pp0_iter18_reg_reg[5]_srl3_n_5 ;
  wire \g_reg_5430_pp0_iter18_reg_reg[6]_srl3_n_5 ;
  wire \g_reg_5430_pp0_iter18_reg_reg[7]_srl3_n_5 ;
  wire \g_reg_5430_pp0_iter18_reg_reg[8]_srl3_n_5 ;
  wire \g_reg_5430_pp0_iter18_reg_reg[9]_srl3_n_5 ;
  wire [9:1]g_reg_5430_pp0_iter19_reg;
  wire [1:0]\genblk1[0].v2_reg[0] ;
  wire [3:0]\genblk1[0].v2_reg[0]_0 ;
  wire grnYuv_U_n_5;
  wire grnYuv_U_n_6;
  wire grnYuv_U_n_7;
  wire grnYuv_U_n_8;
  wire grnYuv_U_n_9;
  wire [2:0]grp_fu_2141_p2;
  wire [2:0]grp_fu_2153_p2;
  wire [2:0]grp_fu_2414_p2;
  wire grp_reg_ap_uint_10_s_fu_2159_n_5;
  wire grp_reg_ap_uint_10_s_fu_2159_n_6;
  wire grp_reg_ap_uint_10_s_fu_2159_n_7;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg;
  wire [1:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o_ap_vld;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o_ap_vld;
  wire [1:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o_ap_vld;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld;
  wire [9:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o_ap_vld;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  wire \hBarSel_1[2]_i_3_n_5 ;
  wire [2:0]\hBarSel_1_reg[2] ;
  wire \hBarSel_2_reg[0] ;
  wire [2:0]\hBarSel_2_reg[2] ;
  wire [1:0]\hBarSel_2_reg[2]_0 ;
  wire [0:0]hBarSel_3_loc_0_fu_316;
  wire \hBarSel_3_loc_0_fu_316[0]_i_2_n_5 ;
  wire \hBarSel_3_loc_0_fu_316[0]_i_3_n_5 ;
  wire \hBarSel_3_loc_0_fu_316_reg[0] ;
  wire \hBarSel_3_reg[0] ;
  wire \hBarSel_4_loc_0_fu_344[0]_i_2_n_5 ;
  wire \hBarSel_4_loc_0_fu_344[0]_i_3_n_5 ;
  wire \hBarSel_4_loc_0_fu_344_reg[0] ;
  wire \hBarSel_4_loc_0_fu_344_reg[0]_0 ;
  wire \hBarSel_4_loc_0_fu_344_reg[0]_1 ;
  wire \hBarSel_4_loc_0_fu_344_reg[1] ;
  wire \hBarSel_4_loc_0_fu_344_reg[2] ;
  wire [2:0]\hBarSel_4_loc_0_fu_344_reg[2]_0 ;
  wire [2:0]\hBarSel_4_loc_0_fu_344_reg[2]_1 ;
  wire \hBarSel_5_loc_0_fu_300[0]_i_2_n_5 ;
  wire [2:0]\hBarSel_5_loc_0_fu_300_reg[0] ;
  wire [2:0]\hBarSel_5_loc_0_fu_300_reg[2] ;
  wire \hBarSel_5_loc_0_fu_300_reg[2]_0 ;
  wire \hBarSel_loc_0_fu_332[0]_i_3_n_5 ;
  wire \hBarSel_loc_0_fu_332[1]_i_3_n_5 ;
  wire \hBarSel_loc_0_fu_332[2]_i_3_n_5 ;
  wire [2:0]\hBarSel_loc_0_fu_332_reg[2] ;
  wire [2:0]\hBarSel_reg[2] ;
  wire hdata_flag_0_reg_480;
  wire \hdata_flag_1_fu_554_reg[0]_0 ;
  wire [9:0]\hdata_loc_0_fu_324_reg[9] ;
  wire [9:0]\hdata_loc_0_fu_324_reg[9]_0 ;
  wire [9:0]\hdata_loc_0_fu_324_reg[9]_1 ;
  wire \hdata_new_0_fu_328[2]_i_2_n_5 ;
  wire \hdata_new_0_fu_328[3]_i_2_n_5 ;
  wire \hdata_new_0_fu_328[4]_i_2_n_5 ;
  wire \hdata_new_0_fu_328[5]_i_2_n_5 ;
  wire \hdata_new_0_fu_328[6]_i_2_n_5 ;
  wire \hdata_new_0_fu_328[7]_i_2_n_5 ;
  wire \hdata_new_0_fu_328[9]_i_3_n_5 ;
  wire \hdata_new_0_fu_328[9]_i_4_n_5 ;
  wire \hdata_new_0_fu_328[9]_i_5_n_5 ;
  wire \hdata_new_0_fu_328[9]_i_6_n_5 ;
  wire \hdata_new_0_fu_328[9]_i_7_n_5 ;
  wire [9:0]\hdata_new_0_fu_328_reg[9] ;
  wire [9:0]\hdata_reg[9] ;
  wire icmp_ln1027_1_reg_5291;
  wire \icmp_ln1027_1_reg_5291[0]_i_10_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_11_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_12_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_13_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_14_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_15_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_16_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_17_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_18_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_19_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_20_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_21_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_22_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_23_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_24_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_25_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_26_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_5_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_6_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_7_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_8_n_5 ;
  wire \icmp_ln1027_1_reg_5291[0]_i_9_n_5 ;
  wire \icmp_ln1027_1_reg_5291_pp0_iter16_reg_reg[0]_srl15_n_5 ;
  wire icmp_ln1027_1_reg_5291_pp0_iter17_reg;
  wire \icmp_ln1027_1_reg_5291_reg[0]_0 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_2_n_10 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_2_n_11 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_2_n_12 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_4_n_10 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_4_n_11 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_4_n_12 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_4_n_5 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_4_n_6 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_4_n_7 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_4_n_8 ;
  wire \icmp_ln1027_1_reg_5291_reg[0]_i_4_n_9 ;
  wire icmp_ln1027_5_reg_5287;
  wire \icmp_ln1027_5_reg_5287[0]_i_10_n_5 ;
  wire \icmp_ln1027_5_reg_5287[0]_i_11_n_5 ;
  wire \icmp_ln1027_5_reg_5287[0]_i_12_n_5 ;
  wire \icmp_ln1027_5_reg_5287[0]_i_3_n_5 ;
  wire \icmp_ln1027_5_reg_5287[0]_i_4_n_5 ;
  wire \icmp_ln1027_5_reg_5287[0]_i_5_n_5 ;
  wire \icmp_ln1027_5_reg_5287[0]_i_6_n_5 ;
  wire \icmp_ln1027_5_reg_5287[0]_i_7_n_5 ;
  wire \icmp_ln1027_5_reg_5287[0]_i_8_n_5 ;
  wire \icmp_ln1027_5_reg_5287[0]_i_9_n_5 ;
  wire \icmp_ln1027_5_reg_5287_pp0_iter15_reg_reg[0]_srl14_n_5 ;
  wire icmp_ln1027_5_reg_5287_pp0_iter16_reg;
  wire \icmp_ln1027_5_reg_5287_reg[0]_0 ;
  wire \icmp_ln1027_5_reg_5287_reg[0]_i_2_n_10 ;
  wire \icmp_ln1027_5_reg_5287_reg[0]_i_2_n_11 ;
  wire \icmp_ln1027_5_reg_5287_reg[0]_i_2_n_12 ;
  wire \icmp_ln1027_5_reg_5287_reg[0]_i_2_n_9 ;
  wire icmp_ln1027_6_reg_5262;
  wire \icmp_ln1027_6_reg_5262[0]_i_10_n_5 ;
  wire \icmp_ln1027_6_reg_5262[0]_i_11_n_5 ;
  wire \icmp_ln1027_6_reg_5262[0]_i_12_n_5 ;
  wire \icmp_ln1027_6_reg_5262[0]_i_3_n_5 ;
  wire \icmp_ln1027_6_reg_5262[0]_i_4_n_5 ;
  wire \icmp_ln1027_6_reg_5262[0]_i_5_n_5 ;
  wire \icmp_ln1027_6_reg_5262[0]_i_6_n_5 ;
  wire \icmp_ln1027_6_reg_5262[0]_i_7_n_5 ;
  wire \icmp_ln1027_6_reg_5262[0]_i_8_n_5 ;
  wire \icmp_ln1027_6_reg_5262[0]_i_9_n_5 ;
  wire \icmp_ln1027_6_reg_5262_pp0_iter15_reg_reg[0]_srl14_n_5 ;
  wire icmp_ln1027_6_reg_5262_pp0_iter16_reg;
  wire \icmp_ln1027_6_reg_5262_reg[0]_0 ;
  wire \icmp_ln1027_6_reg_5262_reg[0]_i_2_n_10 ;
  wire \icmp_ln1027_6_reg_5262_reg[0]_i_2_n_11 ;
  wire \icmp_ln1027_6_reg_5262_reg[0]_i_2_n_12 ;
  wire \icmp_ln1027_6_reg_5262_reg[0]_i_2_n_9 ;
  wire icmp_ln1027_reg_5193;
  wire \icmp_ln1027_reg_5193_pp0_iter14_reg_reg[0]_srl14_n_5 ;
  wire icmp_ln1027_reg_5193_pp0_iter15_reg;
  wire \icmp_ln1027_reg_5193_pp0_iter15_reg_reg[0]__0_0 ;
  wire \icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_1 ;
  wire [0:0]\icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_2 ;
  wire \icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ;
  wire icmp_ln1027_reg_5193_pp0_iter17_reg;
  wire icmp_ln1027_reg_5193_pp0_iter18_reg;
  wire icmp_ln1027_reg_5193_pp0_iter19_reg;
  wire icmp_ln1050_reg_5243;
  wire \icmp_ln1050_reg_5243_pp0_iter17_reg_reg[0]_srl17_n_5 ;
  wire icmp_ln1050_reg_5243_pp0_iter18_reg;
  wire \icmp_ln1050_reg_5243_reg[0]_0 ;
  wire icmp_ln1261_fu_3774_p2;
  wire icmp_ln1261_reg_5657;
  wire icmp_ln1261_reg_56570;
  wire icmp_ln1262_fu_3790_p2;
  wire icmp_ln1262_reg_5662;
  wire \icmp_ln1262_reg_5662[0]_i_3_n_5 ;
  wire icmp_ln1285_reg_5235;
  wire \icmp_ln1285_reg_5235_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln1285_reg_5235_pp0_iter3_reg;
  wire \icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ;
  wire \icmp_ln1285_reg_5235_reg[0]_0 ;
  wire \icmp_ln1336_reg_5231_pp0_iter14_reg_reg[0]_srl14_n_5 ;
  wire icmp_ln1336_reg_5231_pp0_iter15_reg;
  wire \icmp_ln1336_reg_5231_pp0_iter16_reg_reg_n_5_[0] ;
  wire \icmp_ln1336_reg_5231_reg[0]_0 ;
  wire \icmp_ln1336_reg_5231_reg[0]_1 ;
  wire icmp_ln1404_1_reg_1635;
  wire \icmp_ln1428_reg_5227_reg[0]_0 ;
  wire \icmp_ln1428_reg_5227_reg[0]_1 ;
  wire icmp_ln1518_reg_5213;
  wire \icmp_ln1518_reg_5213_pp0_iter14_reg_reg[0]_srl14_n_5 ;
  wire icmp_ln1518_reg_5213_pp0_iter15_reg;
  wire \icmp_ln1518_reg_5213_pp0_iter15_reg_reg[0]__0_0 ;
  wire \icmp_ln1518_reg_5213_pp0_iter16_reg_reg[0]_0 ;
  wire \icmp_ln1518_reg_5213_pp0_iter16_reg_reg_n_5_[0] ;
  wire \icmp_ln1518_reg_5213_reg[0]_0 ;
  wire icmp_ln1629_reg_52070;
  wire \icmp_ln1629_reg_5207_pp0_iter18_reg_reg[0]_srl18_n_5 ;
  wire icmp_ln1629_reg_5207_pp0_iter19_reg;
  wire \icmp_ln1629_reg_5207_reg_n_5_[0] ;
  wire icmp_ln1701_reg_5203;
  wire \icmp_ln1701_reg_5203_pp0_iter14_reg_reg[0]_srl14_n_5 ;
  wire icmp_ln1701_reg_5203_pp0_iter15_reg;
  wire \icmp_ln1701_reg_5203_pp0_iter16_reg_reg[0]_0 ;
  wire \icmp_ln1701_reg_5203_pp0_iter16_reg_reg_n_5_[0] ;
  wire \icmp_ln1701_reg_5203_reg[0]_0 ;
  wire \icmp_ln520_reg_5189[0]_i_1 ;
  wire \icmp_ln520_reg_5189_pp0_iter12_reg_reg[0]_srl6_n_5 ;
  wire icmp_ln520_reg_5189_pp0_iter13_reg;
  wire icmp_ln520_reg_5189_pp0_iter14_reg;
  wire [2:0]\icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_1 ;
  wire \icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ;
  wire \icmp_ln520_reg_5189_pp0_iter16_reg_reg[0]_0 ;
  wire \icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ;
  wire \icmp_ln520_reg_5189_pp0_iter17_reg_reg_n_5_[0] ;
  wire \icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ;
  wire \icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ;
  wire \icmp_ln520_reg_5189_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln520_reg_5189_pp0_iter2_reg;
  wire icmp_ln520_reg_5189_pp0_iter3_reg;
  wire \icmp_ln520_reg_5189_pp0_iter4_reg_reg_n_5_[0] ;
  wire icmp_ln520_reg_5189_pp0_iter5_reg;
  wire icmp_ln520_reg_5189_pp0_iter6_reg;
  wire \icmp_ln520_reg_5189_reg[0]_0 ;
  wire \icmp_ln520_reg_5189_reg[0]_1 ;
  wire icmp_reg_1534;
  wire [0:0]\int_passthruEndX_reg[15] ;
  wire [0:0]\int_passthruStartX_reg[15] ;
  wire \int_width_reg[13] ;
  wire \int_width_reg[13]_0 ;
  wire \int_width_reg[4] ;
  wire \int_width_reg[6] ;
  wire \int_width_reg[7] ;
  wire [10:0]lshr_ln1_reg_5309;
  wire lshr_ln1_reg_53090;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[0]_srl5_n_5 ;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[10]_srl5_n_5 ;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[1]_srl5_n_5 ;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[2]_srl5_n_5 ;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[3]_srl5_n_5 ;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[4]_srl5_n_5 ;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[5]_srl5_n_5 ;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[6]_srl5_n_5 ;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[7]_srl5_n_5 ;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[8]_srl5_n_5 ;
  wire \lshr_ln1_reg_5309_pp0_iter12_reg_reg[9]_srl5_n_5 ;
  wire [10:0]lshr_ln1_reg_5309_pp0_iter13_reg;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_100;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_101;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_102;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_103;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_104;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_89;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_90;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_91;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_92;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_93;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_94;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_95;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_96;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_97;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_98;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_99;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_49;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_50;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_51;
  wire lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_52;
  wire \mOutPtr_reg[4] ;
  wire mac_muladd_16ns_6s_24s_24_4_1_U69_n_12;
  wire mac_muladd_16ns_6s_24s_24_4_1_U69_n_13;
  wire mac_muladd_16ns_6s_24s_24_4_1_U69_n_14;
  wire mac_muladd_16ns_6s_24s_24_4_1_U69_n_15;
  wire mac_muladd_16ns_6s_24s_24_4_1_U69_n_16;
  wire mac_muladd_16ns_6s_24s_24_4_1_U69_n_17;
  wire mac_muladd_16ns_6s_24s_24_4_1_U69_n_18;
  wire mac_muladd_16ns_6s_24s_24_4_1_U69_n_19;
  wire mac_muladd_16ns_6s_24s_24_4_1_U69_n_20;
  wire mac_muladd_16ns_6s_24s_24_4_1_U69_n_21;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_10;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_11;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_12;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_13;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_14;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_15;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_16;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_17;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_18;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_19;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_20;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_21;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_22;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_23;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_24;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_25;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_26;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_27;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_28;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_29;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_30;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_31;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_32;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_33;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_34;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_35;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_36;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_5;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_6;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_7;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_8;
  wire mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_9;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_10;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_11;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_12;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_13;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_14;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_15;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_16;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_17;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_18;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_19;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_20;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_21;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_22;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_23;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_24;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_25;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_26;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_27;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_28;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_29;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_5;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_6;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_7;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_8;
  wire mac_muladd_16ns_7s_18ns_23_4_1_U65_n_9;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_10;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_11;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_12;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_13;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_14;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_15;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_16;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_17;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_18;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_19;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_20;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_21;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_22;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_23;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_24;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_25;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_26;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_27;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_28;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_30;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_31;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_32;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_33;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_34;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_35;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_36;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_37;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_38;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_39;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_40;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_5;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_6;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_7;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_8;
  wire mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_9;
  wire mac_muladd_16ns_8s_23s_24_4_1_U68_n_12;
  wire mac_muladd_16ns_8s_23s_24_4_1_U68_n_13;
  wire mac_muladd_16ns_8s_23s_24_4_1_U68_n_14;
  wire mac_muladd_16ns_8s_23s_24_4_1_U68_n_15;
  wire mac_muladd_16ns_8s_23s_24_4_1_U68_n_16;
  wire mac_muladd_16ns_8s_23s_24_4_1_U68_n_17;
  wire mac_muladd_16ns_8s_23s_24_4_1_U68_n_18;
  wire mac_muladd_16ns_8s_23s_24_4_1_U68_n_19;
  wire mac_muladd_16ns_8s_23s_24_4_1_U68_n_20;
  wire mac_muladd_16ns_8s_23s_24_4_1_U68_n_21;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_9;
  wire mul_ln1311_reg_57070;
  wire \mul_ln1311_reg_5707_reg_n_5_[19] ;
  wire \mul_ln1311_reg_5707_reg_n_5_[20] ;
  wire \mul_ln1311_reg_5707_reg_n_5_[21] ;
  wire \mul_ln1311_reg_5707_reg_n_5_[22] ;
  wire \mul_ln1311_reg_5707_reg_n_5_[23] ;
  wire \mul_ln1311_reg_5707_reg_n_5_[24] ;
  wire \mul_ln1311_reg_5707_reg_n_5_[25] ;
  wire \mul_ln1311_reg_5707_reg_n_5_[26] ;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_10;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_11;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_12;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_13;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_14;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_15;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_16;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_34;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_6;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_7;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_8;
  wire mul_mul_16ns_5ns_21_4_1_U71_n_9;
  wire mul_mul_20s_8ns_28_4_1_U70_n_10;
  wire mul_mul_20s_8ns_28_4_1_U70_n_11;
  wire mul_mul_20s_8ns_28_4_1_U70_n_12;
  wire mul_mul_20s_8ns_28_4_1_U70_n_13;
  wire mul_mul_20s_8ns_28_4_1_U70_n_14;
  wire mul_mul_20s_8ns_28_4_1_U70_n_15;
  wire mul_mul_20s_8ns_28_4_1_U70_n_16;
  wire mul_mul_20s_8ns_28_4_1_U70_n_17;
  wire mul_mul_20s_8ns_28_4_1_U70_n_18;
  wire mul_mul_20s_8ns_28_4_1_U70_n_19;
  wire mul_mul_20s_8ns_28_4_1_U70_n_20;
  wire mul_mul_20s_8ns_28_4_1_U70_n_21;
  wire mul_mul_20s_8ns_28_4_1_U70_n_22;
  wire mul_mul_20s_8ns_28_4_1_U70_n_23;
  wire mul_mul_20s_8ns_28_4_1_U70_n_24;
  wire mul_mul_20s_8ns_28_4_1_U70_n_25;
  wire mul_mul_20s_8ns_28_4_1_U70_n_26;
  wire mul_mul_20s_8ns_28_4_1_U70_n_27;
  wire mul_mul_20s_8ns_28_4_1_U70_n_28;
  wire mul_mul_20s_8ns_28_4_1_U70_n_29;
  wire mul_mul_20s_8ns_28_4_1_U70_n_30;
  wire mul_mul_20s_8ns_28_4_1_U70_n_31;
  wire mul_mul_20s_8ns_28_4_1_U70_n_32;
  wire mul_mul_20s_8ns_28_4_1_U70_n_5;
  wire mul_mul_20s_8ns_28_4_1_U70_n_6;
  wire mul_mul_20s_8ns_28_4_1_U70_n_7;
  wire mul_mul_20s_8ns_28_4_1_U70_n_8;
  wire mul_mul_20s_8ns_28_4_1_U70_n_9;
  wire mux_53_32_1_1_U55_n_14;
  wire mux_53_32_1_1_U55_n_15;
  wire mux_53_32_1_1_U55_n_16;
  wire mux_53_32_1_1_U55_n_17;
  wire mux_53_32_1_1_U55_n_18;
  wire mux_53_32_1_1_U55_n_19;
  wire mux_53_32_1_1_U55_n_20;
  wire mux_53_32_1_1_U55_n_21;
  wire mux_53_32_1_1_U55_n_22;
  wire mux_53_32_1_1_U55_n_23;
  wire mux_53_32_1_1_U55_n_24;
  wire mux_53_32_1_1_U55_n_25;
  wire mux_53_32_1_1_U55_n_26;
  wire mux_53_32_1_1_U55_n_27;
  wire mux_53_32_1_1_U55_n_28;
  wire mux_53_32_1_1_U55_n_29;
  wire mux_53_32_1_1_U55_n_30;
  wire mux_53_32_1_1_U55_n_31;
  wire mux_53_32_1_1_U55_n_32;
  wire mux_53_32_1_1_U55_n_33;
  wire mux_53_32_1_1_U55_n_34;
  wire mux_53_32_1_1_U55_n_35;
  wire mux_53_32_1_1_U55_n_36;
  wire mux_53_32_1_1_U55_n_37;
  wire mux_53_32_1_1_U56_n_14;
  wire mux_53_32_1_1_U56_n_15;
  wire mux_53_32_1_1_U56_n_16;
  wire mux_53_32_1_1_U56_n_17;
  wire mux_53_32_1_1_U56_n_18;
  wire mux_53_32_1_1_U56_n_19;
  wire mux_53_32_1_1_U56_n_20;
  wire mux_53_32_1_1_U56_n_21;
  wire mux_53_32_1_1_U56_n_22;
  wire mux_53_32_1_1_U56_n_23;
  wire mux_53_32_1_1_U56_n_24;
  wire mux_53_32_1_1_U56_n_25;
  wire mux_53_32_1_1_U56_n_26;
  wire mux_53_32_1_1_U56_n_27;
  wire mux_53_32_1_1_U56_n_28;
  wire mux_53_32_1_1_U56_n_29;
  wire mux_53_32_1_1_U56_n_30;
  wire mux_53_32_1_1_U56_n_31;
  wire mux_53_32_1_1_U56_n_32;
  wire mux_53_32_1_1_U56_n_33;
  wire mux_53_32_1_1_U56_n_34;
  wire mux_53_32_1_1_U56_n_35;
  wire mux_53_32_1_1_U56_n_36;
  wire mux_53_32_1_1_U56_n_37;
  wire mux_53_32_1_1_U57_n_14;
  wire mux_53_32_1_1_U57_n_15;
  wire mux_53_32_1_1_U57_n_16;
  wire mux_53_32_1_1_U57_n_17;
  wire mux_53_32_1_1_U57_n_18;
  wire mux_53_32_1_1_U57_n_19;
  wire mux_53_32_1_1_U57_n_20;
  wire mux_53_32_1_1_U57_n_21;
  wire mux_53_32_1_1_U57_n_22;
  wire mux_53_32_1_1_U57_n_23;
  wire mux_53_32_1_1_U57_n_24;
  wire mux_53_32_1_1_U57_n_25;
  wire mux_53_32_1_1_U57_n_26;
  wire mux_53_32_1_1_U57_n_27;
  wire mux_53_32_1_1_U57_n_28;
  wire mux_53_32_1_1_U57_n_29;
  wire mux_53_32_1_1_U57_n_30;
  wire mux_53_32_1_1_U57_n_31;
  wire mux_53_32_1_1_U57_n_32;
  wire mux_53_32_1_1_U57_n_33;
  wire mux_53_32_1_1_U57_n_34;
  wire mux_53_32_1_1_U57_n_35;
  wire mux_53_32_1_1_U57_n_36;
  wire mux_53_32_1_1_U57_n_37;
  wire or_ln1449_reg_5295;
  wire \or_ln1449_reg_5295_pp0_iter16_reg_reg[0]_srl14_n_5 ;
  wire or_ln1449_reg_5295_pp0_iter17_reg;
  wire or_ln1449_reg_5295_pp0_iter18_reg;
  wire or_ln1449_reg_5295_pp0_iter19_reg;
  wire \or_ln1449_reg_5295_reg[0]_0 ;
  wire or_ln1639_1_reg_1680;
  wire or_ln1639_2_reg_1685;
  wire or_ln1639_reg_1675;
  wire or_ln691_reg_5247;
  wire \or_ln691_reg_5247_pp0_iter19_reg_reg[0]_srl19_n_5 ;
  wire or_ln691_reg_5247_pp0_iter20_reg;
  wire \or_ln691_reg_5247_reg[0]_0 ;
  wire [15:0]\or_ln691_reg_5247_reg[0]_i_2 ;
  wire [15:0]\or_ln691_reg_5247_reg[0]_i_3 ;
  wire [9:0]outpix_val_V_12_reg_5785;
  wire \outpix_val_V_12_reg_5785[9]_i_1_n_5 ;
  wire [9:0]\outpix_val_V_12_reg_5785_reg[9]_0 ;
  wire [9:0]outpix_val_V_13_reg_5779;
  wire [9:0]\outpix_val_V_13_reg_5779_reg[9]_0 ;
  wire [9:0]outpix_val_V_16_reg_5773;
  wire [9:0]\outpix_val_V_16_reg_5773_reg[9]_0 ;
  wire \outpix_val_V_3_fu_562[0]_i_2_n_5 ;
  wire \outpix_val_V_3_fu_562[1]_i_2_n_5 ;
  wire \outpix_val_V_3_fu_562[2]_i_2_n_5 ;
  wire \outpix_val_V_3_fu_562[3]_i_2_n_5 ;
  wire \outpix_val_V_3_fu_562[4]_i_2_n_5 ;
  wire \outpix_val_V_3_fu_562[5]_i_2_n_5 ;
  wire \outpix_val_V_3_fu_562[6]_i_2_n_5 ;
  wire \outpix_val_V_3_fu_562[7]_i_2_n_5 ;
  wire \outpix_val_V_3_fu_562[8]_i_2_n_5 ;
  wire \outpix_val_V_3_fu_562[9]_i_2_n_5 ;
  wire [9:0]\outpix_val_V_3_fu_562_reg[9]_0 ;
  wire [9:0]\outpix_val_V_3_fu_562_reg[9]_1 ;
  wire outpix_val_V_45_reg_1961;
  wire \outpix_val_V_45_reg_1961[0]_i_1_n_5 ;
  wire \outpix_val_V_45_reg_1961[1]_i_1_n_5 ;
  wire \outpix_val_V_45_reg_1961[2]_i_1_n_5 ;
  wire \outpix_val_V_45_reg_1961[3]_i_1_n_5 ;
  wire \outpix_val_V_45_reg_1961[4]_i_1_n_5 ;
  wire \outpix_val_V_45_reg_1961[5]_i_1_n_5 ;
  wire \outpix_val_V_45_reg_1961[6]_i_1_n_5 ;
  wire \outpix_val_V_45_reg_1961[7]_i_1_n_5 ;
  wire \outpix_val_V_45_reg_1961[8]_i_1_n_5 ;
  wire \outpix_val_V_45_reg_1961[9]_i_2_n_5 ;
  wire \outpix_val_V_46_reg_1950[0]_i_1_n_5 ;
  wire \outpix_val_V_46_reg_1950[1]_i_1_n_5 ;
  wire \outpix_val_V_46_reg_1950[2]_i_1_n_5 ;
  wire \outpix_val_V_46_reg_1950[3]_i_1_n_5 ;
  wire \outpix_val_V_46_reg_1950[4]_i_1_n_5 ;
  wire \outpix_val_V_46_reg_1950[5]_i_1_n_5 ;
  wire \outpix_val_V_46_reg_1950[6]_i_1_n_5 ;
  wire \outpix_val_V_46_reg_1950[7]_i_1_n_5 ;
  wire \outpix_val_V_46_reg_1950[8]_i_1_n_5 ;
  wire \outpix_val_V_46_reg_1950[9]_i_1_n_5 ;
  wire \outpix_val_V_47_reg_1939[0]_i_1_n_5 ;
  wire \outpix_val_V_47_reg_1939[1]_i_1_n_5 ;
  wire \outpix_val_V_47_reg_1939[2]_i_1_n_5 ;
  wire \outpix_val_V_47_reg_1939[3]_i_1_n_5 ;
  wire \outpix_val_V_47_reg_1939[4]_i_1_n_5 ;
  wire \outpix_val_V_47_reg_1939[5]_i_1_n_5 ;
  wire \outpix_val_V_47_reg_1939[6]_i_1_n_5 ;
  wire \outpix_val_V_47_reg_1939[7]_i_1_n_5 ;
  wire \outpix_val_V_47_reg_1939[8]_i_1_n_5 ;
  wire \outpix_val_V_47_reg_1939[9]_i_1_n_5 ;
  wire [9:0]outpix_val_V_49_fu_4235_p3;
  wire \outpix_val_V_4_fu_566[0]_i_2_n_5 ;
  wire \outpix_val_V_4_fu_566[0]_i_3_n_5 ;
  wire \outpix_val_V_4_fu_566[1]_i_2_n_5 ;
  wire \outpix_val_V_4_fu_566[1]_i_3_n_5 ;
  wire \outpix_val_V_4_fu_566[2]_i_2_n_5 ;
  wire \outpix_val_V_4_fu_566[2]_i_3_n_5 ;
  wire \outpix_val_V_4_fu_566[3]_i_2_n_5 ;
  wire \outpix_val_V_4_fu_566[3]_i_3_n_5 ;
  wire \outpix_val_V_4_fu_566[4]_i_2_n_5 ;
  wire \outpix_val_V_4_fu_566[4]_i_3_n_5 ;
  wire \outpix_val_V_4_fu_566[5]_i_2_n_5 ;
  wire \outpix_val_V_4_fu_566[5]_i_3_n_5 ;
  wire \outpix_val_V_4_fu_566[6]_i_2_n_5 ;
  wire \outpix_val_V_4_fu_566[6]_i_3_n_5 ;
  wire \outpix_val_V_4_fu_566[7]_i_2_n_5 ;
  wire \outpix_val_V_4_fu_566[7]_i_3_n_5 ;
  wire \outpix_val_V_4_fu_566[8]_i_2_n_5 ;
  wire \outpix_val_V_4_fu_566[8]_i_3_n_5 ;
  wire \outpix_val_V_4_fu_566[9]_i_2_n_5 ;
  wire \outpix_val_V_4_fu_566[9]_i_3_n_5 ;
  wire [9:0]\outpix_val_V_4_fu_566_reg[9]_0 ;
  wire [9:0]\outpix_val_V_4_fu_566_reg[9]_1 ;
  wire [9:0]outpix_val_V_64_fu_4489_p3;
  wire [9:0]outpix_val_V_64_reg_5935;
  wire \outpix_val_V_64_reg_5935[9]_i_10_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_11_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_12_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_13_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_14_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_15_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_16_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_17_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_18_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_19_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_20_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_21_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_5_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_6_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_7_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_8_n_5 ;
  wire \outpix_val_V_64_reg_5935[9]_i_9_n_5 ;
  wire \outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ;
  wire \outpix_val_V_64_reg_5935_reg[9]_i_4_n_10 ;
  wire \outpix_val_V_64_reg_5935_reg[9]_i_4_n_11 ;
  wire \outpix_val_V_64_reg_5935_reg[9]_i_4_n_12 ;
  wire \outpix_val_V_64_reg_5935_reg[9]_i_4_n_5 ;
  wire \outpix_val_V_64_reg_5935_reg[9]_i_4_n_6 ;
  wire \outpix_val_V_64_reg_5935_reg[9]_i_4_n_7 ;
  wire \outpix_val_V_64_reg_5935_reg[9]_i_4_n_8 ;
  wire \outpix_val_V_64_reg_5935_reg[9]_i_4_n_9 ;
  wire [9:0]outpix_val_V_65_fu_4475_p3;
  wire outpix_val_V_65_reg_5922;
  wire \outpix_val_V_65_reg_5922[9]_i_5_n_5 ;
  wire \outpix_val_V_65_reg_5922_reg_n_5_[0] ;
  wire \outpix_val_V_65_reg_5922_reg_n_5_[1] ;
  wire \outpix_val_V_65_reg_5922_reg_n_5_[2] ;
  wire \outpix_val_V_65_reg_5922_reg_n_5_[3] ;
  wire \outpix_val_V_65_reg_5922_reg_n_5_[4] ;
  wire \outpix_val_V_65_reg_5922_reg_n_5_[5] ;
  wire \outpix_val_V_65_reg_5922_reg_n_5_[6] ;
  wire \outpix_val_V_65_reg_5922_reg_n_5_[7] ;
  wire \outpix_val_V_65_reg_5922_reg_n_5_[8] ;
  wire \outpix_val_V_65_reg_5922_reg_n_5_[9] ;
  wire outpix_val_V_8_fu_570;
  wire \outpix_val_V_8_fu_570[0]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_570[1]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_570[2]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_570[3]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_570[4]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_570[5]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_570[6]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_570[7]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_570[8]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_570[9]_i_3_n_5 ;
  wire \outpix_val_V_8_fu_570[9]_i_4_n_5 ;
  wire \outpix_val_V_8_fu_570[9]_i_5_n_5 ;
  wire \outpix_val_V_8_fu_570[9]_i_6_n_5 ;
  wire [9:0]\outpix_val_V_8_fu_570_reg[9]_0 ;
  wire [9:0]\outpix_val_V_8_fu_570_reg[9]_1 ;
  wire ovrlayYUV_full_n;
  wire [7:0]p_0_in;
  wire [10:0]p_1_in;
  wire pf_all_done;
  wire [29:0]pf_ovrlayYUV_U_frpsig_data_in;
  wire pf_ovrlayYUV_U_pf_done;
  wire pf_ovrlayYUV_U_pf_ready;
  wire phi_mul_fu_5420;
  wire \phi_mul_fu_542[15]_i_10_n_5 ;
  wire \phi_mul_fu_542[15]_i_11_n_5 ;
  wire \phi_mul_fu_542[15]_i_4_n_5 ;
  wire \phi_mul_fu_542[15]_i_5_n_5 ;
  wire \phi_mul_fu_542[15]_i_6_n_5 ;
  wire \phi_mul_fu_542[15]_i_7_n_5 ;
  wire \phi_mul_fu_542[15]_i_8_n_5 ;
  wire \phi_mul_fu_542[15]_i_9_n_5 ;
  wire \phi_mul_fu_542[7]_i_2_n_5 ;
  wire \phi_mul_fu_542[7]_i_3_n_5 ;
  wire \phi_mul_fu_542[7]_i_4_n_5 ;
  wire \phi_mul_fu_542[7]_i_5_n_5 ;
  wire \phi_mul_fu_542[7]_i_6_n_5 ;
  wire \phi_mul_fu_542[7]_i_7_n_5 ;
  wire \phi_mul_fu_542[7]_i_8_n_5 ;
  wire \phi_mul_fu_542[7]_i_9_n_5 ;
  wire [15:0]phi_mul_fu_542_reg;
  wire \phi_mul_fu_542_reg[15]_i_3_n_10 ;
  wire \phi_mul_fu_542_reg[15]_i_3_n_11 ;
  wire \phi_mul_fu_542_reg[15]_i_3_n_12 ;
  wire \phi_mul_fu_542_reg[15]_i_3_n_6 ;
  wire \phi_mul_fu_542_reg[15]_i_3_n_7 ;
  wire \phi_mul_fu_542_reg[15]_i_3_n_8 ;
  wire \phi_mul_fu_542_reg[15]_i_3_n_9 ;
  wire \phi_mul_fu_542_reg[7]_i_1_n_10 ;
  wire \phi_mul_fu_542_reg[7]_i_1_n_11 ;
  wire \phi_mul_fu_542_reg[7]_i_1_n_12 ;
  wire \phi_mul_fu_542_reg[7]_i_1_n_5 ;
  wire \phi_mul_fu_542_reg[7]_i_1_n_6 ;
  wire \phi_mul_fu_542_reg[7]_i_1_n_7 ;
  wire \phi_mul_fu_542_reg[7]_i_1_n_8 ;
  wire \phi_mul_fu_542_reg[7]_i_1_n_9 ;
  wire [0:0]pix_val_V_10_reg_1524;
  wire [9:9]pix_val_V_12_read_reg_5110;
  wire \pix_val_V_12_read_reg_5110_reg[9]_0 ;
  wire [8:8]pix_val_V_13_read_reg_5118;
  wire push;
  wire push_1;
  wire \q0_reg[0] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire [2:0]\q0_reg[2]_0 ;
  wire [2:0]\q0_reg[2]_1 ;
  wire [2:0]\q0_reg[2]_2 ;
  wire \q0_reg[5] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire [3:0]\q0_reg[9]_1 ;
  wire [27:0]rSerie_V;
  wire \rSerie_V_reg[1]_srl2_n_5 ;
  wire \rSerie_V_reg[4]_srl15_n_5 ;
  wire [12:0]r_reg_5424;
  wire \r_reg_5424[12]_i_1_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[0]_srl2_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[10]_srl2_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[12]_srl2_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[2]_srl2_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[3]_srl2_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[4]_srl2_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[5]_srl2_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[6]_srl2_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[7]_srl2_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[8]_srl2_n_5 ;
  wire \r_reg_5424_pp0_iter17_reg_reg[9]_srl2_n_5 ;
  wire [9:1]r_reg_5424_pp0_iter19_reg;
  wire [7:0]\rampStart_load_reg_1575_reg[7] ;
  wire [9:0]\rampStart_load_reg_1575_reg[9] ;
  wire \rampVal[9]_i_3_n_5 ;
  wire [9:0]\rampVal_1_reg[9] ;
  wire rampVal_2_flag_0_reg_492;
  wire \rampVal_2_flag_1_fu_550_reg[0]_0 ;
  wire [9:0]\rampVal_2_loc_0_fu_308_reg[9] ;
  wire [9:0]\rampVal_2_loc_0_fu_308_reg[9]_0 ;
  wire \rampVal_2_new_0_fu_312[7]_i_10_n_5 ;
  wire \rampVal_2_new_0_fu_312[7]_i_11_n_5 ;
  wire \rampVal_2_new_0_fu_312[7]_i_12_n_5 ;
  wire \rampVal_2_new_0_fu_312[7]_i_13_n_5 ;
  wire \rampVal_2_new_0_fu_312[7]_i_14_n_5 ;
  wire \rampVal_2_new_0_fu_312[7]_i_15_n_5 ;
  wire \rampVal_2_new_0_fu_312[7]_i_16_n_5 ;
  wire \rampVal_2_new_0_fu_312[7]_i_17_n_5 ;
  wire \rampVal_2_new_0_fu_312[7]_i_2_n_5 ;
  wire \rampVal_2_new_0_fu_312[7]_i_3_n_5 ;
  wire \rampVal_2_new_0_fu_312[7]_i_4_n_5 ;
  wire \rampVal_2_new_0_fu_312[9]_i_3_n_5 ;
  wire \rampVal_2_new_0_fu_312[9]_i_5_n_5 ;
  wire \rampVal_2_new_0_fu_312_reg[7]_i_1_n_10 ;
  wire \rampVal_2_new_0_fu_312_reg[7]_i_1_n_11 ;
  wire \rampVal_2_new_0_fu_312_reg[7]_i_1_n_12 ;
  wire \rampVal_2_new_0_fu_312_reg[7]_i_1_n_5 ;
  wire \rampVal_2_new_0_fu_312_reg[7]_i_1_n_6 ;
  wire \rampVal_2_new_0_fu_312_reg[7]_i_1_n_7 ;
  wire \rampVal_2_new_0_fu_312_reg[7]_i_1_n_8 ;
  wire \rampVal_2_new_0_fu_312_reg[7]_i_1_n_9 ;
  wire \rampVal_2_new_0_fu_312_reg[9]_i_2_n_12 ;
  wire [9:0]\rampVal_2_reg[9] ;
  wire [3:0]\rampVal_3_flag_0_reg_468_reg[0] ;
  wire \rampVal_3_flag_1_fu_558[0]_i_3_n_5 ;
  wire \rampVal_3_flag_1_fu_558_reg[0]_0 ;
  wire [9:0]\rampVal_3_loc_0_fu_352_reg[7] ;
  wire [9:0]\rampVal_3_loc_0_fu_352_reg[9] ;
  wire [9:0]\rampVal_3_loc_0_fu_352_reg[9]_0 ;
  wire \rampVal_3_new_0_fu_356[2]_i_2_n_5 ;
  wire \rampVal_3_new_0_fu_356[3]_i_2_n_5 ;
  wire \rampVal_3_new_0_fu_356[4]_i_2_n_5 ;
  wire \rampVal_3_new_0_fu_356[5]_i_2_n_5 ;
  wire \rampVal_3_new_0_fu_356[6]_i_2_n_5 ;
  wire \rampVal_3_new_0_fu_356[7]_i_2_n_5 ;
  wire \rampVal_3_new_0_fu_356[9]_i_3_n_5 ;
  wire \rampVal_3_new_0_fu_356[9]_i_4_n_5 ;
  wire \rampVal_3_new_0_fu_356[9]_i_5_n_5 ;
  wire \rampVal_3_new_0_fu_356[9]_i_6_n_5 ;
  wire \rampVal_3_new_0_fu_356[9]_i_7_n_5 ;
  wire \rampVal_loc_0_fu_348[2]_i_2_n_5 ;
  wire \rampVal_loc_0_fu_348[7]_i_3_n_5 ;
  wire \rampVal_loc_0_fu_348_reg[3] ;
  wire \rampVal_loc_0_fu_348_reg[8] ;
  wire [9:0]\rampVal_loc_0_fu_348_reg[9] ;
  wire [9:0]\rampVal_loc_0_fu_348_reg[9]_0 ;
  wire \rampVal_reg[4] ;
  wire \rampVal_reg[5] ;
  wire \rampVal_reg[6] ;
  wire [9:0]\rampVal_reg[9] ;
  wire \rampVal_reg[9]_0 ;
  wire redYuv_U_n_5;
  wire redYuv_U_n_6;
  wire redYuv_U_n_7;
  wire [2:0]\s_reg[2] ;
  wire [2:0]select_ln1488_cast_reg_5126;
  wire [0:0]select_ln1488_reg_1665;
  wire [9:9]select_ln507_cast_cast_reg_5147;
  wire \select_ln507_cast_cast_reg_5147_reg[9]_0 ;
  wire [0:0]select_ln507_reg_1504;
  wire srcYUV_empty_n;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire [0:0]\sub40_i_reg_1550_reg[16] ;
  wire [10:0]sub_i_i_i_read_reg_5002;
  wire [10:0]\sub_i_i_i_read_reg_5002_reg[10]_0 ;
  wire [10:0]sub_ln186_fu_2613_p2;
  wire [21:0]tmp_10_reg_5440;
  wire \tmp_10_reg_5440[5]_i_8_n_5 ;
  wire \tmp_10_reg_5440_reg[13]_i_1_n_10 ;
  wire \tmp_10_reg_5440_reg[13]_i_1_n_11 ;
  wire \tmp_10_reg_5440_reg[13]_i_1_n_12 ;
  wire \tmp_10_reg_5440_reg[13]_i_1_n_5 ;
  wire \tmp_10_reg_5440_reg[13]_i_1_n_6 ;
  wire \tmp_10_reg_5440_reg[13]_i_1_n_7 ;
  wire \tmp_10_reg_5440_reg[13]_i_1_n_8 ;
  wire \tmp_10_reg_5440_reg[13]_i_1_n_9 ;
  wire \tmp_10_reg_5440_reg[21]_i_1_n_10 ;
  wire \tmp_10_reg_5440_reg[21]_i_1_n_11 ;
  wire \tmp_10_reg_5440_reg[21]_i_1_n_12 ;
  wire \tmp_10_reg_5440_reg[21]_i_1_n_6 ;
  wire \tmp_10_reg_5440_reg[21]_i_1_n_7 ;
  wire \tmp_10_reg_5440_reg[21]_i_1_n_8 ;
  wire \tmp_10_reg_5440_reg[21]_i_1_n_9 ;
  wire \tmp_10_reg_5440_reg[5]_i_1_n_10 ;
  wire \tmp_10_reg_5440_reg[5]_i_1_n_11 ;
  wire \tmp_10_reg_5440_reg[5]_i_1_n_12 ;
  wire \tmp_10_reg_5440_reg[5]_i_1_n_5 ;
  wire \tmp_10_reg_5440_reg[5]_i_1_n_6 ;
  wire \tmp_10_reg_5440_reg[5]_i_1_n_7 ;
  wire \tmp_10_reg_5440_reg[5]_i_1_n_8 ;
  wire \tmp_10_reg_5440_reg[5]_i_1_n_9 ;
  wire [6:0]tmp_17_fu_3764_p4;
  wire [6:0]tmp_18_fu_3780_p4;
  wire tmp_22_fu_4546_p3;
  wire tmp_24_reg_1645;
  wire [9:0]\tmp_24_reg_1645_reg[0] ;
  wire [8:0]tmp_2_fu_2806_p7;
  wire [8:0]tmp_3_fu_2872_p7;
  wire [8:0]tmp_4_fu_3008_p7;
  wire [21:0]tmp_6_reg_5384;
  wire tmp_6_reg_53840;
  wire \tmp_6_reg_5384[5]_i_8_n_5 ;
  wire \tmp_6_reg_5384_reg[13]_i_1_n_10 ;
  wire \tmp_6_reg_5384_reg[13]_i_1_n_11 ;
  wire \tmp_6_reg_5384_reg[13]_i_1_n_12 ;
  wire \tmp_6_reg_5384_reg[13]_i_1_n_5 ;
  wire \tmp_6_reg_5384_reg[13]_i_1_n_6 ;
  wire \tmp_6_reg_5384_reg[13]_i_1_n_7 ;
  wire \tmp_6_reg_5384_reg[13]_i_1_n_8 ;
  wire \tmp_6_reg_5384_reg[13]_i_1_n_9 ;
  wire \tmp_6_reg_5384_reg[21]_i_1_n_10 ;
  wire \tmp_6_reg_5384_reg[21]_i_1_n_11 ;
  wire \tmp_6_reg_5384_reg[21]_i_1_n_12 ;
  wire \tmp_6_reg_5384_reg[21]_i_1_n_6 ;
  wire \tmp_6_reg_5384_reg[21]_i_1_n_7 ;
  wire \tmp_6_reg_5384_reg[21]_i_1_n_8 ;
  wire \tmp_6_reg_5384_reg[21]_i_1_n_9 ;
  wire \tmp_6_reg_5384_reg[5]_i_1_n_10 ;
  wire \tmp_6_reg_5384_reg[5]_i_1_n_11 ;
  wire \tmp_6_reg_5384_reg[5]_i_1_n_12 ;
  wire \tmp_6_reg_5384_reg[5]_i_1_n_5 ;
  wire \tmp_6_reg_5384_reg[5]_i_1_n_6 ;
  wire \tmp_6_reg_5384_reg[5]_i_1_n_7 ;
  wire \tmp_6_reg_5384_reg[5]_i_1_n_8 ;
  wire \tmp_6_reg_5384_reg[5]_i_1_n_9 ;
  wire [21:0]tmp_8_reg_5394;
  wire \tmp_8_reg_5394[5]_i_8_n_5 ;
  wire \tmp_8_reg_5394_reg[13]_i_1_n_10 ;
  wire \tmp_8_reg_5394_reg[13]_i_1_n_11 ;
  wire \tmp_8_reg_5394_reg[13]_i_1_n_12 ;
  wire \tmp_8_reg_5394_reg[13]_i_1_n_5 ;
  wire \tmp_8_reg_5394_reg[13]_i_1_n_6 ;
  wire \tmp_8_reg_5394_reg[13]_i_1_n_7 ;
  wire \tmp_8_reg_5394_reg[13]_i_1_n_8 ;
  wire \tmp_8_reg_5394_reg[13]_i_1_n_9 ;
  wire \tmp_8_reg_5394_reg[21]_i_1_n_10 ;
  wire \tmp_8_reg_5394_reg[21]_i_1_n_11 ;
  wire \tmp_8_reg_5394_reg[21]_i_1_n_12 ;
  wire \tmp_8_reg_5394_reg[21]_i_1_n_6 ;
  wire \tmp_8_reg_5394_reg[21]_i_1_n_7 ;
  wire \tmp_8_reg_5394_reg[21]_i_1_n_8 ;
  wire \tmp_8_reg_5394_reg[21]_i_1_n_9 ;
  wire \tmp_8_reg_5394_reg[5]_i_1_n_10 ;
  wire \tmp_8_reg_5394_reg[5]_i_1_n_11 ;
  wire \tmp_8_reg_5394_reg[5]_i_1_n_12 ;
  wire \tmp_8_reg_5394_reg[5]_i_1_n_5 ;
  wire \tmp_8_reg_5394_reg[5]_i_1_n_6 ;
  wire \tmp_8_reg_5394_reg[5]_i_1_n_7 ;
  wire \tmp_8_reg_5394_reg[5]_i_1_n_8 ;
  wire \tmp_8_reg_5394_reg[5]_i_1_n_9 ;
  wire [9:0]tmp_val_fu_3986_p1;
  wire tpgBarSelRgb_b_U_n_10;
  wire tpgBarSelRgb_b_U_n_11;
  wire tpgBarSelRgb_b_U_n_12;
  wire tpgBarSelRgb_b_U_n_13;
  wire tpgBarSelRgb_b_U_n_14;
  wire tpgBarSelRgb_b_U_n_15;
  wire tpgBarSelRgb_b_U_n_5;
  wire tpgBarSelRgb_b_U_n_6;
  wire tpgBarSelRgb_b_U_n_7;
  wire tpgBarSelRgb_b_U_n_8;
  wire tpgBarSelRgb_b_U_n_9;
  wire tpgBarSelRgb_g_U_n_5;
  wire tpgBarSelRgb_g_U_n_6;
  wire tpgBarSelRgb_g_U_n_7;
  wire tpgBarSelRgb_g_U_n_8;
  wire tpgBarSelRgb_g_U_n_9;
  wire tpgBarSelRgb_r_U_n_10;
  wire tpgBarSelRgb_r_U_n_11;
  wire tpgBarSelRgb_r_U_n_12;
  wire tpgBarSelRgb_r_U_n_5;
  wire tpgBarSelRgb_r_U_n_6;
  wire tpgBarSelRgb_r_U_n_7;
  wire tpgBarSelRgb_r_U_n_8;
  wire tpgBarSelRgb_r_U_n_9;
  wire tpgBarSelYuv_u_U_n_5;
  wire tpgBarSelYuv_u_U_n_6;
  wire tpgBarSelYuv_u_U_n_7;
  wire tpgBarSelYuv_u_U_n_8;
  wire tpgBarSelYuv_u_ce0;
  wire tpgBarSelYuv_v_U_n_10;
  wire tpgBarSelYuv_v_U_n_11;
  wire tpgBarSelYuv_v_U_n_12;
  wire tpgBarSelYuv_v_U_n_13;
  wire tpgBarSelYuv_v_U_n_14;
  wire tpgBarSelYuv_v_U_n_15;
  wire tpgBarSelYuv_v_U_n_16;
  wire tpgBarSelYuv_v_U_n_5;
  wire tpgBarSelYuv_v_U_n_6;
  wire tpgBarSelYuv_v_U_n_7;
  wire tpgBarSelYuv_v_U_n_8;
  wire tpgBarSelYuv_v_U_n_9;
  wire tpgBarSelYuv_y_U_n_11;
  wire tpgBarSelYuv_y_U_n_12;
  wire tpgBarSelYuv_y_U_n_13;
  wire tpgBarSelYuv_y_U_n_14;
  wire tpgBarSelYuv_y_U_n_5;
  wire tpgBarSelYuv_y_U_n_6;
  wire tpgBarSelYuv_y_U_n_7;
  wire tpgBarSelYuv_y_U_n_8;
  wire tpgBarSelYuv_y_U_n_9;
  wire [0:0]tpgCheckerBoardArray_address0;
  wire [0:0]tpgCheckerBoardArray_q0;
  wire tpgTartanBarArray_U_n_10;
  wire tpgTartanBarArray_U_n_11;
  wire tpgTartanBarArray_U_n_12;
  wire tpgTartanBarArray_U_n_13;
  wire tpgTartanBarArray_U_n_14;
  wire tpgTartanBarArray_U_n_15;
  wire tpgTartanBarArray_U_n_16;
  wire tpgTartanBarArray_U_n_8;
  wire tpgTartanBarArray_U_n_9;
  wire [15:2]trunc_ln1236_1_fu_2932_p3;
  wire [7:0]\trunc_ln1236_2_reg_5379_reg[13]_0 ;
  wire [8:0]\trunc_ln1236_2_reg_5379_reg[13]_1 ;
  wire [7:0]\trunc_ln1236_2_reg_5379_reg[7]_0 ;
  wire [7:0]\trunc_ln1236_2_reg_5379_reg[7]_1 ;
  wire [15:2]trunc_ln1240_1_fu_2958_p3;
  wire [7:0]\trunc_ln1240_2_reg_5389_reg[13]_0 ;
  wire [8:0]\trunc_ln1240_2_reg_5389_reg[13]_1 ;
  wire [7:0]\trunc_ln1240_2_reg_5389_reg[7]_0 ;
  wire [7:0]\trunc_ln1240_2_reg_5389_reg[7]_1 ;
  wire [15:2]trunc_ln1244_1_fu_3092_p3;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[13]_0 ;
  wire [8:0]\trunc_ln1244_2_reg_5435_reg[13]_1 ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[7]_0 ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[7]_1 ;
  wire [7:0]\trunc_ln1244_2_reg_5435_reg[7]_2 ;
  wire [17:0]trunc_ln1257_1_reg_5642;
  wire trunc_ln1267_reg_5943;
  wire \trunc_ln1267_reg_5943[0]_i_3_n_5 ;
  wire \trunc_ln1267_reg_5943_reg[0]_0 ;
  wire [7:0]trunc_ln1311_1_reg_5713;
  wire \trunc_ln1311_1_reg_5713[4]_i_10_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_12_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_13_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_14_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_15_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_16_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_17_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_18_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_19_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_20_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_21_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_22_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_23_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_24_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_25_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_26_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_3_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_4_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_5_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_6_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_7_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_8_n_5 ;
  wire \trunc_ln1311_1_reg_5713[4]_i_9_n_5 ;
  wire \trunc_ln1311_1_reg_5713[7]_i_2_n_5 ;
  wire \trunc_ln1311_1_reg_5713[7]_i_3_n_5 ;
  wire \trunc_ln1311_1_reg_5713[7]_i_4_n_5 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_11_n_10 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_11_n_11 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_11_n_12 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_11_n_5 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_11_n_6 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_11_n_7 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_11_n_8 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_11_n_9 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_1_n_10 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_1_n_11 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_1_n_12 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_1_n_5 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_1_n_6 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_1_n_7 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_1_n_8 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_1_n_9 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_2_n_10 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_2_n_11 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_2_n_12 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_2_n_5 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_2_n_6 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_2_n_7 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_2_n_8 ;
  wire \trunc_ln1311_1_reg_5713_reg[4]_i_2_n_9 ;
  wire \trunc_ln1311_1_reg_5713_reg[7]_i_1_n_11 ;
  wire \trunc_ln1311_1_reg_5713_reg[7]_i_1_n_12 ;
  wire [10:0]trunc_ln520_1_reg_5182;
  wire [10:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[0]_srl6_n_5 ;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[10]_srl6_n_5 ;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[1]_srl6_n_5 ;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[2]_srl6_n_5 ;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[3]_srl6_n_5 ;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[4]_srl6_n_5 ;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[5]_srl6_n_5 ;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[6]_srl6_n_5 ;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[7]_srl6_n_5 ;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[8]_srl6_n_5 ;
  wire \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[9]_srl6_n_5 ;
  wire [10:0]trunc_ln520_1_reg_5182_pp0_iter8_reg;
  wire [16:0]u_reg_5647;
  wire urem_11ns_4ns_3_15_1_U53_n_5;
  wire urem_11ns_4ns_3_15_1_U54_n_10;
  wire urem_11ns_4ns_3_15_1_U54_n_5;
  wire urem_11ns_4ns_3_15_1_U54_n_6;
  wire urem_11ns_4ns_3_15_1_U54_n_7;
  wire urem_11ns_4ns_3_15_1_U54_n_8;
  wire urem_11ns_4ns_3_15_1_U54_n_9;
  wire \vBarSel[2]_i_3_n_5 ;
  wire \vBarSel_1[0]_i_2_n_5 ;
  wire \vBarSel_1_reg[0] ;
  wire \vBarSel_3_loc_0_fu_304_reg[0] ;
  wire \vBarSel_loc_0_fu_336[2]_i_3_n_5 ;
  wire \vBarSel_loc_0_fu_336[2]_i_5_n_5 ;
  wire [2:0]\vBarSel_loc_0_fu_336_reg[1] ;
  wire [2:0]\vBarSel_loc_0_fu_336_reg[2] ;
  wire \vBarSel_loc_0_fu_336_reg[2]_0 ;
  wire [2:0]\vBarSel_reg[2] ;
  wire vHatch;
  wire \vHatch[0]_i_1_n_5 ;
  wire \vHatch[0]_i_2_n_5 ;
  wire [16:0]v_reg_5652;
  wire \v_reg_5652[13]_i_10_n_5 ;
  wire \v_reg_5652[16]_i_2_n_5 ;
  wire \v_reg_5652[16]_i_3_n_5 ;
  wire \v_reg_5652[16]_i_6_n_5 ;
  wire \v_reg_5652[16]_i_7_n_5 ;
  wire \v_reg_5652[16]_i_8_n_5 ;
  wire \v_reg_5652[5]_i_8_n_5 ;
  wire [2:0]valid_out;
  wire whiYuv_1_U_n_10;
  wire whiYuv_1_U_n_5;
  wire whiYuv_1_U_n_6;
  wire whiYuv_1_U_n_7;
  wire whiYuv_1_U_n_8;
  wire whiYuv_1_U_n_9;
  wire whiYuv_U_n_10;
  wire whiYuv_U_n_5;
  wire whiYuv_U_n_6;
  wire whiYuv_U_n_7;
  wire whiYuv_U_n_8;
  wire whiYuv_U_n_9;
  wire [10:0]xBar_V;
  wire xBar_V0;
  wire \xBar_V[10]_i_10_n_5 ;
  wire \xBar_V[10]_i_11_n_5 ;
  wire \xBar_V[10]_i_12_n_5 ;
  wire \xBar_V[10]_i_13_n_5 ;
  wire \xBar_V[10]_i_2_n_5 ;
  wire \xBar_V[10]_i_6_n_5 ;
  wire \xBar_V[10]_i_7_n_5 ;
  wire \xBar_V[10]_i_9_n_5 ;
  wire \xBar_V[4]_i_2_n_5 ;
  wire \xBar_V[5]_i_2_n_5 ;
  wire \xBar_V[7]_i_10_n_5 ;
  wire \xBar_V[7]_i_11_n_5 ;
  wire \xBar_V[7]_i_12_n_5 ;
  wire \xBar_V[7]_i_13_n_5 ;
  wire \xBar_V[7]_i_14_n_5 ;
  wire \xBar_V[7]_i_15_n_5 ;
  wire \xBar_V[7]_i_16_n_5 ;
  wire \xBar_V[7]_i_3_n_5 ;
  wire \xBar_V[7]_i_4_n_5 ;
  wire \xBar_V[7]_i_5_n_5 ;
  wire \xBar_V[7]_i_6_n_5 ;
  wire \xBar_V[7]_i_7_n_5 ;
  wire \xBar_V[7]_i_8_n_5 ;
  wire \xBar_V[7]_i_9_n_5 ;
  wire \xBar_V[8]_i_2_n_5 ;
  wire \xBar_V_reg[0]_0 ;
  wire \xBar_V_reg[10]_i_8_n_11 ;
  wire \xBar_V_reg[10]_i_8_n_12 ;
  wire \xBar_V_reg[7]_i_2_n_10 ;
  wire \xBar_V_reg[7]_i_2_n_11 ;
  wire \xBar_V_reg[7]_i_2_n_12 ;
  wire \xBar_V_reg[7]_i_2_n_5 ;
  wire \xBar_V_reg[7]_i_2_n_6 ;
  wire \xBar_V_reg[7]_i_2_n_7 ;
  wire \xBar_V_reg[7]_i_2_n_8 ;
  wire \xBar_V_reg[7]_i_2_n_9 ;
  wire [9:0]xCount_V;
  wire \xCount_V[7]_i_10_n_5 ;
  wire \xCount_V[7]_i_2_n_5 ;
  wire \xCount_V[7]_i_3_n_5 ;
  wire \xCount_V[7]_i_4_n_5 ;
  wire \xCount_V[7]_i_5_n_5 ;
  wire \xCount_V[7]_i_6_n_5 ;
  wire \xCount_V[7]_i_7_n_5 ;
  wire \xCount_V[7]_i_8_n_5 ;
  wire \xCount_V[7]_i_9_n_5 ;
  wire \xCount_V[9]_i_2_n_5 ;
  wire \xCount_V[9]_i_6_n_5 ;
  wire \xCount_V[9]_i_7_n_5 ;
  wire [9:0]xCount_V_1;
  wire \xCount_V_1[0]_i_1_n_5 ;
  wire \xCount_V_1[1]_i_1_n_5 ;
  wire \xCount_V_1[2]_i_1_n_5 ;
  wire \xCount_V_1[3]_i_1_n_5 ;
  wire \xCount_V_1[4]_i_1_n_5 ;
  wire \xCount_V_1[5]_i_2_n_5 ;
  wire \xCount_V_1[6]_i_1_n_5 ;
  wire \xCount_V_1[7]_i_1_n_5 ;
  wire \xCount_V_1[8]_i_1_n_5 ;
  wire \xCount_V_1[9]_i_2_n_5 ;
  wire \xCount_V_1[9]_i_3_n_5 ;
  wire \xCount_V_1[9]_i_5_n_5 ;
  wire \xCount_V_1[9]_i_7_n_5 ;
  wire \xCount_V_1[9]_i_8_n_5 ;
  wire \xCount_V_1_reg_n_5_[0] ;
  wire \xCount_V_1_reg_n_5_[1] ;
  wire \xCount_V_1_reg_n_5_[2] ;
  wire \xCount_V_1_reg_n_5_[3] ;
  wire \xCount_V_1_reg_n_5_[4] ;
  wire \xCount_V_1_reg_n_5_[5] ;
  wire \xCount_V_1_reg_n_5_[6] ;
  wire \xCount_V_1_reg_n_5_[7] ;
  wire \xCount_V_1_reg_n_5_[8] ;
  wire \xCount_V_1_reg_n_5_[9] ;
  wire [9:0]xCount_V_2;
  wire [16:0]\xCount_V_2_reg[9]_i_5 ;
  wire \xCount_V_2_reg_n_5_[0] ;
  wire \xCount_V_2_reg_n_5_[1] ;
  wire \xCount_V_2_reg_n_5_[2] ;
  wire \xCount_V_2_reg_n_5_[3] ;
  wire \xCount_V_2_reg_n_5_[4] ;
  wire \xCount_V_2_reg_n_5_[5] ;
  wire \xCount_V_2_reg_n_5_[6] ;
  wire \xCount_V_2_reg_n_5_[7] ;
  wire \xCount_V_2_reg_n_5_[8] ;
  wire \xCount_V_2_reg_n_5_[9] ;
  wire [9:0]xCount_V_3;
  wire xCount_V_30;
  wire \xCount_V_3[7]_i_10_n_5 ;
  wire \xCount_V_3[7]_i_2_n_5 ;
  wire \xCount_V_3[7]_i_3_n_5 ;
  wire \xCount_V_3[7]_i_4_n_5 ;
  wire \xCount_V_3[7]_i_5_n_5 ;
  wire \xCount_V_3[7]_i_6_n_5 ;
  wire \xCount_V_3[7]_i_7_n_5 ;
  wire \xCount_V_3[7]_i_8_n_5 ;
  wire \xCount_V_3[7]_i_9_n_5 ;
  wire \xCount_V_3[9]_i_2_n_5 ;
  wire \xCount_V_3[9]_i_5_n_5 ;
  wire \xCount_V_3[9]_i_6_n_5 ;
  wire \xCount_V_3_reg[7]_i_1_n_10 ;
  wire \xCount_V_3_reg[7]_i_1_n_11 ;
  wire \xCount_V_3_reg[7]_i_1_n_12 ;
  wire \xCount_V_3_reg[7]_i_1_n_5 ;
  wire \xCount_V_3_reg[7]_i_1_n_6 ;
  wire \xCount_V_3_reg[7]_i_1_n_7 ;
  wire \xCount_V_3_reg[7]_i_1_n_8 ;
  wire \xCount_V_3_reg[7]_i_1_n_9 ;
  wire [0:0]\xCount_V_3_reg[8]_0 ;
  wire \xCount_V_3_reg[9]_i_3_n_12 ;
  wire \xCount_V_3_reg_n_5_[0] ;
  wire \xCount_V_3_reg_n_5_[1] ;
  wire \xCount_V_3_reg_n_5_[2] ;
  wire \xCount_V_3_reg_n_5_[3] ;
  wire \xCount_V_3_reg_n_5_[4] ;
  wire \xCount_V_3_reg_n_5_[5] ;
  wire \xCount_V_3_reg_n_5_[6] ;
  wire \xCount_V_3_reg_n_5_[7] ;
  wire \xCount_V_3_reg_n_5_[8] ;
  wire \xCount_V_3_reg_n_5_[9] ;
  wire \xCount_V_reg[7]_i_1_n_10 ;
  wire \xCount_V_reg[7]_i_1_n_11 ;
  wire \xCount_V_reg[7]_i_1_n_12 ;
  wire \xCount_V_reg[7]_i_1_n_5 ;
  wire \xCount_V_reg[7]_i_1_n_6 ;
  wire \xCount_V_reg[7]_i_1_n_7 ;
  wire \xCount_V_reg[7]_i_1_n_8 ;
  wire \xCount_V_reg[7]_i_1_n_9 ;
  wire [0:0]\xCount_V_reg[8]_0 ;
  wire \xCount_V_reg[9]_i_3_n_12 ;
  wire \xCount_V_reg_n_5_[0] ;
  wire \xCount_V_reg_n_5_[1] ;
  wire \xCount_V_reg_n_5_[2] ;
  wire \xCount_V_reg_n_5_[3] ;
  wire \xCount_V_reg_n_5_[4] ;
  wire \xCount_V_reg_n_5_[5] ;
  wire \xCount_V_reg_n_5_[6] ;
  wire \xCount_V_reg_n_5_[7] ;
  wire \xCount_V_reg_n_5_[8] ;
  wire \xCount_V_reg_n_5_[9] ;
  wire \x_2_reg_5159_pp0_iter16_reg_reg[0]_srl8_n_5 ;
  wire x_2_reg_5159_pp0_iter17_reg;
  wire x_2_reg_5159_pp0_iter18_reg;
  wire x_2_reg_5159_pp0_iter19_reg;
  wire [15:1]x_fu_546;
  wire [15:0]x_fu_546__0;
  wire \x_fu_546_reg[0]_0 ;
  wire \x_fu_546_reg[4]_0 ;
  wire \x_fu_546_reg_n_5_[0] ;
  wire \x_fu_546_reg_n_5_[10] ;
  wire \x_fu_546_reg_n_5_[11] ;
  wire \x_fu_546_reg_n_5_[12] ;
  wire \x_fu_546_reg_n_5_[13] ;
  wire \x_fu_546_reg_n_5_[14] ;
  wire \x_fu_546_reg_n_5_[15] ;
  wire \x_fu_546_reg_n_5_[1] ;
  wire \x_fu_546_reg_n_5_[2] ;
  wire \x_fu_546_reg_n_5_[3] ;
  wire \x_fu_546_reg_n_5_[4] ;
  wire \x_fu_546_reg_n_5_[5] ;
  wire \x_fu_546_reg_n_5_[6] ;
  wire \x_fu_546_reg_n_5_[7] ;
  wire \x_fu_546_reg_n_5_[8] ;
  wire \x_fu_546_reg_n_5_[9] ;
  wire xor_ln1498_1_fu_4133_p2;
  wire xor_ln1498_fu_4087_p2;
  wire yCount_V0;
  wire \yCount_V[0]_i_1_n_5 ;
  wire \yCount_V[9]_i_10_n_5 ;
  wire \yCount_V[9]_i_11_n_5 ;
  wire \yCount_V[9]_i_12_n_5 ;
  wire \yCount_V[9]_i_13_n_5 ;
  wire \yCount_V[9]_i_14_n_5 ;
  wire \yCount_V[9]_i_15_n_5 ;
  wire \yCount_V[9]_i_16_n_5 ;
  wire \yCount_V[9]_i_17_n_5 ;
  wire \yCount_V[9]_i_4_n_5 ;
  wire \yCount_V[9]_i_6_n_5 ;
  wire \yCount_V[9]_i_7_n_5 ;
  wire \yCount_V[9]_i_8_n_5 ;
  wire \yCount_V[9]_i_9_n_5 ;
  wire yCount_V_10;
  wire \yCount_V_1[5]_i_4_n_5 ;
  wire [5:0]yCount_V_1_reg;
  wire \yCount_V_1_reg[5]_0 ;
  wire \yCount_V_1_reg[5]_1 ;
  wire yCount_V_20;
  wire \yCount_V_2[9]_i_10_n_5 ;
  wire \yCount_V_2[9]_i_11_n_5 ;
  wire \yCount_V_2[9]_i_2_n_5 ;
  wire \yCount_V_2[9]_i_4_n_5 ;
  wire \yCount_V_2[9]_i_5_n_5 ;
  wire \yCount_V_2[9]_i_6_n_5 ;
  wire \yCount_V_2[9]_i_7_n_5 ;
  wire \yCount_V_2[9]_i_8_n_5 ;
  wire \yCount_V_2[9]_i_9_n_5 ;
  wire [9:0]yCount_V_2_reg;
  wire \yCount_V_2_reg[0]_0 ;
  wire \yCount_V_2_reg[0]_1 ;
  wire yCount_V_30;
  wire \yCount_V_3[0]_i_1_n_5 ;
  wire \yCount_V_3[9]_i_10_n_5 ;
  wire \yCount_V_3[9]_i_11_n_5 ;
  wire \yCount_V_3[9]_i_12_n_5 ;
  wire \yCount_V_3[9]_i_13_n_5 ;
  wire \yCount_V_3[9]_i_14_n_5 ;
  wire \yCount_V_3[9]_i_15_n_5 ;
  wire \yCount_V_3[9]_i_16_n_5 ;
  wire \yCount_V_3[9]_i_17_n_5 ;
  wire \yCount_V_3[9]_i_18_n_5 ;
  wire \yCount_V_3[9]_i_19_n_5 ;
  wire \yCount_V_3[9]_i_5_n_5 ;
  wire \yCount_V_3[9]_i_8_n_5 ;
  wire \yCount_V_3[9]_i_9_n_5 ;
  wire [9:0]yCount_V_3_reg;
  wire \yCount_V_3_reg[9]_0 ;
  wire \yCount_V_3_reg[9]_i_4_n_10 ;
  wire \yCount_V_3_reg[9]_i_4_n_11 ;
  wire \yCount_V_3_reg[9]_i_4_n_12 ;
  wire \yCount_V_3_reg[9]_i_4_n_8 ;
  wire \yCount_V_3_reg[9]_i_4_n_9 ;
  wire [9:0]yCount_V_reg;
  wire [0:0]\yCount_V_reg[9]_0 ;
  wire \yCount_V_reg[9]_i_5_n_10 ;
  wire \yCount_V_reg[9]_i_5_n_11 ;
  wire \yCount_V_reg[9]_i_5_n_12 ;
  wire \yCount_V_reg[9]_i_5_n_8 ;
  wire \yCount_V_reg[9]_i_5_n_9 ;
  wire [9:0]zext_ln1032_cast_reg_5136_reg;
  wire \zext_ln1032_cast_reg_5136_reg[0]_0 ;
  wire \zext_ln1032_cast_reg_5136_reg[1]_0 ;
  wire \zext_ln1032_cast_reg_5136_reg[2]_0 ;
  wire \zext_ln1032_cast_reg_5136_reg[3]_0 ;
  wire \zext_ln1032_cast_reg_5136_reg[4]_0 ;
  wire \zext_ln1032_cast_reg_5136_reg[5]_0 ;
  wire \zext_ln1032_cast_reg_5136_reg[6]_0 ;
  wire \zext_ln1032_cast_reg_5136_reg[7]_0 ;
  wire [1:0]\zext_ln1032_cast_reg_5136_reg[9]_0 ;
  wire [19:7]zext_ln1259_fu_3731_p1;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[15]_i_10_n_5 ;
  wire \zonePlateVAddr[15]_i_11_n_5 ;
  wire \zonePlateVAddr[15]_i_12_n_5 ;
  wire \zonePlateVAddr[15]_i_3_n_5 ;
  wire \zonePlateVAddr[15]_i_5_n_5 ;
  wire \zonePlateVAddr[15]_i_6_n_5 ;
  wire \zonePlateVAddr[15]_i_7_n_5 ;
  wire \zonePlateVAddr[15]_i_8_n_5 ;
  wire \zonePlateVAddr[15]_i_9_n_5 ;
  wire \zonePlateVAddr[7]_i_10_n_5 ;
  wire \zonePlateVAddr[7]_i_3_n_5 ;
  wire \zonePlateVAddr[7]_i_4_n_5 ;
  wire \zonePlateVAddr[7]_i_5_n_5 ;
  wire \zonePlateVAddr[7]_i_6_n_5 ;
  wire \zonePlateVAddr[7]_i_7_n_5 ;
  wire \zonePlateVAddr[7]_i_8_n_5 ;
  wire \zonePlateVAddr[7]_i_9_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[10]_i_2_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[11]_i_2_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[12]_i_2_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[13]_i_2_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[14]_i_2_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[15]_i_4_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[7]_i_2_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[8]_i_2_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340[9]_i_2_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_340_reg[0] ;
  wire [15:0]\zonePlateVAddr_loc_0_fu_340_reg[15] ;
  wire [7:0]\zonePlateVAddr_loc_0_fu_340_reg[15]_0 ;
  wire \zonePlateVAddr_loc_0_fu_340_reg[1] ;
  wire \zonePlateVAddr_loc_0_fu_340_reg[2] ;
  wire \zonePlateVAddr_loc_0_fu_340_reg[3] ;
  wire \zonePlateVAddr_loc_0_fu_340_reg[4] ;
  wire \zonePlateVAddr_loc_0_fu_340_reg[5] ;
  wire \zonePlateVAddr_loc_0_fu_340_reg[6] ;
  wire \zonePlateVAddr_loc_0_fu_340_reg[7] ;
  wire [15:0]\zonePlateVAddr_reg[15] ;
  wire \zonePlateVAddr_reg[15]_i_4_n_10 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_11 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_12 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_6 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_7 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_8 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_9 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_10 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_11 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_12 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_6 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_7 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_8 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_9 ;
  wire [15:0]zonePlateVDelta;
  wire \zonePlateVDelta[15]_i_11_n_5 ;
  wire \zonePlateVDelta[15]_i_12_n_5 ;
  wire \zonePlateVDelta[15]_i_13_n_5 ;
  wire \zonePlateVDelta[15]_i_14_n_5 ;
  wire \zonePlateVDelta[15]_i_15_n_5 ;
  wire \zonePlateVDelta[15]_i_16_n_5 ;
  wire \zonePlateVDelta[15]_i_17_n_5 ;
  wire \zonePlateVDelta[15]_i_18_n_5 ;
  wire \zonePlateVDelta[15]_i_19_n_5 ;
  wire [15:0]\zonePlateVDelta[15]_i_20 ;
  wire \zonePlateVDelta[15]_i_22_n_5 ;
  wire \zonePlateVDelta[15]_i_6_n_5 ;
  wire \zonePlateVDelta[15]_i_9_n_5 ;
  wire \zonePlateVDelta[7]_i_10_n_5 ;
  wire \zonePlateVDelta[7]_i_3_n_5 ;
  wire \zonePlateVDelta[7]_i_4_n_5 ;
  wire \zonePlateVDelta[7]_i_5_n_5 ;
  wire \zonePlateVDelta[7]_i_6_n_5 ;
  wire \zonePlateVDelta[7]_i_7_n_5 ;
  wire \zonePlateVDelta[7]_i_8_n_5 ;
  wire \zonePlateVDelta[7]_i_9_n_5 ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire \zonePlateVDelta_reg[15]_i_8_n_10 ;
  wire \zonePlateVDelta_reg[15]_i_8_n_11 ;
  wire \zonePlateVDelta_reg[15]_i_8_n_12 ;
  wire \zonePlateVDelta_reg[15]_i_8_n_6 ;
  wire \zonePlateVDelta_reg[15]_i_8_n_7 ;
  wire \zonePlateVDelta_reg[15]_i_8_n_8 ;
  wire \zonePlateVDelta_reg[15]_i_8_n_9 ;
  wire [7:0]\zonePlateVDelta_reg[7]_0 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_10 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_11 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_12 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_6 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_7 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_8 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_9 ;
  wire NLW_ap_loop_exit_ready_pp0_iter20_reg_reg_srl20_Q31_UNCONNECTED;
  wire [7:1]\NLW_g_2_reg_5929_reg[9]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_g_2_reg_5929_reg[9]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_g_2_reg_5929_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:4]\NLW_icmp_ln1027_1_reg_5291_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1027_1_reg_5291_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1027_1_reg_5291_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln1027_5_reg_5287_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1027_5_reg_5287_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln1027_6_reg_5262_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1027_6_reg_5262_reg[0]_i_2_O_UNCONNECTED ;
  wire \NLW_icmp_ln1050_reg_5243_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ;
  wire \NLW_icmp_ln1629_reg_5207_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_DBITERR_UNCONNECTED;
  wire NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_CASDOUTPB_UNCONNECTED;
  wire [15:4]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_DOUTPBDOUTP_UNCONNECTED;
  wire \NLW_or_ln691_reg_5247_pp0_iter19_reg_reg[0]_srl19_Q31_UNCONNECTED ;
  wire [7:1]\NLW_outpix_val_V_64_reg_5935_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_outpix_val_V_64_reg_5935_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_outpix_val_V_64_reg_5935_reg[9]_i_4_O_UNCONNECTED ;
  wire NLW_pf_ovrlayYUV_U_empty_UNCONNECTED;
  wire [7:7]\NLW_phi_mul_fu_542_reg[15]_i_3_CO_UNCONNECTED ;
  wire [7:1]\NLW_rampVal_2_new_0_fu_312_reg[9]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_rampVal_2_new_0_fu_312_reg[9]_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_tmp_10_reg_5440_reg[21]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_tmp_10_reg_5440_reg[5]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_tmp_6_reg_5384_reg[21]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_tmp_6_reg_5384_reg[5]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_tmp_8_reg_5394_reg[21]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_tmp_8_reg_5394_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trunc_ln1311_1_reg_5713_reg[4]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln1311_1_reg_5713_reg[4]_i_11_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln1311_1_reg_5713_reg[4]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_trunc_ln1311_1_reg_5713_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_trunc_ln1311_1_reg_5713_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_xBar_V_reg[10]_i_8_CO_UNCONNECTED ;
  wire [7:3]\NLW_xBar_V_reg[10]_i_8_O_UNCONNECTED ;
  wire [7:1]\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:6]\NLW_yCount_V_3_reg[9]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_yCount_V_3_reg[9]_i_4_O_UNCONNECTED ;
  wire [7:6]\NLW_yCount_V_reg[9]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_yCount_V_reg[9]_i_5_O_UNCONNECTED ;
  wire [7:7]\NLW_zonePlateVAddr_reg[15]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_zonePlateVDelta_reg[15]_i_8_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R DPtpgBarArray_U
       (.D(DPtpgBarArray_U_n_11),
        .DPtpgBarArray_address0(DPtpgBarArray_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .\genblk1[18].v2_reg[18] (DPtpgBarArray_U_n_5),
        .\genblk1[18].v2_reg[18]_0 (DPtpgBarArray_U_n_9),
        .\q0_reg[0]_0 (DPtpgBarArray_U_n_10),
        .\q0_reg[0]_1 (DPtpgBarArray_U_n_13),
        .\q0_reg[0]_2 ({DPtpgBarArray_U_n_22,DPtpgBarArray_U_n_23,DPtpgBarArray_U_n_24}),
        .\q0_reg[0]_3 (DPtpgBarArray_U_n_25),
        .\q0_reg[0]_4 (DPtpgBarArray_U_n_26),
        .\q0_reg[0]_5 (DPtpgBarArray_U_n_28),
        .\q0_reg[0]_6 (DPtpgBarArray_U_n_29),
        .\q0_reg[1]_0 (DPtpgBarArray_U_n_12),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_15),
        .\q0_reg[1]_2 (DPtpgBarArray_U_n_16),
        .\q0_reg[1]_3 ({DPtpgBarArray_U_n_17,DPtpgBarArray_U_n_18}),
        .\q0_reg[1]_4 (DPtpgBarArray_U_n_27),
        .\q0_reg[1]_5 (DPtpgBarArray_U_n_30),
        .\q0_reg[2]_0 (DPtpgBarArray_U_n_14),
        .\q0_reg[2]_1 ({DPtpgBarArray_U_n_19,DPtpgBarArray_U_n_20,DPtpgBarArray_U_n_21}),
        .\q0_reg[2]_2 (\q0_reg[2]_0 ),
        .valid_out(frp_pipeline_valid_U_valid_out[19:18]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R DPtpgBarSelRgb_CEA_b_U
       (.D({DPtpgBarSelRgb_CEA_b_U_n_7,DPtpgBarSelRgb_CEA_b_U_n_8,DPtpgBarSelRgb_CEA_b_U_n_9,DPtpgBarSelRgb_CEA_b_U_n_10,DPtpgBarSelRgb_CEA_b_U_n_11,DPtpgBarSelRgb_CEA_b_U_n_12}),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_3_0 (outpix_val_V_49_fu_4235_p3[6:5]),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_2 (tpgBarSelRgb_b_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_3 (DPtpgBarSelYuv_601_v_U_n_11),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_0 (tpgBarSelRgb_b_U_n_14),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] (tpgBarSelRgb_b_U_n_11),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_2 (tpgBarSelYuv_v_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_3 (DPtpgBarSelYuv_601_v_U_n_21),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 (tpgBarSelRgb_b_U_n_12),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_2 (tpgBarSelYuv_v_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7]_1 (DPtpgBarSelYuv_601_v_U_n_12),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] (\outpix_val_V_12_reg_5785_reg[9]_0 [8:0]),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_2 (tpgBarSelYuv_v_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_4 (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_5 (\rampVal_3_loc_0_fu_352_reg[9] [9]),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_6 (\zext_ln1032_cast_reg_5136_reg[9]_0 [1]),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_7 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .cmp59_i_read_reg_4954(cmp59_i_read_reg_4954),
        .icmp_ln1027_reg_5193_pp0_iter19_reg(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .\p_0_2_0_0_0133364_lcssa373_fu_280_reg[3] (DPtpgBarSelRgb_CEA_b_U_n_15),
        .\p_0_2_0_0_0133364_lcssa373_fu_280_reg[8] (DPtpgBarSelRgb_CEA_b_U_n_16),
        .\q0_reg[6]_0 (DPtpgBarSelRgb_CEA_b_U_n_5),
        .\q0_reg[7]_0 (DPtpgBarSelRgb_CEA_b_U_n_6),
        .\q0_reg[7]_1 (DPtpgBarSelRgb_CEA_b_U_n_13),
        .\q0_reg[7]_2 (DPtpgBarSelRgb_CEA_b_U_n_14),
        .\q0_reg[7]_3 (DPtpgBarSelRgb_CEA_b_U_n_17),
        .\q0_reg[7]_4 (\q0_reg[5] ),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R DPtpgBarSelRgb_CEA_g_U
       (.D({DPtpgBarSelRgb_CEA_g_U_n_6,DPtpgBarSelRgb_CEA_g_U_n_7,DPtpgBarSelRgb_CEA_g_U_n_8}),
        .Q(Q[2]),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[5] (DPtpgBarSelRgb_CEA_g_U_n_9),
        .\ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[6] (DPtpgBarSelRgb_CEA_g_U_n_10),
        .\ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[7] (DPtpgBarSelRgb_CEA_g_U_n_11),
        .ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_4_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_12_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_14_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_1 (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_2 (\bSerie_V[27]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 (whiYuv_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_3 (tpgBarSelRgb_g_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 (DPtpgBarSelYuv_601_v_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 (tpgBarSelRgb_g_U_n_8),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_16_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_14_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 (blkYuv_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_3 (tpgBarSelYuv_v_U_n_16),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 (\outpix_val_V_13_reg_5779_reg[9]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_7 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_8 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_12_n_5 ),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071[1:0]),
        .cmp59_i_read_reg_4954(cmp59_i_read_reg_4954),
        .\cmp59_i_read_reg_4954_reg[0] (DPtpgBarSelRgb_CEA_g_U_n_14),
        .\p_0_1_0_0_0131362_lcssa370_fu_276_reg[8] (DPtpgBarSelRgb_CEA_g_U_n_13),
        .\q0_reg[7]_0 (DPtpgBarSelRgb_CEA_g_U_n_5),
        .\q0_reg[7]_1 (DPtpgBarSelRgb_CEA_g_U_n_12),
        .\q0_reg[7]_2 (DPtpgBarSelRgb_CEA_g_U_n_15),
        .\q0_reg[7]_3 (\q0_reg[7]_0 ),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R DPtpgBarSelRgb_CEA_r_U
       (.D({DPtpgBarSelRgb_CEA_r_U_n_6,DPtpgBarSelRgb_CEA_r_U_n_7,DPtpgBarSelRgb_CEA_r_U_n_8,DPtpgBarSelRgb_CEA_r_U_n_9,DPtpgBarSelRgb_CEA_r_U_n_10,DPtpgBarSelRgb_CEA_r_U_n_11}),
        .DPtpgBarSelYuv_709_y_q0({DPtpgBarSelYuv_709_y_q0[8],DPtpgBarSelYuv_709_y_q0[6:5],DPtpgBarSelYuv_709_y_q0[3:2]}),
        .Q(Q[1]),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_16_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] (DPtpgBarSelYuv_601_y_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 (tpgBarSelRgb_r_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] (tpgBarSelYuv_y_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] (tpgBarSelYuv_y_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 (DPtpgBarSelRgb_CEA_b_U_n_17),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_23_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_7 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_8 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] (tpgBarSelYuv_y_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_12_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_12_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] (tpgBarSelYuv_y_U_n_8),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_12_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] (tpgBarSelRgb_r_U_n_11),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_0 (DPtpgBarSelRgb_CEA_g_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_12_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_15_n_5 ),
        .\bckgndId_load_read_reg_5071_reg[1] (DPtpgBarSelRgb_CEA_r_U_n_15),
        .cmp126_i_read_reg_4950(cmp126_i_read_reg_4950),
        .cmp59_i_read_reg_4954(cmp59_i_read_reg_4954),
        .\cmp59_i_read_reg_4954_reg[0] (DPtpgBarSelRgb_CEA_r_U_n_13),
        .\cmp59_i_read_reg_4954_reg[0]_0 (DPtpgBarSelRgb_CEA_r_U_n_14),
        .\cmp59_i_read_reg_4954_reg[0]_1 (DPtpgBarSelRgb_CEA_r_U_n_16),
        .\q0_reg[7]_0 (DPtpgBarSelRgb_CEA_r_U_n_5),
        .\q0_reg[7]_1 (DPtpgBarSelRgb_CEA_r_U_n_12),
        .\q0_reg[7]_2 (\q0_reg[7] ),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R DPtpgBarSelYuv_601_u_U
       (.D({\q0_reg[7]_2 ,DPtpgBarArray_U_n_11}),
        .Q(Q[2]),
        .\and_ln1756_reg_5543_reg[0] (DPtpgBarSelYuv_601_u_U_n_8),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_0 (\and_ln1756_reg_5543_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_0 (DPtpgBarSelYuv_601_v_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .cmp126_i_read_reg_4950(cmp126_i_read_reg_4950),
        .\q0_reg[0]_0 (DPtpgBarSelYuv_601_u_U_n_5),
        .\q0_reg[0]_1 (\q0_reg[0] ),
        .\q0_reg[5]_0 (DPtpgBarSelYuv_601_u_U_n_6),
        .\q0_reg[5]_1 (DPtpgBarArray_U_n_16),
        .\q0_reg[6]_0 (DPtpgBarSelYuv_601_u_U_n_10),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_601_u_U_n_9),
        .\q0_reg[9]_0 (DPtpgBarSelYuv_601_u_U_n_7),
        .\q0_reg[9]_1 (DPtpgBarArray_U_n_13),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R DPtpgBarSelYuv_601_v_U
       (.D(DPtpgBarSelYuv_601_v_U_n_9),
        .Q({DPtpgBarSelYuv_709_v_U_n_8,DPtpgBarSelYuv_709_v_U_n_9,DPtpgBarSelYuv_709_v_U_n_10}),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_0 (redYuv_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] (\and_ln1756_reg_5543_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 (DPtpgBarSelYuv_601_u_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 (redYuv_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 (whiYuv_1_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 (whiYuv_U_n_9),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] (grnYuv_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_1 (DPtpgBarSelRgb_CEA_g_U_n_15),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_4 (DPtpgBarSelYuv_601_u_U_n_8),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_5 (tpgBarSelYuv_v_U_n_12),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] (DPtpgBarSelYuv_709_u_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 (DPtpgBarSelYuv_601_u_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] (DPtpgBarSelYuv_601_u_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ({DPtpgBarSelYuv_709_u_U_n_6,DPtpgBarSelYuv_709_u_U_n_8}),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 (tpgBarSelYuv_v_U_n_15),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_0 (tpgBarSelYuv_v_U_n_8),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_2 (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 (tpgBarSelRgb_b_U_n_13),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4_n_5 ),
        .\cmp2_i381_read_reg_5049_reg[0] (DPtpgBarSelYuv_601_v_U_n_10),
        .\q0_reg[0]_0 (DPtpgBarSelYuv_601_v_U_n_18),
        .\q0_reg[0]_1 (DPtpgBarSelYuv_601_v_U_n_19),
        .\q0_reg[5]_0 (DPtpgBarSelYuv_601_v_U_n_6),
        .\q0_reg[5]_1 (DPtpgBarSelYuv_601_v_U_n_11),
        .\q0_reg[5]_2 (DPtpgBarSelYuv_601_v_U_n_14),
        .\q0_reg[5]_3 (DPtpgBarSelYuv_601_v_U_n_17),
        .\q0_reg[5]_4 (DPtpgBarSelYuv_601_v_U_n_21),
        .\q0_reg[5]_5 (DPtpgBarArray_U_n_9),
        .\q0_reg[5]_6 (\q0_reg[5] ),
        .\q0_reg[6]_0 (DPtpgBarSelYuv_601_v_U_n_15),
        .\q0_reg[6]_1 (DPtpgBarSelYuv_601_v_U_n_16),
        .\q0_reg[6]_2 ({DPtpgBarArray_U_n_17,DPtpgBarArray_U_n_18}),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_601_v_U_n_5),
        .\q0_reg[7]_1 (DPtpgBarSelYuv_601_v_U_n_12),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[8]_0 (DPtpgBarSelYuv_601_v_U_n_7),
        .\q0_reg[8]_1 (DPtpgBarSelYuv_601_v_U_n_22),
        .\q0_reg[8]_2 (DPtpgBarArray_U_n_14),
        .\q0_reg[9]_0 (DPtpgBarSelYuv_601_v_U_n_8),
        .\q0_reg[9]_1 (DPtpgBarSelYuv_601_v_U_n_13),
        .\q0_reg[9]_2 (DPtpgBarSelYuv_601_v_U_n_20),
        .\q0_reg[9]_3 (DPtpgBarArray_U_n_15),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R DPtpgBarSelYuv_601_y_U
       (.ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .\q0_reg[2]_0 (DPtpgBarSelYuv_601_y_U_n_5),
        .\q0_reg[2]_1 (\q0_reg[2] ),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R DPtpgBarSelYuv_709_u_U
       (.D({DPtpgBarArray_U_n_22,DPtpgBarArray_U_n_23,DPtpgBarArray_U_n_24}),
        .Q(Q[1]),
        .ap_clk(ap_clk),
        .\q0_reg[5]_0 (DPtpgBarSelYuv_709_u_U_n_5),
        .\q0_reg[5]_1 (DPtpgBarSelYuv_709_v_U_n_6),
        .\q0_reg[6]_0 ({DPtpgBarSelYuv_709_u_U_n_6,DPtpgBarSelYuv_709_u_U_n_7,DPtpgBarSelYuv_709_u_U_n_8}),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R DPtpgBarSelYuv_709_v_U
       (.D(DPtpgBarSelYuv_709_v_U_n_7),
        .Q({Q[2],Q[0]}),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_2 (DPtpgBarSelYuv_601_u_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] (bluYuv_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_0 (whiYuv_1_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_3 (DPtpgBarSelRgb_CEA_g_U_n_12),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_5 (\and_ln1756_reg_5543_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_6 (tpgBarSelYuv_v_U_n_14),
        .cmp126_i_read_reg_4950(cmp126_i_read_reg_4950),
        .\q0_reg[2] (DPtpgBarSelYuv_709_v_U_n_6),
        .\q0_reg[5]_0 (DPtpgBarSelYuv_709_v_U_n_5),
        .\q0_reg[6]_0 ({DPtpgBarSelYuv_709_v_U_n_8,DPtpgBarSelYuv_709_v_U_n_9,DPtpgBarSelYuv_709_v_U_n_10}),
        .\q0_reg[6]_1 ({DPtpgBarArray_U_n_19,DPtpgBarArray_U_n_20,DPtpgBarArray_U_n_21}),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R DPtpgBarSelYuv_709_y_U
       (.DPtpgBarSelYuv_709_y_q0(DPtpgBarSelYuv_709_y_q0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2_0 (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .\cmp2_i381_read_reg_5049_reg[0] (DPtpgBarSelYuv_709_y_U_n_14),
        .\q0_reg[0]_0 (DPtpgBarArray_U_n_29),
        .\q0_reg[1]_0 (DPtpgBarArray_U_n_27),
        .\q0_reg[2]_0 (DPtpgBarArray_U_n_25),
        .\q0_reg[3]_0 (DPtpgBarArray_U_n_12),
        .\q0_reg[4]_0 (DPtpgBarArray_U_n_26),
        .\q0_reg[5]_0 (DPtpgBarArray_U_n_10),
        .\q0_reg[5]_1 (DPtpgBarArray_U_n_5),
        .\q0_reg[6]_0 (DPtpgBarArray_U_n_28),
        .\q0_reg[7]_0 (DPtpgBarArray_U_n_30),
        .\q0_reg[8]_0 (DPtpgBarArray_U_n_16),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(ovrlayYUV_full_n),
        .I1(data_out_vld),
        .I2(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .O(push));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [0]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[0]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [10]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[10]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [11]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[11]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [12]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[12]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [13]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[13]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [14]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[14]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [15]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[15]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [1]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[1]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [2]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[2]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [3]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[3]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [4]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[4]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [5]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[5]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [6]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[6]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [7]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[7]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [8]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[8]),
        .R(1'b0));
  FDRE \Zplate_Hor_Control_Start_read_reg_5066_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Hor_Control_Start_read_reg_5066_reg[15]_0 [9]),
        .Q(Zplate_Hor_Control_Start_read_reg_5066[9]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [0]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[0]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [10]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[10]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [11]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[11]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [12]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[12]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [13]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[13]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [14]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[14]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [15]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[15]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [1]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[1]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [2]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[2]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [3]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[3]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [4]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[4]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [5]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[5]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [6]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[6]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [7]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[7]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [8]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[8]),
        .R(1'b0));
  FDRE \Zplate_Ver_Control_Delta_read_reg_5009_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Zplate_Ver_Control_Delta_read_reg_5009_reg[15]_0 [9]),
        .Q(Zplate_Ver_Control_Delta_read_reg_5009[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[0]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[0]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[10]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[10]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[10]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[1]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[1]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[1]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[2]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[2]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[2]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[3]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[3]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[3]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[4]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[4]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[4]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[5]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[5]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[5]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[6]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[6]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[6]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[7]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[7]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[7]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[8]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[8]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[8]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter7_reg_reg[9]_srl7 " *) 
  SRL16E \add_ln1240_reg_5217_pp0_iter7_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1240_reg_5217[9]),
        .Q(\add_ln1240_reg_5217_pp0_iter7_reg_reg[9]_srl7_n_5 ));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[0]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[10]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[10]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[1]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[2]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[3]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[4]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[5]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[6]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[7]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[8]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[8]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1240_reg_5217_pp0_iter7_reg_reg[9]_srl7_n_5 ),
        .Q(add_ln1240_reg_5217_pp0_iter8_reg[9]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(B[0]),
        .Q(add_ln1240_reg_5217[0]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(add_ln1240_fu_2147_p2[10]),
        .Q(add_ln1240_reg_5217[10]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(add_ln1240_fu_2147_p2[1]),
        .Q(add_ln1240_reg_5217[1]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(add_ln1240_fu_2147_p2[2]),
        .Q(add_ln1240_reg_5217[2]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(add_ln1240_reg_5217[3]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(add_ln1240_fu_2147_p2[4]),
        .Q(add_ln1240_reg_5217[4]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(add_ln1240_reg_5217[5]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(add_ln1240_fu_2147_p2[6]),
        .Q(add_ln1240_reg_5217[6]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(add_ln1240_reg_5217[7]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(add_ln1240_fu_2147_p2[8]),
        .Q(add_ln1240_reg_5217[8]),
        .R(1'b0));
  FDRE \add_ln1240_reg_5217_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln1240_reg_5217_reg[10]_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(add_ln1240_reg_5217[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \add_ln1244_reg_5266[10]_i_1 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I3(\icmp_ln520_reg_5189_reg[0]_0 ),
        .O(add_ln1244_reg_52660));
  LUT6 #(
    .INIT(64'hA8A8A888A888A888)) 
    \add_ln1244_reg_5266[10]_i_3 
       (.I0(trunc_ln520_1_reg_5182[7]),
        .I1(trunc_ln520_1_reg_5182[6]),
        .I2(trunc_ln520_1_reg_5182[5]),
        .I3(trunc_ln520_1_reg_5182[4]),
        .I4(trunc_ln520_1_reg_5182[3]),
        .I5(trunc_ln520_1_reg_5182[2]),
        .O(\add_ln1244_reg_5266[10]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1244_reg_5266[2]_i_1 
       (.I0(trunc_ln520_1_reg_5182[2]),
        .O(add_ln1244_fu_2409_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1244_reg_5266[3]_i_1 
       (.I0(trunc_ln520_1_reg_5182[2]),
        .I1(trunc_ln520_1_reg_5182[3]),
        .O(add_ln1244_fu_2409_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    \add_ln1244_reg_5266[5]_i_1 
       (.I0(trunc_ln520_1_reg_5182[4]),
        .I1(trunc_ln520_1_reg_5182[3]),
        .I2(trunc_ln520_1_reg_5182[2]),
        .I3(trunc_ln520_1_reg_5182[5]),
        .O(add_ln1244_fu_2409_p2[5]));
  LUT6 #(
    .INIT(64'h11151515EEEAEAEA)) 
    \add_ln1244_reg_5266[7]_i_1 
       (.I0(trunc_ln520_1_reg_5182[6]),
        .I1(trunc_ln520_1_reg_5182[5]),
        .I2(trunc_ln520_1_reg_5182[4]),
        .I3(trunc_ln520_1_reg_5182[3]),
        .I4(trunc_ln520_1_reg_5182[2]),
        .I5(trunc_ln520_1_reg_5182[7]),
        .O(add_ln1244_fu_2409_p2[7]));
  LUT3 #(
    .INIT(8'h1E)) 
    \add_ln1244_reg_5266[9]_i_1 
       (.I0(trunc_ln520_1_reg_5182[8]),
        .I1(\add_ln1244_reg_5266[10]_i_3_n_5 ),
        .I2(trunc_ln520_1_reg_5182[9]),
        .O(add_ln1244_fu_2409_p2[9]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[0]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[0]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[10]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[10]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[10]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[1]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[1]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[2]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[2]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[3]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[3]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[4]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[4]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[5]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[5]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[6]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[6]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[7]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[7]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[8]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[8]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \add_ln1244_reg_5266_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln1244_reg_5266[9]),
        .Q(\add_ln1244_reg_5266_pp0_iter8_reg_reg[9]_srl7_n_5 ));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[0]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[10]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[1]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[2]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[3]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[4]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[5]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[6]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[7]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[8]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_pp0_iter9_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln1244_reg_5266_pp0_iter8_reg_reg[9]_srl7_n_5 ),
        .Q(add_ln1244_reg_5266_pp0_iter9_reg[9]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(trunc_ln520_1_reg_5182[0]),
        .Q(add_ln1244_reg_5266[0]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(urem_11ns_4ns_3_15_1_U54_n_5),
        .Q(add_ln1244_reg_5266[10]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(trunc_ln520_1_reg_5182[1]),
        .Q(add_ln1244_reg_5266[1]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(add_ln1244_fu_2409_p2[2]),
        .Q(add_ln1244_reg_5266[2]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(add_ln1244_fu_2409_p2[3]),
        .Q(add_ln1244_reg_5266[3]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(urem_11ns_4ns_3_15_1_U54_n_8),
        .Q(add_ln1244_reg_5266[4]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(add_ln1244_fu_2409_p2[5]),
        .Q(add_ln1244_reg_5266[5]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(urem_11ns_4ns_3_15_1_U54_n_7),
        .Q(add_ln1244_reg_5266[6]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(add_ln1244_fu_2409_p2[7]),
        .Q(add_ln1244_reg_5266[7]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(urem_11ns_4ns_3_15_1_U54_n_6),
        .Q(add_ln1244_reg_5266[8]),
        .R(1'b0));
  FDRE \add_ln1244_reg_5266_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1244_reg_52660),
        .D(add_ln1244_fu_2409_p2[9]),
        .Q(add_ln1244_reg_5266[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \add_ln1257_1_reg_5637[23]_i_1 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I3(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I4(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .I5(frp_pipeline_valid_U_valid_out[19]),
        .O(add_ln1257_1_reg_56370));
  FDRE \add_ln1257_1_reg_5637_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_28),
        .Q(add_ln1257_1_reg_5637[0]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_18),
        .Q(add_ln1257_1_reg_5637[10]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_17),
        .Q(add_ln1257_1_reg_5637[11]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_16),
        .Q(add_ln1257_1_reg_5637[12]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_15),
        .Q(add_ln1257_1_reg_5637[13]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_14),
        .Q(add_ln1257_1_reg_5637[14]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_13),
        .Q(add_ln1257_1_reg_5637[15]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[16] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_12),
        .Q(add_ln1257_1_reg_5637[16]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[17] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_11),
        .Q(add_ln1257_1_reg_5637[17]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[18] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_10),
        .Q(add_ln1257_1_reg_5637[18]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[19] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_9),
        .Q(add_ln1257_1_reg_5637[19]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_27),
        .Q(add_ln1257_1_reg_5637[1]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[20] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_8),
        .Q(add_ln1257_1_reg_5637[20]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[21] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_7),
        .Q(add_ln1257_1_reg_5637[21]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[22] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_6),
        .Q(add_ln1257_1_reg_5637[22]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[23] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_5),
        .Q(add_ln1257_1_reg_5637[23]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_26),
        .Q(add_ln1257_1_reg_5637[2]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_25),
        .Q(add_ln1257_1_reg_5637[3]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_24),
        .Q(add_ln1257_1_reg_5637[4]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_23),
        .Q(add_ln1257_1_reg_5637[5]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_22),
        .Q(add_ln1257_1_reg_5637[6]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_21),
        .Q(add_ln1257_1_reg_5637[7]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_20),
        .Q(add_ln1257_1_reg_5637[8]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_5637_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_56370),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_19),
        .Q(add_ln1257_1_reg_5637[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 am_addmul_16ns_1s_16ns_17_4_1_U59
       (.B({x_fu_546[15],B[2],x_fu_546[13:7],B[1],x_fu_546[5:1],B[0]}),
        .P(d),
        .ap_clk(ap_clk));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1292_reg_5239_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1292_reg_5239_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln1292_reg_5239_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(and_ln1292_reg_5239),
        .Q(\and_ln1292_reg_5239_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  FDRE \and_ln1292_reg_5239_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1292_reg_5239_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(and_ln1292_reg_5239_pp0_iter4_reg),
        .R(1'b0));
  FDRE \and_ln1292_reg_5239_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1292_reg_5239_reg[0]_0 ),
        .Q(and_ln1292_reg_5239),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1341_reg_5283_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1341_reg_5283_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \and_ln1341_reg_5283_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(and_ln1341_reg_5283),
        .Q(\and_ln1341_reg_5283_pp0_iter15_reg_reg[0]_srl14_n_5 ));
  FDRE \and_ln1341_reg_5283_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1341_reg_5283_pp0_iter15_reg_reg[0]_srl14_n_5 ),
        .Q(\and_ln1341_reg_5283_pp0_iter16_reg_reg[0]__0_n_5 ),
        .R(1'b0));
  FDRE \and_ln1341_reg_5283_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1341_reg_5283_reg[0]_0 ),
        .Q(and_ln1341_reg_5283),
        .R(1'b0));
  FDRE \and_ln1404_reg_5223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1404_reg_5223_reg[0]_0 ),
        .Q(and_ln1404_reg_5223),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1523_reg_5258_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1523_reg_5258_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \and_ln1523_reg_5258_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(and_ln1523_reg_5258),
        .Q(\and_ln1523_reg_5258_pp0_iter15_reg_reg[0]_srl14_n_5 ));
  FDRE \and_ln1523_reg_5258_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1523_reg_5258_pp0_iter15_reg_reg[0]_srl14_n_5 ),
        .Q(\and_ln1523_reg_5258_pp0_iter16_reg_reg[0]__0_n_5 ),
        .R(1'b0));
  FDRE \and_ln1523_reg_5258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1523_reg_5258_reg[0]_0 ),
        .Q(and_ln1523_reg_5258),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1706_reg_5254_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1706_reg_5254_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \and_ln1706_reg_5254_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(and_ln1706_reg_5254),
        .Q(\and_ln1706_reg_5254_pp0_iter15_reg_reg[0]_srl14_n_5 ));
  FDRE \and_ln1706_reg_5254_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1706_reg_5254_pp0_iter15_reg_reg[0]_srl14_n_5 ),
        .Q(\and_ln1706_reg_5254_pp0_iter16_reg_reg[0]__0_n_5 ),
        .R(1'b0));
  FDRE \and_ln1706_reg_5254_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1706_reg_5254_reg[0]_0 ),
        .Q(and_ln1706_reg_5254),
        .R(1'b0));
  FDRE \and_ln1756_reg_5543_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1756_reg_5543_reg[0]_1 ),
        .Q(\and_ln1756_reg_5543_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_frp_data_req_srcYUV[4]_i_2 
       (.I0(cmp8_read_reg_5075),
        .I1(frp_pipeline_valid_U_valid_out[19]),
        .I2(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .O(\cmp8_read_reg_5075_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_frp_data_req_srcYUV_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_frp_data_req_srcYUV[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_frp_data_req_srcYUV_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(ap_frp_data_req_srcYUV[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_frp_data_req_srcYUV_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(ap_frp_data_req_srcYUV[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_frp_data_req_srcYUV_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_frp_data_req_srcYUV[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_frp_data_req_srcYUV_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_frp_data_req_srcYUV[4]),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_loop_exit_ready_pp0_iter20_reg_reg_srl20 " *) 
  SRLC32E ap_loop_exit_ready_pp0_iter20_reg_reg_srl20
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(ap_loop_exit_ready_pp0_iter20_reg_reg_srl20_n_5),
        .Q31(NLW_ap_loop_exit_ready_pp0_iter20_reg_reg_srl20_Q31_UNCONNECTED));
  FDRE ap_loop_exit_ready_pp0_iter21_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter20_reg_reg_srl20_n_5),
        .Q(ap_loop_exit_ready_pp0_iter21_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[1]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[2]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000001)) 
    \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(bckgndId_load_read_reg_5071[1]),
        .I5(ap_phi_reg_pp0_iter18_phi_ln1099_reg_1660),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2 
       (.I0(\icmp_ln520_reg_5189_pp0_iter17_reg_reg_n_5_[0] ),
        .I1(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3 
       (.I0(bckgndId_load_read_reg_5071[4]),
        .I1(bckgndId_load_read_reg_5071[6]),
        .I2(bckgndId_load_read_reg_5071[5]),
        .I3(bckgndId_load_read_reg_5071[7]),
        .I4(bckgndId_load_read_reg_5071[3]),
        .I5(bckgndId_load_read_reg_5071[2]),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[1]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(bckgndId_load_read_reg_5071[1]),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[1]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFDFFFF00010000)) 
    \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[0]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .I5(ap_phi_reg_pp0_iter18_phi_ln1120_reg_1649),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[1]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[1]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFDFFFF00010000)) 
    \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[0]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(bckgndId_load_read_reg_5071[1]),
        .I5(ap_phi_reg_pp0_iter18_phi_ln1141_reg_1638),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[1]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(bckgndId_load_read_reg_5071[1]),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[1]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDFFFFFF01000000)) 
    \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[0]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(bckgndId_load_read_reg_5071[1]),
        .I5(ap_phi_reg_pp0_iter18_phi_ln1162_reg_1627),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[1]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(bckgndId_load_read_reg_5071[1]),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[1]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000001)) 
    \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[0]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(tpgBarSelYuv_y_U_n_9),
        .I5(ap_phi_reg_pp0_iter18_phi_ln1183_reg_1616),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[1]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(tpgBarSelYuv_y_U_n_9),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[1]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[0]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I2(or_ln1449_reg_5295_pp0_iter17_reg),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I4(ap_phi_reg_pp0_iter18_phi_ln1459_reg_1605),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[1]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I2(or_ln1449_reg_5295_pp0_iter17_reg),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[1]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFD0001)) 
    \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[0]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I3(or_ln1449_reg_5295_pp0_iter17_reg),
        .I4(ap_phi_reg_pp0_iter18_phi_ln1474_reg_1594),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[1]_i_1 
       (.I0(x_2_reg_5159_pp0_iter17_reg),
        .I1(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_2_n_5 ),
        .I3(or_ln1449_reg_5295_pp0_iter17_reg),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[1]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594[1]),
        .R(1'b0));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[0] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[1] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[2] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[3] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[4] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[5] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[6] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[7] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[8] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_1 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[9] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[0]),
        .S(SS));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[1]),
        .S(SS));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[2]),
        .S(SS));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[3]),
        .S(SS));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[4]),
        .S(SS));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[5]),
        .S(SS));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[6]),
        .S(SS));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[7]),
        .S(SS));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[8]),
        .S(SS));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_1 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_1 [0]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_1 [1]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_1 [2]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_1 [3]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_2_n_5 ));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[2]),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[3]),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_0 ));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[5]),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_0 ));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[7]),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]_i_2_n_5 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8]_0 ));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660[0]_i_1 
       (.I0(valid_out[0]),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660[0]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660[0]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg_n_5_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649[0]_i_1 
       (.I0(valid_out[0]),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649[0]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649[0]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg_n_5_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627[0]_i_1 
       (.I0(valid_out[0]),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg_n_5_[0] ),
        .I2(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627[0]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627[0]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[19]),
        .D(ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I1(tmp_22_fu_4546_p3),
        .I2(\mul_ln1311_reg_5707_reg_n_5_[19] ),
        .I3(trunc_ln1311_1_reg_5713[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_6 
       (.I0(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I1(\hdata_new_0_fu_328_reg[9] [0]),
        .I2(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [0]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(rSerie_V[19]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA202020AA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I2(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[0]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_9_n_5 ),
        .I4(or_ln1639_2_reg_1685),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_8 
       (.I0(\zext_ln1032_cast_reg_5136_reg[0]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_9_n_5 ),
        .I5(\outpix_val_V_16_reg_5773_reg[9]_0 [0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_9 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_10 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I1(\rampVal_loc_0_fu_348_reg[9] [1]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_7 
       (.I0(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I1(\hdata_new_0_fu_328_reg[9] [1]),
        .I2(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [1]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(rSerie_V[20]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I2(or_ln1639_2_reg_1685),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_10_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I5(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_9 
       (.I0(\zext_ln1032_cast_reg_5136_reg[1]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .I5(\outpix_val_V_16_reg_5773_reg[9]_0 [1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_10 
       (.I0(\zext_ln1032_cast_reg_5136_reg[2]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .I5(\outpix_val_V_16_reg_5773_reg[9]_0 [2]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_11 
       (.I0(trunc_ln1311_1_reg_5713[0]),
        .I1(tmp_22_fu_4546_p3),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_12 
       (.I0(\mul_ln1311_reg_5707_reg_n_5_[21] ),
        .I1(trunc_ln1311_1_reg_5713[2]),
        .I2(tmp_22_fu_4546_p3),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h00000220)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_6 
       (.I0(data6),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hDDD0000DDDDDDDDD)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_7 
       (.I0(\rampVal_loc_0_fu_348_reg[9] [2]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_11_n_5 ),
        .I3(trunc_ln1311_1_reg_5713[1]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_12_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_8 
       (.I0(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I1(\hdata_new_0_fu_328_reg[9] [2]),
        .I2(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [2]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(rSerie_V[21]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_9 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I2(or_ln1639_2_reg_1685),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_7_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I5(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[2]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_5 
       (.I0(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I1(\hdata_new_0_fu_328_reg[9] [3]),
        .I2(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [3]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(rSerie_V[22]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I2(or_ln1639_2_reg_1685),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_8_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I5(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_7 
       (.I0(\zext_ln1032_cast_reg_5136_reg[3]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .I5(\outpix_val_V_16_reg_5773_reg[9]_0 [3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_8 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAEAEFFAE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_6_n_5 ),
        .I1(\rampVal_loc_0_fu_348_reg[9] [4]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_6_n_5 ),
        .I5(data6),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h0A88A022)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I1(\mul_ln1311_reg_5707_reg_n_5_[23] ),
        .I2(trunc_ln1311_1_reg_5713[4]),
        .I3(tmp_22_fu_4546_p3),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_17_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_9_n_5 ),
        .I1(rSerie_V[23]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_15_n_5 ),
        .I4(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h45454500FFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I2(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[4]),
        .I3(or_ln1639_2_reg_1685),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_12_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_9 
       (.I0(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .I5(\outpix_val_V_16_reg_5773_reg[9]_0 [4]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_10 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_12_n_5 ),
        .I3(or_ln1639_2_reg_1685),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I5(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[5]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hB800B800FFFFB800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_11 
       (.I0(\zext_ln1032_cast_reg_5136_reg[5]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [5]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\outpix_val_V_16_reg_5773_reg[9]_0 [5]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_12 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [5]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h3AC5FFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_7 
       (.I0(\mul_ln1311_reg_5707_reg_n_5_[24] ),
        .I1(trunc_ln1311_1_reg_5713[5]),
        .I2(tmp_22_fu_4546_p3),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_10_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I4(data6),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_9 
       (.I0(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I1(\hdata_new_0_fu_328_reg[9] [5]),
        .I2(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [5]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(rSerie_V[24]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_10 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_11 
       (.I0(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I1(\hdata_new_0_fu_328_reg[9] [6]),
        .I2(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [6]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(rSerie_V[25]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h54005454FFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_12 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_7_n_5 ),
        .I2(or_ln1639_2_reg_1685),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I4(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[6]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_13 
       (.I0(\zext_ln1032_cast_reg_5136_reg[6]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .I5(\outpix_val_V_16_reg_5773_reg[9]_0 [6]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_11_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_10_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_7_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_23_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAA88AAAAAABBA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I5(data6),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I1(\rampVal_loc_0_fu_348_reg[9] [6]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .I3(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h28882282)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_9 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_20_n_5 ),
        .I2(tmp_22_fu_4546_p3),
        .I3(trunc_ln1311_1_reg_5713[6]),
        .I4(\mul_ln1311_reg_5707_reg_n_5_[25] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h28882282)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_10 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_13_n_5 ),
        .I2(tmp_22_fu_4546_p3),
        .I3(trunc_ln1311_1_reg_5713[7]),
        .I4(\mul_ln1311_reg_5707_reg_n_5_[26] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_11 
       (.I0(\zext_ln1032_cast_reg_5136_reg[7]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [7]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .I5(\outpix_val_V_16_reg_5773_reg[9]_0 [7]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_12 
       (.I0(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I1(\hdata_new_0_fu_328_reg[9] [7]),
        .I2(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [7]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(rSerie_V[26]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_13 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I2(or_ln1639_2_reg_1685),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_14_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I5(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[7]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_6 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_7 
       (.I0(\rampVal_loc_0_fu_348_reg[9] [7]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_8 
       (.I0(bckgndId_load_read_reg_5071[1]),
        .I1(frp_pipeline_valid_U_valid_out[20]),
        .I2(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(tpgBarSelYuv_y_U_n_9),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_9 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_10 
       (.I0(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I1(\hdata_new_0_fu_328_reg[9] [8]),
        .I2(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [8]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(rSerie_V[27]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_11 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I2(or_ln1639_2_reg_1685),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_17_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I5(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[8]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_12 
       (.I0(\zext_ln1032_cast_reg_5136_reg[9]_0 [0]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [8]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .I5(\outpix_val_V_16_reg_5773_reg[9]_0 [8]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_13 
       (.I0(bckgndId_load_read_reg_5071[1]),
        .I1(frp_pipeline_valid_U_valid_out[20]),
        .I2(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_14 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_15 
       (.I0(frp_pipeline_valid_U_valid_out[20]),
        .I1(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I2(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_10_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_11_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4 
       (.I0(cmp126_i_read_reg_4950),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(\bSerie_V[27]_i_3_n_5 ),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I1(\rampVal_loc_0_fu_348_reg[9] [8]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8 
       (.I0(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[20]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h2222222F22222222)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_9 
       (.I0(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_13_n_5 ),
        .I2(\bSerie_V[27]_i_3_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_14_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_15_n_5 ),
        .I5(cmp59_i_read_reg_4954),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_10 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I3(frp_pipeline_valid_U_valid_out[20]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_16_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0004FFFFFFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_11 
       (.I0(tpgBarSelYuv_y_U_n_9),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4FF44444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_12 
       (.I0(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_17_n_5 ),
        .I2(rSerie_V[0]),
        .I3(rSerie_V[3]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_9_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA20AA2020)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_13 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ),
        .I1(or_ln1639_2_reg_1685),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_11_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I4(ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846[9]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_15 
       (.I0(\zext_ln1032_cast_reg_5136_reg[9]_0 [1]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [9]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .I5(\outpix_val_V_16_reg_5773_reg[9]_0 [9]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'h070FFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_16 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_12_n_5 ),
        .I1(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_19_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_20_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_17 
       (.I0(\hdata_new_0_fu_328_reg[9] [9]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [9]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB8FFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18 
       (.I0(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(\bSerie_V[27]_i_3_n_5 ),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(frp_pipeline_valid_U_valid_out[20]),
        .I5(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_19 
       (.I0(bckgndId_load_read_reg_5071[1]),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_20 
       (.I0(cmp59_i_read_reg_4954),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I2(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .I5(\bSerie_V[27]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_3 
       (.I0(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[20]),
        .I2(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I3(\bSerie_V[27]_i_3_n_5 ),
        .I4(bckgndId_load_read_reg_5071[0]),
        .I5(bckgndId_load_read_reg_5071[1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hABAAABEF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I2(\rampVal_loc_0_fu_348_reg[9] [9]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hAAAAABBA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I1(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_7_n_5 ));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(tpgBarSelRgb_r_U_n_9),
        .Q(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(tpgBarSelRgb_r_U_n_8),
        .Q(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_r_U_n_11),
        .Q(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_r_U_n_10),
        .Q(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(tpgBarSelRgb_r_U_n_7),
        .Q(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_r_U_n_9),
        .Q(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_r_U_n_8),
        .Q(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(tpgBarSelRgb_r_U_n_6),
        .Q(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_r_U_n_7),
        .Q(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_r_U_n_6),
        .Q(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDD0DFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_7_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_6_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_8_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[0]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I1(gSerie_V[19]),
        .I2(cmp35_i588_read_reg_4978),
        .I3(x_2_reg_5159_pp0_iter19_reg),
        .I4(outpix_val_V_49_fu_4235_p3[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_7_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .I1(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I2(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I3(frp_pipeline_valid_U_valid_out[20]),
        .I4(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I1(gSerie_V[20]),
        .I2(cmp35_i588_read_reg_4978),
        .I3(x_2_reg_5159_pp0_iter19_reg),
        .I4(outpix_val_V_49_fu_4235_p3[1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[1]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hB0BB0000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[2]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_7_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20002AAAAAAAAAAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_8_n_5 ),
        .I1(outpix_val_V_49_fu_4235_p3[2]),
        .I2(x_2_reg_5159_pp0_iter19_reg),
        .I3(cmp35_i588_read_reg_4978),
        .I4(gSerie_V[21]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_7 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [2]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[3]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I1(gSerie_V[22]),
        .I2(cmp35_i588_read_reg_4978),
        .I3(x_2_reg_5159_pp0_iter19_reg),
        .I4(outpix_val_V_49_fu_4235_p3[3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_12 
       (.I0(bckgndId_load_read_reg_5071[1]),
        .I1(\bSerie_V[27]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [4]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_16_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h20002AAAAAAAAAAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_11_n_5 ),
        .I1(outpix_val_V_49_fu_4235_p3[4]),
        .I2(x_2_reg_5159_pp0_iter19_reg),
        .I3(cmp35_i588_read_reg_4978),
        .I4(gSerie_V[23]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hBBB00000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[4]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_12_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_12 
       (.I0(outpix_val_V_49_fu_4235_p3[5]),
        .I1(x_2_reg_5159_pp0_iter19_reg),
        .I2(cmp35_i588_read_reg_4978),
        .I3(gSerie_V[24]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h00000000DDDD0DDD)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_9 
       (.I0(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[5]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I2(tmp_val_fu_3986_p1[5]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_11 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000000C00000010)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_12 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[2]),
        .I2(bckgndId_load_read_reg_5071[3]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_13_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I5(bckgndId_load_read_reg_5071[1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h00000000DDDD0DDD)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_13 
       (.I0(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[6]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I2(tmp_val_fu_3986_p1[6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h8AAA8000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_14 
       (.I0(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .I1(outpix_val_V_49_fu_4235_p3[6]),
        .I2(cmp35_i588_read_reg_4978),
        .I3(x_2_reg_5159_pp0_iter19_reg),
        .I4(gSerie_V[25]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_16 
       (.I0(data6),
        .I1(x_2_reg_5159_pp0_iter19_reg),
        .I2(cmp141_i_read_reg_5037),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_17 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [6]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(tmp_val_fu_3986_p1[6]));
  LUT6 #(
    .INIT(64'h1101110100001101)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_10 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_11_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_14_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I4(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[7]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_11 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I1(gSerie_V[26]),
        .I2(cmp35_i588_read_reg_4978),
        .I3(x_2_reg_5159_pp0_iter19_reg),
        .I4(outpix_val_V_49_fu_4235_p3[7]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_13 
       (.I0(bckgndId_load_read_reg_5071[1]),
        .I1(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_14 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[20]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .I5(tmp_val_fu_3986_p1[7]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I1(\rampVal_loc_0_fu_348_reg[9] [7]),
        .I2(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000011101111)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_9 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_13_n_5 ),
        .I2(colorFormatLocal_read_reg_5045[0]),
        .I3(\trunc_ln1267_reg_5943[0]_i_3_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_17_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAABAAAAABABABAAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_10 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I3(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [8]),
        .I5(tmp_24_reg_1645),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000000011101111)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_13 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_14_n_5 ),
        .I1(tpgBarSelYuv_y_U_n_9),
        .I2(colorFormatLocal_read_reg_5045[0]),
        .I3(\trunc_ln1267_reg_5943[0]_i_3_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_17_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_14 
       (.I0(outpix_val_V_49_fu_4235_p3[8]),
        .I1(x_2_reg_5159_pp0_iter19_reg),
        .I2(cmp35_i588_read_reg_4978),
        .I3(gSerie_V[27]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_4 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\hdata_new_0_fu_328[9]_i_3_n_5 ),
        .I2(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_new_0_fu_356[9]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h555F555F555F575F)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I4(bckgndId_load_read_reg_5071[0]),
        .I5(tpgBarSelYuv_y_U_n_9),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFEEEE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_14_n_5 ),
        .I2(colorFormatLocal_read_reg_5045[0]),
        .I3(\trunc_ln1267_reg_5943[0]_i_3_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_17_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000000011101111)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_11 
       (.I0(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_16_n_5 ),
        .I2(colorFormatLocal_read_reg_5045[0]),
        .I3(\trunc_ln1267_reg_5943[0]_i_3_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_17_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_13 
       (.I0(or_ln1449_reg_5295_pp0_iter19_reg),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I2(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_15 
       (.I0(x_2_reg_5159_pp0_iter19_reg),
        .I1(cmp35_i588_read_reg_4978),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_16 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_17 
       (.I0(colorFormatLocal_read_reg_5045[4]),
        .I1(colorFormatLocal_read_reg_5045[7]),
        .I2(colorFormatLocal_read_reg_5045[2]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h7577757755557577)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_8_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I3(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[9]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_11_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6 
       (.I0(or_ln1639_reg_1675),
        .I1(x_2_reg_5159_pp0_iter19_reg),
        .I2(cmp35_i588_read_reg_4978),
        .I3(or_ln1639_1_reg_1680),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h1000000010001000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .I4(\rampVal_3_new_0_fu_356[9]_i_5_n_5 ),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0028AA28AA280028)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I1(gSerie_V[0]),
        .I2(gSerie_V[3]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_15_n_5 ),
        .I4(\bSerie_V_reg[0]__0_n_5 ),
        .I5(\bSerie_V_reg[3]__0_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_8_n_5 ));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(whiYuv_1_U_n_6),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_g_U_n_8),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_g_U_n_7),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelYuv_709_v_U_n_7),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelYuv_601_v_U_n_9),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(grnYuv_U_n_6),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(grnYuv_U_n_5),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(tpgBarSelYuv_v_U_n_5),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(whiYuv_1_U_n_5),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_g_U_n_6),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h70FF70FFFFFF70FF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_3 
       (.I0(outpix_val_V_49_fu_4235_p3[0]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_6_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_7_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88800800)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_4 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I2(tmp_22_fu_4546_p3),
        .I3(\mul_ln1311_reg_5707_reg_n_5_[19] ),
        .I4(trunc_ln1311_1_reg_5713[0]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h3A003A3FFAFFFAFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I1(\rampVal_3_new_0_fu_356[2]_i_2_n_5 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\hdata_new_0_fu_328[2]_i_2_n_5 ),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h4444444444F44444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[0]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I3(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [0]),
        .I5(or_ln1639_reg_1675),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_8 
       (.I0(\rampVal_loc_0_fu_348_reg[9] [0]),
        .I1(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .I2(frp_pipeline_valid_U_valid_out[20]),
        .I3(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I4(bckgndId_load_read_reg_5071[1]),
        .I5(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_10 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_11 
       (.I0(\hdata_new_0_fu_328_reg[9] [1]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_12 
       (.I0(\zext_ln1032_cast_reg_5136_reg[1]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h15FF15FFFFFF15FF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_7_n_5 ),
        .I1(outpix_val_V_49_fu_4235_p3[1]),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_9_n_5 ),
        .I2(\rampVal_loc_0_fu_348_reg[9] [1]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hC0E0C0E000A0FFA0)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_11_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_12_n_5 ),
        .I2(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[1]),
        .I2(or_ln1639_reg_1675),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h909F)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_9 
       (.I0(trunc_ln1311_1_reg_5713[0]),
        .I1(trunc_ln1311_1_reg_5713[1]),
        .I2(tmp_22_fu_4546_p3),
        .I3(\mul_ln1311_reg_5707_reg_n_5_[20] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_10 
       (.I0(\hdata_new_0_fu_328_reg[9] [2]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [2]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_11 
       (.I0(\zext_ln1032_cast_reg_5136_reg[2]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [2]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hDD0D0D0DFFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_7_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_8_n_5 ),
        .I3(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .I4(outpix_val_V_49_fu_4235_p3[2]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_5 
       (.I0(data6),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_6 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I4(\rampVal_loc_0_fu_348_reg[9] [2]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[2]),
        .I2(or_ln1639_reg_1675),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [2]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h00CF8B8BFFFFBBBB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I1(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_10_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_11_n_5 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hE010EF1F)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_9 
       (.I0(trunc_ln1311_1_reg_5713[0]),
        .I1(trunc_ln1311_1_reg_5713[1]),
        .I2(tmp_22_fu_4546_p3),
        .I3(trunc_ln1311_1_reg_5713[2]),
        .I4(\mul_ln1311_reg_5707_reg_n_5_[21] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_10 
       (.I0(\zext_ln1032_cast_reg_5136_reg[3]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_11 
       (.I0(\mul_ln1311_reg_5707_reg_n_5_[22] ),
        .I1(trunc_ln1311_1_reg_5713[3]),
        .I2(tmp_22_fu_4546_p3),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h15FF15FFFFFF15FF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_6_n_5 ),
        .I1(outpix_val_V_49_fu_4235_p3[3]),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_7_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_4 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hC0E0C0E000A0FFA0)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_9_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_10_n_5 ),
        .I2(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[3]),
        .I2(or_ln1639_reg_1675),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h7D007D7D)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_12_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_11_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I4(\rampVal_loc_0_fu_348_reg[9] [3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_9 
       (.I0(\hdata_new_0_fu_328_reg[9] [3]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_10 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[4]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_12_n_5 ),
        .I3(or_ln1639_reg_1675),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h00CF8B8BFFFFBBBB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_11 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I1(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_15_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_16_n_5 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h6A59000000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_12 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_17_n_5 ),
        .I1(tmp_22_fu_4546_p3),
        .I2(trunc_ln1311_1_reg_5713[4]),
        .I3(\mul_ln1311_reg_5707_reg_n_5_[23] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_13 
       (.I0(bckgndId_load_read_reg_5071[4]),
        .I1(bckgndId_load_read_reg_5071[6]),
        .I2(bckgndId_load_read_reg_5071[5]),
        .I3(bckgndId_load_read_reg_5071[7]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_14 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_15 
       (.I0(\hdata_new_0_fu_328_reg[9] [4]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [4]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_16 
       (.I0(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [4]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h2A08)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_17 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_12_n_5 ),
        .I1(tmp_22_fu_4546_p3),
        .I2(trunc_ln1311_1_reg_5713[3]),
        .I3(\mul_ln1311_reg_5707_reg_n_5_[22] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hDD0D0D0DFFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_10_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_11_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I4(outpix_val_V_49_fu_4235_p3[4]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFFFEFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_11_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_18_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_12_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I4(pix_val_V_13_read_reg_5118),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_23_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_8 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[20]),
        .I3(tpgBarSelYuv_y_U_n_9),
        .I4(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040504)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_9 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I1(bckgndId_load_read_reg_5071[2]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_13_n_5 ),
        .I3(bckgndId_load_read_reg_5071[3]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_14_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h30FFFFFF30A0FFA0)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_10 
       (.I0(\mul_ln1311_reg_5707_reg_n_5_[22] ),
        .I1(trunc_ln1311_1_reg_5713[3]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_12_n_5 ),
        .I3(tmp_22_fu_4546_p3),
        .I4(trunc_ln1311_1_reg_5713[4]),
        .I5(\mul_ln1311_reg_5707_reg_n_5_[23] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_11 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [5]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(tmp_val_fu_3986_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_12 
       (.I0(trunc_ln1311_1_reg_5713[0]),
        .I1(trunc_ln1311_1_reg_5713[1]),
        .I2(tmp_22_fu_4546_p3),
        .I3(trunc_ln1311_1_reg_5713[2]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h7DDD77D7FFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_10_n_5 ),
        .I2(tmp_22_fu_4546_p3),
        .I3(trunc_ln1311_1_reg_5713[5]),
        .I4(\mul_ln1311_reg_5707_reg_n_5_[24] ),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I1(\rampVal_loc_0_fu_348_reg[9] [5]),
        .I2(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00000000D0DDDDDD)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_7 
       (.I0(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[5]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I2(or_ln1639_reg_1675),
        .I3(tmp_val_fu_3986_p1[5]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_9 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\hdata_new_0_fu_328[9]_i_6_n_5 ),
        .I2(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_new_0_fu_356[9]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0044004400F00000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_11 
       (.I0(tpgBarSelYuv_y_U_n_9),
        .I1(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I2(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I4(bckgndId_load_read_reg_5071[1]),
        .I5(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_12 
       (.I0(tpgBarSelYuv_y_U_n_9),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I1(colorFormatLocal_read_reg_5045[2]),
        .I2(colorFormatLocal_read_reg_5045[7]),
        .I3(colorFormatLocal_read_reg_5045[4]),
        .I4(\trunc_ln1267_reg_5943[0]_i_3_n_5 ),
        .I5(colorFormatLocal_read_reg_5045[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000004000440044)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_14 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I1(pix_val_V_13_read_reg_5118),
        .I2(or_ln1449_reg_5295_pp0_iter19_reg),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I4(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_12_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_16 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I1(\rampVal_loc_0_fu_348_reg[9] [6]),
        .I2(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h3AC5000000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_17 
       (.I0(\mul_ln1311_reg_5707_reg_n_5_[25] ),
        .I1(trunc_ln1311_1_reg_5713[6]),
        .I2(tmp_22_fu_4546_p3),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_20_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_18 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_11_n_5 ),
        .I2(data6),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_9_n_5 ),
        .I4(select_ln507_cast_cast_reg_5147),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h7577757775775555)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_8_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I3(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[6]),
        .I4(or_ln1639_reg_1675),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_7_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8DFF8DFF8D8D8DFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_20 
       (.I0(tmp_22_fu_4546_p3),
        .I1(trunc_ln1311_1_reg_5713[5]),
        .I2(\mul_ln1311_reg_5707_reg_n_5_[24] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_14_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_12_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_11_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hFAFAFBFFFAFAFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_11_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_12_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I5(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_7 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [6]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_8 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\rampVal_3_new_0_fu_356[9]_i_7_n_5 ),
        .I3(\hdata_new_0_fu_328[9]_i_7_n_5 ),
        .I4(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_9 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(frp_pipeline_valid_U_valid_out[20]),
        .I4(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_11 
       (.I0(\zext_ln1032_cast_reg_5136_reg[7]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [7]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_12 
       (.I0(tmp_24_reg_1645),
        .I1(\rampVal_2_loc_0_fu_308_reg[9] [7]),
        .I2(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(tmp_val_fu_3986_p1[7]));
  LUT5 #(
    .INIT(32'h000000F4)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_13 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_11_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_12_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_14_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_15_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_16_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_14 
       (.I0(\mul_ln1311_reg_5707_reg_n_5_[23] ),
        .I1(trunc_ln1311_1_reg_5713[4]),
        .I2(tmp_22_fu_4546_p3),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_15 
       (.I0(\mul_ln1311_reg_5707_reg_n_5_[24] ),
        .I1(trunc_ln1311_1_reg_5713[5]),
        .I2(tmp_22_fu_4546_p3),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_16 
       (.I0(\mul_ln1311_reg_5707_reg_n_5_[25] ),
        .I1(trunc_ln1311_1_reg_5713[6]),
        .I2(tmp_22_fu_4546_p3),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h70FF70FFFFFF70FF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_3 
       (.I0(outpix_val_V_49_fu_4235_p3[7]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_6_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_4 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\rampVal_loc_0_fu_348_reg[9] [7]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_9_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00CF8B8BFFFFBBBB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I1(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I2(\hdata_new_0_fu_328[9]_i_5_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_11_n_5 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I1(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[7]),
        .I2(or_ln1639_reg_1675),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(tmp_val_fu_3986_p1[7]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h3AC5000000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_9 
       (.I0(\mul_ln1311_reg_5707_reg_n_5_[26] ),
        .I1(trunc_ln1311_1_reg_5713[7]),
        .I2(tmp_22_fu_4546_p3),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_13_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_10 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I4(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I5(frp_pipeline_valid_U_valid_out[20]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000202303032023)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_11 
       (.I0(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(\bSerie_V[27]_i_3_n_5 ),
        .I4(bckgndId_load_read_reg_5071[1]),
        .I5(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h1101110100001101)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_12 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_11_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_17_n_5 ),
        .I3(or_ln1639_reg_1675),
        .I4(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[8]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15 
       (.I0(cmp126_i_read_reg_4950),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(\bSerie_V[27]_i_3_n_5 ),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_16 
       (.I0(bckgndId_load_read_reg_5071[7]),
        .I1(bckgndId_load_read_reg_5071[5]),
        .I2(bckgndId_load_read_reg_5071[6]),
        .I3(bckgndId_load_read_reg_5071[4]),
        .I4(bckgndId_load_read_reg_5071[3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_17 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[20]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .I5(tmp_val_fu_3986_p1[8]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_18 
       (.I0(tmp_24_reg_1645),
        .I1(\rampVal_2_loc_0_fu_308_reg[9] [8]),
        .I2(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(tmp_val_fu_3986_p1[8]));
  LUT6 #(
    .INIT(64'h00440044FFFF4040)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_2 
       (.I0(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[20]),
        .I2(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFD50000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_11_n_5 ),
        .I1(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .I2(outpix_val_V_49_fu_4235_p3[8]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_4_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_12_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_6 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I2(\rampVal_loc_0_fu_348_reg[9] [8]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0020002000000020)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8 
       (.I0(frp_pipeline_valid_U_valid_out[20]),
        .I1(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_16_n_5 ),
        .I4(bckgndId_load_read_reg_5071[2]),
        .I5(bckgndId_load_read_reg_5071[1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFDFFFDFFFFF0FFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\bSerie_V[27]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .I5(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10 
       (.I0(x_2_reg_5159_pp0_iter19_reg),
        .I1(\bSerie_V[27]_i_3_n_5 ),
        .I2(frp_pipeline_valid_U_valid_out[20]),
        .I3(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I4(bckgndId_load_read_reg_5071[1]),
        .I5(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_11 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_308_reg[9] [9]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h000000B8000000FF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_12 
       (.I0(\hdata_new_0_fu_328_reg[9] [9]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [9]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_24_n_5 ),
        .I4(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13 
       (.I0(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I3(frp_pipeline_valid_U_valid_out[20]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14 
       (.I0(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[20]),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(\bSerie_V[27]_i_3_n_5 ),
        .I4(bckgndId_load_read_reg_5071[1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_16 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I1(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEF0FEFEFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_17 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I1(or_ln1449_reg_5295_pp0_iter19_reg),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .I5(\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_18 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAA20AA20AAAAAA20)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_8_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .I2(ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671[9]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_10_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_11_n_5 ),
        .I5(or_ln1639_reg_1675),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21 
       (.I0(frp_pipeline_valid_U_valid_out[20]),
        .I1(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(tpgBarSelYuv_y_U_n_9),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I3(frp_pipeline_valid_U_valid_out[20]),
        .I4(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFE00FFFFFEFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_23 
       (.I0(tpgBarSelYuv_y_U_n_9),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .I5(or_ln1449_reg_5295_pp0_iter19_reg),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_24 
       (.I0(frp_pipeline_valid_U_valid_out[20]),
        .I1(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hAEFFFFAEAEAEAEAE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_12_n_5 ),
        .I1(\outpix_val_V_12_reg_5785_reg[9]_0 [9]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_13_n_5 ),
        .I3(\bSerie_V_reg[0]__0_n_5 ),
        .I4(\bSerie_V_reg[3]__0_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_6_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_16_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4F45FFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_7 
       (.I0(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .I3(\rampVal_loc_0_fu_348_reg[9] [9]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_23_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_9_n_5 ),
        .I1(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_14_n_5 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h00040400)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(frp_pipeline_valid_U_valid_out[20]),
        .I2(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(tpgBarSelRgb_b_U_n_9),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_b_U_n_12),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_b_U_n_11),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(tpgBarSelRgb_b_U_n_8),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(tpgBarSelRgb_b_U_n_7),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_b_U_n_10),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_b_U_n_9),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_b_U_n_8),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(tpgBarSelRgb_b_U_n_6),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[20]),
        .D(DPtpgBarSelRgb_CEA_b_U_n_7),
        .Q(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_2159_n_5),
        .Q(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[1] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[2] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[3] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[4] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[5] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[6] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[7] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[8] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg_n_5_[9] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1183_reg_1616),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[0]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[0]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[1]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[1]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[2]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[2]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[3]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[3]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[4]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[4]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[5]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[5]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[6]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[6]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[7]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[7]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[8]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[8]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[9]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846[9]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[0]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[0] ),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[1]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[1] ),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[2]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[2] ),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[3]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[3] ),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[4]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[4] ),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[5]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[5] ),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[6]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[6] ),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[7]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[7] ),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[8]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[8] ),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846[9]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[9] ),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[0]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[0]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[1]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[1]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[2]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[2]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[3]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[3]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[4]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[4]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[5]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[5]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[6]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[6]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[7]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[7]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[8]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[8]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[9]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .O(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[9]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754[9]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[9]_i_2_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[0]),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[1]),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[2]),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[3]),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[4]),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[5]),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[6]),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[7]),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[8]),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[9]_i_2_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[9]),
        .R(ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846));
  LUT5 #(
    .INIT(32'hEF0FE000)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[0]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I2(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I3(pix_val_V_13_read_reg_5118),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[0]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEF0FE000)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[1]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I2(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I3(pix_val_V_13_read_reg_5118),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[1]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEF0FE000)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[2]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I2(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I3(pix_val_V_13_read_reg_5118),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[2]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEF0FE000)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[3]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I2(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I3(pix_val_V_13_read_reg_5118),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[3]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEF0FE000)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[4]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I2(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I3(pix_val_V_13_read_reg_5118),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[4]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEF0FE000)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[5]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I2(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I3(pix_val_V_13_read_reg_5118),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[5]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEF0FE000)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[6]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I2(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I3(pix_val_V_13_read_reg_5118),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[6]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEF0FE000)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[7]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I2(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I3(pix_val_V_13_read_reg_5118),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[7]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEF0FE000)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[8]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I2(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I3(pix_val_V_13_read_reg_5118),
        .I4(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[8]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFAAFCAA)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671[9]),
        .I1(vHatch),
        .I2(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I3(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ),
        .I4(pix_val_V_12_read_reg_5110),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I1(\icmp_ln520_reg_5189_pp0_iter1_reg_reg[0]_0 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(colorFormatLocal_read_reg_5045[0]),
        .O(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_2_n_5 ));
  FDSE \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[0]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[1]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[2]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[3]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[4]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[5]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[6]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[7]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[8]),
        .S(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(ap_phi_reg_pp0_iter2_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(ap_phi_reg_pp0_iter2_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(ap_phi_reg_pp0_iter2_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(ap_phi_reg_pp0_iter2_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(ap_phi_reg_pp0_iter2_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1183_reg_1616),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F4F4F4444444444)) 
    \ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605[0]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605_reg_n_5_[0] ),
        .I2(\icmp_ln520_reg_5189_pp0_iter1_reg_reg[0]_0 ),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I5(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594[0]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605[0]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605[0]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594[0]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[2]),
        .I1(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594_reg_n_5_[0] ),
        .I2(\icmp_ln520_reg_5189_pp0_iter1_reg_reg[0]_0 ),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .I5(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594[0]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594[0]_i_2 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I1(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I2(colorFormatLocal_read_reg_5045[0]),
        .I3(frp_pipeline_valid_U_valid_out[2]),
        .O(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594[0]_i_2_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594[0]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[1] ),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[2] ),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[3] ),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[4] ),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[5] ),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[6] ),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[7] ),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[8] ),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846_reg_n_5_[9] ),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1474_reg_1594),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[0]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[1]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[2]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[3]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[4]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[5]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[6]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[7]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[8]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846[9]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[0]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[1]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[2]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[3]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[4]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[5]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[6]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[7]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[8]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754[9]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[0]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[1]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[2]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[3]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[4]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[5]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[6]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[7]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[8]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671[9]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1099_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1099_reg_1660),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1099_reg_1660),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1120_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1120_reg_1649),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1120_reg_1649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1141_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1141_reg_1638),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1141_reg_1638),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1162_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1162_reg_1627),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1162_reg_1627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1183_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1183_reg_1616),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1183_reg_1616),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1459_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1459_reg_1605),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1459_reg_1605),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1474_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1474_reg_1594),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1474_reg_1594),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \bSerie_V[27]_i_1 
       (.I0(\bSerie_V[27]_i_3_n_5 ),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(frp_pipeline_valid_U_valid_out[20]),
        .I3(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I4(bckgndId_load_read_reg_5071[0]),
        .O(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out));
  LUT2 #(
    .INIT(4'h6)) 
    \bSerie_V[27]_i_2 
       (.I0(\bSerie_V_reg[3]__0_n_5 ),
        .I1(\bSerie_V_reg[0]__0_n_5 ),
        .O(outpix_val_V_49_fu_4235_p3[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \bSerie_V[27]_i_3 
       (.I0(bckgndId_load_read_reg_5071[6]),
        .I1(bckgndId_load_read_reg_5071[5]),
        .I2(bckgndId_load_read_reg_5071[7]),
        .I3(bckgndId_load_read_reg_5071[2]),
        .I4(bckgndId_load_read_reg_5071[3]),
        .I5(bckgndId_load_read_reg_5071[4]),
        .O(\bSerie_V[27]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(\bSerie_V_reg[1]_srl2_n_5 ),
        .Q(\bSerie_V_reg[0]__0_n_5 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(outpix_val_V_49_fu_4235_p3[1]),
        .Q(outpix_val_V_49_fu_4235_p3[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/bSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    \bSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .CLK(ap_clk),
        .D(\bSerie_V_reg[3]__0_n_5 ),
        .Q(\bSerie_V_reg[1]_srl2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(outpix_val_V_49_fu_4235_p3[2]),
        .Q(outpix_val_V_49_fu_4235_p3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(outpix_val_V_49_fu_4235_p3[3]),
        .Q(outpix_val_V_49_fu_4235_p3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(outpix_val_V_49_fu_4235_p3[4]),
        .Q(outpix_val_V_49_fu_4235_p3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(outpix_val_V_49_fu_4235_p3[5]),
        .Q(outpix_val_V_49_fu_4235_p3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(outpix_val_V_49_fu_4235_p3[6]),
        .Q(outpix_val_V_49_fu_4235_p3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(outpix_val_V_49_fu_4235_p3[7]),
        .Q(outpix_val_V_49_fu_4235_p3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(outpix_val_V_49_fu_4235_p3[8]),
        .Q(outpix_val_V_49_fu_4235_p3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(outpix_val_V_49_fu_4235_p3[9]),
        .Q(outpix_val_V_49_fu_4235_p3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(\bSerie_V_reg[4]_srl15_n_5 ),
        .Q(\bSerie_V_reg[3]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/bSerie_V_reg[4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h007F)) 
    \bSerie_V_reg[4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .CLK(ap_clk),
        .D(outpix_val_V_49_fu_4235_p3[0]),
        .Q(\bSerie_V_reg[4]_srl15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b_reg_5463[10]_i_1 
       (.I0(trunc_ln1244_1_fu_3092_p3[9]),
        .I1(trunc_ln1244_1_fu_3092_p3[15]),
        .O(add_ln1244_2_fu_3104_p2[10]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \b_reg_5463[14]_i_1 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I3(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I4(mul_mul_16ns_5ns_21_4_1_U71_n_16),
        .O(\b_reg_5463[14]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \b_reg_5463[14]_i_3 
       (.I0(trunc_ln1244_1_fu_3092_p3[9]),
        .I1(trunc_ln1244_1_fu_3092_p3[15]),
        .O(add_ln1244_2_fu_3104_p2[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00020000)) 
    \b_reg_5463[1]_i_1 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I3(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I4(mul_mul_16ns_5ns_21_4_1_U71_n_16),
        .I5(b_reg_5463[1]),
        .O(\b_reg_5463[1]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_reg_5463[9]_i_1 
       (.I0(trunc_ln1244_1_fu_3092_p3[9]),
        .O(add_ln1244_2_fu_3104_p2[9]));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[10]),
        .Q(b_reg_5463_pp0_iter17_reg[10]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[14]),
        .Q(b_reg_5463_pp0_iter17_reg[14]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[1]),
        .Q(b_reg_5463_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[2]),
        .Q(b_reg_5463_pp0_iter17_reg[2]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[3]),
        .Q(b_reg_5463_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[4]),
        .Q(b_reg_5463_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[5]),
        .Q(b_reg_5463_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[6]),
        .Q(b_reg_5463_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[7]),
        .Q(b_reg_5463_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[8]),
        .Q(b_reg_5463_pp0_iter17_reg[8]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter17_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463[9]),
        .Q(b_reg_5463_pp0_iter17_reg[9]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[10]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[14]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[1]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[2]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[3]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[4]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[5]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[6]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[7]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[8]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter18_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5463_pp0_iter17_reg[9]),
        .Q(\b_reg_5463_pp0_iter18_reg_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter19_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg_5463_pp0_iter18_reg_reg_n_5_[1] ),
        .Q(b_reg_5463_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter19_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg_5463_pp0_iter18_reg_reg_n_5_[2] ),
        .Q(b_reg_5463_pp0_iter19_reg[2]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter19_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg_5463_pp0_iter18_reg_reg_n_5_[3] ),
        .Q(b_reg_5463_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter19_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg_5463_pp0_iter18_reg_reg_n_5_[4] ),
        .Q(b_reg_5463_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter19_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg_5463_pp0_iter18_reg_reg_n_5_[5] ),
        .Q(b_reg_5463_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter19_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg_5463_pp0_iter18_reg_reg_n_5_[6] ),
        .Q(b_reg_5463_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter19_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg_5463_pp0_iter18_reg_reg_n_5_[7] ),
        .Q(b_reg_5463_pp0_iter19_reg[7]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter19_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg_5463_pp0_iter18_reg_reg_n_5_[8] ),
        .Q(b_reg_5463_pp0_iter19_reg[8]),
        .R(1'b0));
  FDRE \b_reg_5463_pp0_iter19_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg_5463_pp0_iter18_reg_reg_n_5_[9] ),
        .Q(b_reg_5463_pp0_iter19_reg[9]),
        .R(1'b0));
  FDRE \b_reg_5463_reg[10] 
       (.C(ap_clk),
        .CE(b_reg_54630),
        .D(add_ln1244_2_fu_3104_p2[10]),
        .Q(b_reg_5463[10]),
        .R(\b_reg_5463[14]_i_1_n_5 ));
  FDRE \b_reg_5463_reg[14] 
       (.C(ap_clk),
        .CE(b_reg_54630),
        .D(add_ln1244_2_fu_3104_p2[14]),
        .Q(b_reg_5463[14]),
        .R(\b_reg_5463[14]_i_1_n_5 ));
  FDRE \b_reg_5463_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg_5463[1]_i_1_n_5 ),
        .Q(b_reg_5463[1]),
        .R(1'b0));
  FDSE \b_reg_5463_reg[2] 
       (.C(ap_clk),
        .CE(b_reg_54630),
        .D(trunc_ln1244_1_fu_3092_p3[2]),
        .Q(b_reg_5463[2]),
        .S(\b_reg_5463[14]_i_1_n_5 ));
  FDSE \b_reg_5463_reg[3] 
       (.C(ap_clk),
        .CE(b_reg_54630),
        .D(trunc_ln1244_1_fu_3092_p3[3]),
        .Q(b_reg_5463[3]),
        .S(\b_reg_5463[14]_i_1_n_5 ));
  FDSE \b_reg_5463_reg[4] 
       (.C(ap_clk),
        .CE(b_reg_54630),
        .D(trunc_ln1244_1_fu_3092_p3[4]),
        .Q(b_reg_5463[4]),
        .S(\b_reg_5463[14]_i_1_n_5 ));
  FDSE \b_reg_5463_reg[5] 
       (.C(ap_clk),
        .CE(b_reg_54630),
        .D(trunc_ln1244_1_fu_3092_p3[5]),
        .Q(b_reg_5463[5]),
        .S(\b_reg_5463[14]_i_1_n_5 ));
  FDSE \b_reg_5463_reg[6] 
       (.C(ap_clk),
        .CE(b_reg_54630),
        .D(trunc_ln1244_1_fu_3092_p3[6]),
        .Q(b_reg_5463[6]),
        .S(\b_reg_5463[14]_i_1_n_5 ));
  FDSE \b_reg_5463_reg[7] 
       (.C(ap_clk),
        .CE(b_reg_54630),
        .D(trunc_ln1244_1_fu_3092_p3[7]),
        .Q(b_reg_5463[7]),
        .S(\b_reg_5463[14]_i_1_n_5 ));
  FDSE \b_reg_5463_reg[8] 
       (.C(ap_clk),
        .CE(b_reg_54630),
        .D(trunc_ln1244_1_fu_3092_p3[8]),
        .Q(b_reg_5463[8]),
        .S(\b_reg_5463[14]_i_1_n_5 ));
  FDSE \b_reg_5463_reg[9] 
       (.C(ap_clk),
        .CE(b_reg_54630),
        .D(add_ln1244_2_fu_3104_p2[9]),
        .Q(b_reg_5463[9]),
        .S(\b_reg_5463[14]_i_1_n_5 ));
  FDRE \barWidthMinSamples_read_reg_4993_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9] [0]),
        .Q(barWidthMinSamples_read_reg_4993[0]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4993_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9] [1]),
        .Q(barWidthMinSamples_read_reg_4993[1]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4993_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9] [2]),
        .Q(barWidthMinSamples_read_reg_4993[2]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4993_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9] [3]),
        .Q(barWidthMinSamples_read_reg_4993[3]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4993_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9] [4]),
        .Q(barWidthMinSamples_read_reg_4993[4]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4993_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9] [5]),
        .Q(barWidthMinSamples_read_reg_4993[5]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4993_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9] [6]),
        .Q(barWidthMinSamples_read_reg_4993[6]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4993_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9] [7]),
        .Q(barWidthMinSamples_read_reg_4993[7]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4993_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9] [8]),
        .Q(barWidthMinSamples_read_reg_4993[8]),
        .R(1'b0));
  FDRE \barWidthMinSamples_read_reg_4993_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9] [9]),
        .Q(barWidthMinSamples_read_reg_4993[9]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [0]),
        .Q(barWidth_cast_cast_reg_5131_reg[0]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [10]),
        .Q(barWidth_cast_cast_reg_5131_reg[10]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [1]),
        .Q(barWidth_cast_cast_reg_5131_reg[1]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [2]),
        .Q(barWidth_cast_cast_reg_5131_reg[2]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [3]),
        .Q(barWidth_cast_cast_reg_5131_reg[3]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [4]),
        .Q(barWidth_cast_cast_reg_5131_reg[4]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [5]),
        .Q(barWidth_cast_cast_reg_5131_reg[5]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [6]),
        .Q(barWidth_cast_cast_reg_5131_reg[6]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [7]),
        .Q(barWidth_cast_cast_reg_5131_reg[7]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [8]),
        .Q(barWidth_cast_cast_reg_5131_reg[8]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_5131_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_5131_reg[10]_0 [9]),
        .Q(barWidth_cast_cast_reg_5131_reg[9]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_5071_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bckgndId_load_read_reg_5071_reg[7]_0 [0]),
        .Q(bckgndId_load_read_reg_5071[0]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_5071_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bckgndId_load_read_reg_5071_reg[7]_0 [1]),
        .Q(bckgndId_load_read_reg_5071[1]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_5071_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bckgndId_load_read_reg_5071_reg[7]_0 [2]),
        .Q(bckgndId_load_read_reg_5071[2]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_5071_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bckgndId_load_read_reg_5071_reg[7]_0 [3]),
        .Q(bckgndId_load_read_reg_5071[3]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_5071_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bckgndId_load_read_reg_5071_reg[7]_0 [4]),
        .Q(bckgndId_load_read_reg_5071[4]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_5071_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bckgndId_load_read_reg_5071_reg[7]_0 [5]),
        .Q(bckgndId_load_read_reg_5071[5]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_5071_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bckgndId_load_read_reg_5071_reg[7]_0 [6]),
        .Q(bckgndId_load_read_reg_5071[6]),
        .R(1'b0));
  FDRE \bckgndId_load_read_reg_5071_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bckgndId_load_read_reg_5071_reg[7]_0 [7]),
        .Q(bckgndId_load_read_reg_5071[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R blkYuv_1_U
       (.ap_clk(ap_clk),
        .\q0_reg[9]_0 (blkYuv_1_U_n_5),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R_4 blkYuv_U
       (.Q(bluYuv_U_n_8),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_0 (\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_2 (grnYuv_U_n_8),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 (DPtpgBarSelYuv_601_v_U_n_20),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 (blkYuv_1_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_13_n_5 ),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071[1:0]),
        .\q0_reg[9]_0 (blkYuv_U_n_5),
        .\q0_reg[9]_1 (\q0_reg[9] ),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R bluYuv_U
       (.Q(grnYuv_U_n_9),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 (\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_3 (whiYuv_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 (redYuv_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_1 (\rampVal_loc_0_fu_348_reg[9] [8]),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071[1:0]),
        .\bckgndId_load_read_reg_5071_reg[0] (bluYuv_U_n_7),
        .\cmp2_i381_read_reg_5049_reg[0] (bluYuv_U_n_6),
        .\q0_reg[7] (bluYuv_U_n_5),
        .\q0_reg[9]_0 ({bluYuv_U_n_8,bluYuv_U_n_9}),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  FDRE \cmp126_i_read_reg_4950_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp126_i_read_reg_4950_reg[0]_0 ),
        .Q(cmp126_i_read_reg_4950),
        .R(1'b0));
  FDRE \cmp141_i_read_reg_5037_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cmp141_i_reg_1570),
        .Q(cmp141_i_read_reg_5037),
        .R(1'b0));
  FDRE \cmp2_i381_read_reg_5049_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cmp2_i381_reg_1484),
        .Q(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .R(1'b0));
  FDRE \cmp35_i588_read_reg_4978_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_reg_1534),
        .Q(cmp35_i588_read_reg_4978),
        .R(1'b0));
  FDRE \cmp59_i_read_reg_4954_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp59_i_read_reg_4954_reg[0]_0 ),
        .Q(cmp59_i_read_reg_4954),
        .R(1'b0));
  FDRE \cmp8_read_reg_5075_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cmp8_reg_1434),
        .Q(cmp8_read_reg_5075),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_5045_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\colorFormatLocal_read_reg_5045_reg[7]_0 [0]),
        .Q(colorFormatLocal_read_reg_5045[0]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_5045_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\colorFormatLocal_read_reg_5045_reg[7]_0 [1]),
        .Q(colorFormatLocal_read_reg_5045[1]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_5045_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\colorFormatLocal_read_reg_5045_reg[7]_0 [2]),
        .Q(colorFormatLocal_read_reg_5045[2]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_5045_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\colorFormatLocal_read_reg_5045_reg[7]_0 [3]),
        .Q(colorFormatLocal_read_reg_5045[3]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_5045_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\colorFormatLocal_read_reg_5045_reg[7]_0 [4]),
        .Q(colorFormatLocal_read_reg_5045[4]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_5045_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\colorFormatLocal_read_reg_5045_reg[7]_0 [5]),
        .Q(colorFormatLocal_read_reg_5045[5]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_5045_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\colorFormatLocal_read_reg_5045_reg[7]_0 [6]),
        .Q(colorFormatLocal_read_reg_5045[6]),
        .R(1'b0));
  FDRE \colorFormatLocal_read_reg_5045_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\colorFormatLocal_read_reg_5045_reg[7]_0 [7]),
        .Q(colorFormatLocal_read_reg_5045[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.B({x_fu_546[15],B[2],x_fu_546[13:7],B[1],x_fu_546[5:1],B[0]}),
        .CO(CO),
        .D({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .E(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(ap_frp_data_req_srcYUV),
        .SR(flow_control_loop_pipe_sequential_init_U_n_17),
        .and_ln1523_reg_52580(and_ln1523_reg_52580),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_12 ),
        .\ap_CS_fsm_reg[4] (\rampVal_3_flag_0_reg_468_reg[0] [2:1]),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .\ap_frp_data_req_srcYUV_reg[0] (\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .\ap_frp_data_req_srcYUV_reg[4] (\cmp8_read_reg_5075_reg[0]_0 ),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(outpix_val_V_8_fu_570),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671[9]_i_11 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] (flow_control_loop_pipe_sequential_init_U_n_44),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_1 (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_2 (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_1 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] (flow_control_loop_pipe_sequential_init_U_n_22),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_1 (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_2 (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp8_read_reg_5075(cmp8_read_reg_5075),
        .cmp8_reg_1434(cmp8_reg_1434),
        .\cmp8_reg_1434_reg[0] (\cmp8_reg_1434_reg[0] ),
        .frp_pipeline_valid_U_i_1_0(flow_control_loop_pipe_sequential_init_U_n_110),
        .\genblk1[0].v2_reg[0] (\genblk1[0].v2_reg[0] ),
        .\genblk1[0].v2_reg[0]_0 (\genblk1[0].v2_reg[0]_0 ),
        .\genblk1[0].v2_reg[0]_1 (frp_pipeline_valid_U_i_12_n_5),
        .\genblk1[0].v2_reg[0]_2 (frp_pipeline_valid_U_i_15_n_5),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld),
        .\icmp_ln1027_reg_5193_reg[0] (flow_control_loop_pipe_sequential_init_U_n_19),
        .icmp_ln1050_reg_5243(icmp_ln1050_reg_5243),
        .\icmp_ln1050_reg_5243_reg[0] (\icmp_ln1050_reg_5243_reg[0]_0 ),
        .icmp_ln1404_1_reg_1635(icmp_ln1404_1_reg_1635),
        .\icmp_ln1404_reg_1660_reg[0] (yCount_V_20),
        .\icmp_ln1428_reg_5227_reg[0] (flow_control_loop_pipe_sequential_init_U_n_40),
        .\icmp_ln1518_reg_5213_reg[0] (\icmp_ln1518_reg_5213_reg[0]_0 ),
        .\icmp_ln1518_reg_5213_reg[0]_0 (\zonePlateVDelta[15]_i_9_n_5 ),
        .\icmp_ln1518_reg_5213_reg[0]_1 (icmp_ln1518_reg_5213),
        .icmp_ln1629_reg_52070(icmp_ln1629_reg_52070),
        .\icmp_ln1629_reg_5207_reg[0] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\icmp_ln1629_reg_5207_reg[0]_0 (\icmp_ln1629_reg_5207_reg_n_5_[0] ),
        .\icmp_ln520_reg_5189[0]_i_1_0 (\icmp_ln520_reg_5189[0]_i_1 ),
        .\icmp_ln520_reg_5189_reg[0] (\icmp_ln520_reg_5189_reg[0]_1 ),
        .\int_bckgndId_reg[2] (flow_control_loop_pipe_sequential_init_U_n_111),
        .\int_bckgndId_reg[3] (flow_control_loop_pipe_sequential_init_U_n_20),
        .\int_bckgndId_reg[3]_0 (xCount_V_30),
        .\int_bckgndId_reg[3]_1 (flow_control_loop_pipe_sequential_init_U_n_113),
        .\int_bckgndId_reg[3]_2 (xBar_V0),
        .\int_passthruEndX_reg[15] (\int_passthruEndX_reg[15] ),
        .\int_passthruStartX_reg[15] (\int_passthruStartX_reg[15] ),
        .\int_width_reg[13] (\int_width_reg[13] ),
        .\int_width_reg[13]_0 (\int_width_reg[13]_0 ),
        .\int_width_reg[4] (\int_width_reg[4] ),
        .\int_width_reg[6] (\int_width_reg[6] ),
        .\int_width_reg[7] (\int_width_reg[7] ),
        .or_ln691_reg_5247_pp0_iter20_reg(or_ln691_reg_5247_pp0_iter20_reg),
        .\or_ln691_reg_5247_reg[0]_i_2_0 (\or_ln691_reg_5247_reg[0]_i_2 ),
        .\or_ln691_reg_5247_reg[0]_i_3_0 (\or_ln691_reg_5247_reg[0]_i_3 ),
        .\outpix_val_V_3_fu_562_reg[0] (\outpix_val_V_3_fu_562[0]_i_2_n_5 ),
        .\outpix_val_V_3_fu_562_reg[1] (\outpix_val_V_3_fu_562[1]_i_2_n_5 ),
        .\outpix_val_V_3_fu_562_reg[2] (\outpix_val_V_3_fu_562[2]_i_2_n_5 ),
        .\outpix_val_V_3_fu_562_reg[3] (\outpix_val_V_3_fu_562[3]_i_2_n_5 ),
        .\outpix_val_V_3_fu_562_reg[4] (\outpix_val_V_3_fu_562[4]_i_2_n_5 ),
        .\outpix_val_V_3_fu_562_reg[5] (\outpix_val_V_3_fu_562[5]_i_2_n_5 ),
        .\outpix_val_V_3_fu_562_reg[6] (\outpix_val_V_3_fu_562[6]_i_2_n_5 ),
        .\outpix_val_V_3_fu_562_reg[7] (\outpix_val_V_3_fu_562[7]_i_2_n_5 ),
        .\outpix_val_V_3_fu_562_reg[8] (\outpix_val_V_3_fu_562[8]_i_2_n_5 ),
        .\outpix_val_V_3_fu_562_reg[9] (\outpix_val_V_3_fu_562_reg[9]_1 ),
        .\outpix_val_V_3_fu_562_reg[9]_0 (outpix_val_V_16_reg_5773),
        .\outpix_val_V_3_fu_562_reg[9]_1 (\outpix_val_V_3_fu_562[9]_i_2_n_5 ),
        .\outpix_val_V_4_fu_566_reg[0] (\outpix_val_V_4_fu_566[0]_i_2_n_5 ),
        .\outpix_val_V_4_fu_566_reg[1] (\outpix_val_V_4_fu_566[1]_i_2_n_5 ),
        .\outpix_val_V_4_fu_566_reg[2] (\outpix_val_V_4_fu_566[2]_i_2_n_5 ),
        .\outpix_val_V_4_fu_566_reg[3] (\outpix_val_V_4_fu_566[3]_i_2_n_5 ),
        .\outpix_val_V_4_fu_566_reg[4] (\outpix_val_V_4_fu_566[4]_i_2_n_5 ),
        .\outpix_val_V_4_fu_566_reg[5] (\outpix_val_V_4_fu_566[5]_i_2_n_5 ),
        .\outpix_val_V_4_fu_566_reg[6] (\outpix_val_V_4_fu_566[6]_i_2_n_5 ),
        .\outpix_val_V_4_fu_566_reg[7] (\outpix_val_V_4_fu_566[7]_i_2_n_5 ),
        .\outpix_val_V_4_fu_566_reg[8] (\outpix_val_V_4_fu_566[8]_i_2_n_5 ),
        .\outpix_val_V_4_fu_566_reg[9] (\outpix_val_V_4_fu_566_reg[9]_1 ),
        .\outpix_val_V_4_fu_566_reg[9]_0 (outpix_val_V_13_reg_5779),
        .\outpix_val_V_4_fu_566_reg[9]_1 (\outpix_val_V_4_fu_566[9]_i_2_n_5 ),
        .\outpix_val_V_5_load_reg_1610_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88}),
        .\outpix_val_V_6_load_reg_1615_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}),
        .\outpix_val_V_7_load_reg_1620_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}),
        .\outpix_val_V_8_fu_570_reg[0] (\outpix_val_V_8_fu_570[0]_i_2_n_5 ),
        .\outpix_val_V_8_fu_570_reg[1] (\outpix_val_V_8_fu_570[1]_i_2_n_5 ),
        .\outpix_val_V_8_fu_570_reg[2] (\outpix_val_V_8_fu_570[2]_i_2_n_5 ),
        .\outpix_val_V_8_fu_570_reg[3] (\outpix_val_V_8_fu_570[3]_i_2_n_5 ),
        .\outpix_val_V_8_fu_570_reg[4] (\outpix_val_V_8_fu_570[4]_i_2_n_5 ),
        .\outpix_val_V_8_fu_570_reg[5] (\outpix_val_V_8_fu_570[5]_i_2_n_5 ),
        .\outpix_val_V_8_fu_570_reg[6] (\outpix_val_V_8_fu_570[6]_i_2_n_5 ),
        .\outpix_val_V_8_fu_570_reg[7] (\outpix_val_V_8_fu_570[7]_i_2_n_5 ),
        .\outpix_val_V_8_fu_570_reg[8] (\outpix_val_V_8_fu_570[8]_i_2_n_5 ),
        .\outpix_val_V_8_fu_570_reg[9] (\outpix_val_V_8_fu_570_reg[9]_1 ),
        .\outpix_val_V_8_fu_570_reg[9]_0 (outpix_val_V_12_reg_5785),
        .\outpix_val_V_8_fu_570_reg[9]_1 (\outpix_val_V_8_fu_570[9]_i_3_n_5 ),
        .pf_all_done(pf_all_done),
        .\sub40_i_reg_1550_reg[16] (\sub40_i_reg_1550_reg[16] ),
        .valid_in(ap_frp_vld_in),
        .valid_out({frp_pipeline_valid_U_valid_out[21],frp_pipeline_valid_U_valid_out[19],valid_out[0]}),
        .\xBar_V_reg[0] (\bckgndId_load_read_reg_5071_reg[7]_0 [3:1]),
        .\xBar_V_reg[0]_0 (\xBar_V_reg[0]_0 ),
        .\xCount_V_2_reg[0] (grp_reg_ap_uint_10_s_fu_2159_n_7),
        .\xCount_V_2_reg[9]_i_5_0 (\xCount_V_2_reg[9]_i_5 ),
        .\x_fu_546_reg[0] (\x_fu_546_reg[0]_0 ),
        .\x_fu_546_reg[10] ({add_ln1240_fu_2147_p2[10],flow_control_loop_pipe_sequential_init_U_n_49,add_ln1240_fu_2147_p2[8],flow_control_loop_pipe_sequential_init_U_n_51,add_ln1240_fu_2147_p2[6],flow_control_loop_pipe_sequential_init_U_n_53,add_ln1240_fu_2147_p2[4],flow_control_loop_pipe_sequential_init_U_n_55,add_ln1240_fu_2147_p2[2:1]}),
        .\x_fu_546_reg[15] (x_fu_546__0),
        .\x_fu_546_reg[15]_0 ({\x_fu_546_reg_n_5_[15] ,\x_fu_546_reg_n_5_[14] ,\x_fu_546_reg_n_5_[13] ,\x_fu_546_reg_n_5_[12] ,\x_fu_546_reg_n_5_[11] ,\x_fu_546_reg_n_5_[10] ,\x_fu_546_reg_n_5_[9] ,\x_fu_546_reg_n_5_[8] ,\x_fu_546_reg_n_5_[7] ,\x_fu_546_reg_n_5_[6] ,\x_fu_546_reg_n_5_[5] ,\x_fu_546_reg_n_5_[4] ,\x_fu_546_reg_n_5_[3] ,\x_fu_546_reg_n_5_[2] ,\x_fu_546_reg_n_5_[1] ,\x_fu_546_reg_n_5_[0] }),
        .\x_fu_546_reg[4] (\x_fu_546_reg[4]_0 ),
        .\yCount_V_1_reg[5] (\yCount_V_1[5]_i_4_n_5 ),
        .\yCount_V_1_reg[5]_0 (\yCount_V_1_reg[5]_0 ),
        .\yCount_V_1_reg[5]_1 (\yCount_V_1_reg[5]_1 ),
        .\yCount_V_2_reg[0] (\yCount_V_2_reg[0]_0 ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2[9]_i_4_n_5 ),
        .\yCount_V_2_reg[0]_1 (\yCount_V_2_reg[0]_1 ),
        .\yCount_V_3_reg[9] (\yCount_V_3[9]_i_5_n_5 ),
        .\yCount_V_3_reg[9]_0 (\yCount_V_3_reg[9]_0 ),
        .\yCount_V_reg[9] (\yCount_V[9]_i_4_n_5 ),
        .\zonePlateVDelta[15]_i_10_0 (\zonePlateVDelta[15]_i_22_n_5 ),
        .\zonePlateVDelta[15]_i_10_1 ({\zonePlateVDelta[15]_i_20 [13],\zonePlateVDelta[15]_i_20 [8:7],\zonePlateVDelta[15]_i_20 [1]}),
        .\zonePlateVDelta_reg[0] (\zonePlateVDelta[15]_i_6_n_5 ));
  (* CeilLog2Stages = "5" *) 
  (* ExitLatency = "21" *) 
  (* KEEP_HIERARCHY = "yes" *) 
  (* NUM_STAGES = "23" *) 
  (* PipelineII = "1" *) 
  (* PipelineLatency = "23" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_frp_pipeline_valid frp_pipeline_valid_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst_n_inv),
        .exitcond(frp_pipeline_valid_U_exitcond),
        .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets),
        .valid_in(ap_frp_vld_in),
        .valid_out({frp_pipeline_valid_U_valid_out[22:15],valid_out[2:1],frp_pipeline_valid_U_valid_out[12:1],valid_out[0]}));
  LUT2 #(
    .INIT(4'h7)) 
    frp_pipeline_valid_U_i_12
       (.I0(ap_frp_data_req_srcYUV[2]),
        .I1(ap_frp_data_req_srcYUV[1]),
        .O(frp_pipeline_valid_U_i_12_n_5));
  LUT2 #(
    .INIT(4'h7)) 
    frp_pipeline_valid_U_i_15
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg),
        .I1(pf_ovrlayYUV_U_pf_ready),
        .O(frp_pipeline_valid_U_i_15_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    frp_pipeline_valid_U_i_2
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld),
        .I1(frp_pipeline_valid_U_valid_out[21]),
        .O(frp_pipeline_valid_U_exitcond));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    full_n_i_2
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .I2(frp_pipeline_valid_U_valid_out[19]),
        .I3(cmp8_read_reg_5075),
        .I4(srcYUV_empty_n),
        .I5(push_1),
        .O(full_n));
  LUT2 #(
    .INIT(4'h6)) 
    \gSerie_V[27]_i_1 
       (.I0(gSerie_V[3]),
        .I1(gSerie_V[0]),
        .O(xor_ln1498_1_fu_4133_p2));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(\gSerie_V_reg[1]_srl2_n_5 ),
        .Q(gSerie_V[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(gSerie_V[20]),
        .Q(gSerie_V[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/gSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \gSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .CLK(ap_clk),
        .D(gSerie_V[3]),
        .Q(\gSerie_V_reg[1]_srl2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(gSerie_V[21]),
        .Q(gSerie_V[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(gSerie_V[22]),
        .Q(gSerie_V[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(gSerie_V[23]),
        .Q(gSerie_V[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(gSerie_V[24]),
        .Q(gSerie_V[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(gSerie_V[25]),
        .Q(gSerie_V[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(gSerie_V[26]),
        .Q(gSerie_V[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(gSerie_V[27]),
        .Q(gSerie_V[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(xor_ln1498_1_fu_4133_p2),
        .Q(gSerie_V[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(\gSerie_V_reg[4]_srl15_n_5 ),
        .Q(gSerie_V[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/gSerie_V_reg[4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h2AD5)) 
    \gSerie_V_reg[4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .CLK(ap_clk),
        .D(gSerie_V[19]),
        .Q(\gSerie_V_reg[4]_srl15_n_5 ));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \g_2_reg_5929[0]_i_1 
       (.I0(g_reg_5430_pp0_iter19_reg[1]),
        .I1(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I2(\g_2_reg_5929_reg[9]_i_2_n_12 ),
        .I3(icmp_ln1261_reg_5657),
        .I4(u_reg_5647[0]),
        .O(g_2_fu_4482_p3[0]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \g_2_reg_5929[1]_i_1 
       (.I0(\g_2_reg_5929_reg[9]_i_2_n_12 ),
        .I1(u_reg_5647[1]),
        .I2(icmp_ln1261_reg_5657),
        .I3(g_reg_5430_pp0_iter19_reg[1]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(g_2_fu_4482_p3[1]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \g_2_reg_5929[2]_i_1 
       (.I0(\g_2_reg_5929_reg[9]_i_2_n_12 ),
        .I1(icmp_ln1261_reg_5657),
        .I2(u_reg_5647[2]),
        .I3(g_reg_5430_pp0_iter19_reg[2]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(g_2_fu_4482_p3[2]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \g_2_reg_5929[3]_i_1 
       (.I0(\g_2_reg_5929_reg[9]_i_2_n_12 ),
        .I1(icmp_ln1261_reg_5657),
        .I2(u_reg_5647[3]),
        .I3(g_reg_5430_pp0_iter19_reg[3]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(g_2_fu_4482_p3[3]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \g_2_reg_5929[4]_i_1 
       (.I0(\g_2_reg_5929_reg[9]_i_2_n_12 ),
        .I1(icmp_ln1261_reg_5657),
        .I2(u_reg_5647[4]),
        .I3(g_reg_5430_pp0_iter19_reg[4]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(g_2_fu_4482_p3[4]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \g_2_reg_5929[5]_i_1 
       (.I0(\g_2_reg_5929_reg[9]_i_2_n_12 ),
        .I1(icmp_ln1261_reg_5657),
        .I2(u_reg_5647[5]),
        .I3(g_reg_5430_pp0_iter19_reg[5]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(g_2_fu_4482_p3[5]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \g_2_reg_5929[6]_i_1 
       (.I0(\g_2_reg_5929_reg[9]_i_2_n_12 ),
        .I1(icmp_ln1261_reg_5657),
        .I2(u_reg_5647[6]),
        .I3(g_reg_5430_pp0_iter19_reg[6]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(g_2_fu_4482_p3[6]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \g_2_reg_5929[7]_i_1 
       (.I0(\g_2_reg_5929_reg[9]_i_2_n_12 ),
        .I1(icmp_ln1261_reg_5657),
        .I2(u_reg_5647[7]),
        .I3(g_reg_5430_pp0_iter19_reg[7]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(g_2_fu_4482_p3[7]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \g_2_reg_5929[8]_i_1 
       (.I0(\g_2_reg_5929_reg[9]_i_2_n_12 ),
        .I1(icmp_ln1261_reg_5657),
        .I2(u_reg_5647[8]),
        .I3(g_reg_5430_pp0_iter19_reg[8]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(g_2_fu_4482_p3[8]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \g_2_reg_5929[9]_i_1 
       (.I0(\g_2_reg_5929_reg[9]_i_2_n_12 ),
        .I1(icmp_ln1261_reg_5657),
        .I2(u_reg_5647[9]),
        .I3(g_reg_5430_pp0_iter19_reg[9]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(g_2_fu_4482_p3[9]));
  LUT3 #(
    .INIT(8'hFE)) 
    \g_2_reg_5929[9]_i_10 
       (.I0(icmp_ln1261_reg_5657),
        .I1(u_reg_5647[4]),
        .I2(u_reg_5647[5]),
        .O(\g_2_reg_5929[9]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \g_2_reg_5929[9]_i_11 
       (.I0(icmp_ln1261_reg_5657),
        .I1(u_reg_5647[2]),
        .I2(u_reg_5647[3]),
        .O(\g_2_reg_5929[9]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \g_2_reg_5929[9]_i_12 
       (.I0(icmp_ln1261_reg_5657),
        .I1(u_reg_5647[0]),
        .I2(u_reg_5647[1]),
        .O(\g_2_reg_5929[9]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \g_2_reg_5929[9]_i_13 
       (.I0(u_reg_5647[15]),
        .I1(u_reg_5647[14]),
        .I2(icmp_ln1261_reg_5657),
        .O(\g_2_reg_5929[9]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \g_2_reg_5929[9]_i_14 
       (.I0(u_reg_5647[13]),
        .I1(u_reg_5647[12]),
        .I2(icmp_ln1261_reg_5657),
        .O(\g_2_reg_5929[9]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \g_2_reg_5929[9]_i_15 
       (.I0(u_reg_5647[11]),
        .I1(u_reg_5647[10]),
        .I2(icmp_ln1261_reg_5657),
        .O(\g_2_reg_5929[9]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \g_2_reg_5929[9]_i_16 
       (.I0(u_reg_5647[9]),
        .I1(u_reg_5647[8]),
        .I2(icmp_ln1261_reg_5657),
        .O(\g_2_reg_5929[9]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \g_2_reg_5929[9]_i_17 
       (.I0(u_reg_5647[7]),
        .I1(u_reg_5647[6]),
        .I2(icmp_ln1261_reg_5657),
        .O(\g_2_reg_5929[9]_i_17_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \g_2_reg_5929[9]_i_18 
       (.I0(u_reg_5647[5]),
        .I1(u_reg_5647[4]),
        .I2(icmp_ln1261_reg_5657),
        .O(\g_2_reg_5929[9]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \g_2_reg_5929[9]_i_19 
       (.I0(u_reg_5647[3]),
        .I1(u_reg_5647[2]),
        .I2(icmp_ln1261_reg_5657),
        .O(\g_2_reg_5929[9]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \g_2_reg_5929[9]_i_20 
       (.I0(u_reg_5647[1]),
        .I1(u_reg_5647[0]),
        .I2(icmp_ln1261_reg_5657),
        .O(\g_2_reg_5929[9]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \g_2_reg_5929[9]_i_4 
       (.I0(icmp_ln1261_reg_5657),
        .I1(u_reg_5647[16]),
        .O(\g_2_reg_5929[9]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h54)) 
    \g_2_reg_5929[9]_i_5 
       (.I0(icmp_ln1261_reg_5657),
        .I1(u_reg_5647[14]),
        .I2(u_reg_5647[15]),
        .O(\g_2_reg_5929[9]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h54)) 
    \g_2_reg_5929[9]_i_6 
       (.I0(icmp_ln1261_reg_5657),
        .I1(u_reg_5647[12]),
        .I2(u_reg_5647[13]),
        .O(\g_2_reg_5929[9]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h54)) 
    \g_2_reg_5929[9]_i_7 
       (.I0(icmp_ln1261_reg_5657),
        .I1(u_reg_5647[10]),
        .I2(u_reg_5647[11]),
        .O(\g_2_reg_5929[9]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \g_2_reg_5929[9]_i_8 
       (.I0(icmp_ln1261_reg_5657),
        .I1(u_reg_5647[8]),
        .I2(u_reg_5647[9]),
        .O(\g_2_reg_5929[9]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \g_2_reg_5929[9]_i_9 
       (.I0(icmp_ln1261_reg_5657),
        .I1(u_reg_5647[6]),
        .I2(u_reg_5647[7]),
        .O(\g_2_reg_5929[9]_i_9_n_5 ));
  FDRE \g_2_reg_5929_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(g_2_fu_4482_p3[0]),
        .Q(g_2_reg_5929[0]),
        .R(1'b0));
  FDRE \g_2_reg_5929_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(g_2_fu_4482_p3[1]),
        .Q(g_2_reg_5929[1]),
        .R(1'b0));
  FDRE \g_2_reg_5929_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(g_2_fu_4482_p3[2]),
        .Q(g_2_reg_5929[2]),
        .R(1'b0));
  FDRE \g_2_reg_5929_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(g_2_fu_4482_p3[3]),
        .Q(g_2_reg_5929[3]),
        .R(1'b0));
  FDRE \g_2_reg_5929_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(g_2_fu_4482_p3[4]),
        .Q(g_2_reg_5929[4]),
        .R(1'b0));
  FDRE \g_2_reg_5929_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(g_2_fu_4482_p3[5]),
        .Q(g_2_reg_5929[5]),
        .R(1'b0));
  FDRE \g_2_reg_5929_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(g_2_fu_4482_p3[6]),
        .Q(g_2_reg_5929[6]),
        .R(1'b0));
  FDRE \g_2_reg_5929_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(g_2_fu_4482_p3[7]),
        .Q(g_2_reg_5929[7]),
        .R(1'b0));
  FDRE \g_2_reg_5929_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(g_2_fu_4482_p3[8]),
        .Q(g_2_reg_5929[8]),
        .R(1'b0));
  FDRE \g_2_reg_5929_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(g_2_fu_4482_p3[9]),
        .Q(g_2_reg_5929[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \g_2_reg_5929_reg[9]_i_2 
       (.CI(\g_2_reg_5929_reg[9]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_g_2_reg_5929_reg[9]_i_2_CO_UNCONNECTED [7:1],\g_2_reg_5929_reg[9]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g_2_reg_5929_reg[9]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\g_2_reg_5929[9]_i_4_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \g_2_reg_5929_reg[9]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\g_2_reg_5929_reg[9]_i_3_n_5 ,\g_2_reg_5929_reg[9]_i_3_n_6 ,\g_2_reg_5929_reg[9]_i_3_n_7 ,\g_2_reg_5929_reg[9]_i_3_n_8 ,\g_2_reg_5929_reg[9]_i_3_n_9 ,\g_2_reg_5929_reg[9]_i_3_n_10 ,\g_2_reg_5929_reg[9]_i_3_n_11 ,\g_2_reg_5929_reg[9]_i_3_n_12 }),
        .DI({\g_2_reg_5929[9]_i_5_n_5 ,\g_2_reg_5929[9]_i_6_n_5 ,\g_2_reg_5929[9]_i_7_n_5 ,\g_2_reg_5929[9]_i_8_n_5 ,\g_2_reg_5929[9]_i_9_n_5 ,\g_2_reg_5929[9]_i_10_n_5 ,\g_2_reg_5929[9]_i_11_n_5 ,\g_2_reg_5929[9]_i_12_n_5 }),
        .O(\NLW_g_2_reg_5929_reg[9]_i_3_O_UNCONNECTED [7:0]),
        .S({\g_2_reg_5929[9]_i_13_n_5 ,\g_2_reg_5929[9]_i_14_n_5 ,\g_2_reg_5929[9]_i_15_n_5 ,\g_2_reg_5929[9]_i_16_n_5 ,\g_2_reg_5929[9]_i_17_n_5 ,\g_2_reg_5929[9]_i_18_n_5 ,\g_2_reg_5929[9]_i_19_n_5 ,\g_2_reg_5929[9]_i_20_n_5 }));
  LUT5 #(
    .INIT(32'h00020000)) 
    \g_reg_5430[9]_i_1 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I3(icmp_ln520_reg_5189_pp0_iter14_reg),
        .I4(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_40),
        .O(\g_reg_5430[9]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_5430[9]_i_2 
       (.I0(trunc_ln1240_1_fu_2958_p3[9]),
        .O(add_ln1240_2_fu_2970_p2));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg[1]_srl3 " *) 
  SRL16E \g_reg_5430_pp0_iter18_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5430[1]),
        .Q(\g_reg_5430_pp0_iter18_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg[2]_srl3 " *) 
  SRL16E \g_reg_5430_pp0_iter18_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5430[2]),
        .Q(\g_reg_5430_pp0_iter18_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg[3]_srl3 " *) 
  SRL16E \g_reg_5430_pp0_iter18_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5430[3]),
        .Q(\g_reg_5430_pp0_iter18_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg[4]_srl3 " *) 
  SRL16E \g_reg_5430_pp0_iter18_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5430[4]),
        .Q(\g_reg_5430_pp0_iter18_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg[5]_srl3 " *) 
  SRL16E \g_reg_5430_pp0_iter18_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5430[5]),
        .Q(\g_reg_5430_pp0_iter18_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg[6]_srl3 " *) 
  SRL16E \g_reg_5430_pp0_iter18_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5430[6]),
        .Q(\g_reg_5430_pp0_iter18_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg[7]_srl3 " *) 
  SRL16E \g_reg_5430_pp0_iter18_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5430[7]),
        .Q(\g_reg_5430_pp0_iter18_reg_reg[7]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg[8]_srl3 " *) 
  SRL16E \g_reg_5430_pp0_iter18_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5430[8]),
        .Q(\g_reg_5430_pp0_iter18_reg_reg[8]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter18_reg_reg[9]_srl3 " *) 
  SRL16E \g_reg_5430_pp0_iter18_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5430[9]),
        .Q(\g_reg_5430_pp0_iter18_reg_reg[9]_srl3_n_5 ));
  FDRE \g_reg_5430_pp0_iter19_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5430_pp0_iter18_reg_reg[1]_srl3_n_5 ),
        .Q(g_reg_5430_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \g_reg_5430_pp0_iter19_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5430_pp0_iter18_reg_reg[2]_srl3_n_5 ),
        .Q(g_reg_5430_pp0_iter19_reg[2]),
        .R(1'b0));
  FDRE \g_reg_5430_pp0_iter19_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5430_pp0_iter18_reg_reg[3]_srl3_n_5 ),
        .Q(g_reg_5430_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \g_reg_5430_pp0_iter19_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5430_pp0_iter18_reg_reg[4]_srl3_n_5 ),
        .Q(g_reg_5430_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \g_reg_5430_pp0_iter19_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5430_pp0_iter18_reg_reg[5]_srl3_n_5 ),
        .Q(g_reg_5430_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \g_reg_5430_pp0_iter19_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5430_pp0_iter18_reg_reg[6]_srl3_n_5 ),
        .Q(g_reg_5430_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \g_reg_5430_pp0_iter19_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5430_pp0_iter18_reg_reg[7]_srl3_n_5 ),
        .Q(g_reg_5430_pp0_iter19_reg[7]),
        .R(1'b0));
  FDRE \g_reg_5430_pp0_iter19_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5430_pp0_iter18_reg_reg[8]_srl3_n_5 ),
        .Q(g_reg_5430_pp0_iter19_reg[8]),
        .R(1'b0));
  FDRE \g_reg_5430_pp0_iter19_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5430_pp0_iter18_reg_reg[9]_srl3_n_5 ),
        .Q(g_reg_5430_pp0_iter19_reg[9]),
        .R(1'b0));
  FDRE \g_reg_5430_reg[1] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_40),
        .Q(g_reg_5430[1]),
        .R(1'b0));
  FDSE \g_reg_5430_reg[2] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1240_1_fu_2958_p3[2]),
        .Q(g_reg_5430[2]),
        .S(\g_reg_5430[9]_i_1_n_5 ));
  FDSE \g_reg_5430_reg[3] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1240_1_fu_2958_p3[3]),
        .Q(g_reg_5430[3]),
        .S(\g_reg_5430[9]_i_1_n_5 ));
  FDSE \g_reg_5430_reg[4] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1240_1_fu_2958_p3[4]),
        .Q(g_reg_5430[4]),
        .S(\g_reg_5430[9]_i_1_n_5 ));
  FDSE \g_reg_5430_reg[5] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1240_1_fu_2958_p3[5]),
        .Q(g_reg_5430[5]),
        .S(\g_reg_5430[9]_i_1_n_5 ));
  FDSE \g_reg_5430_reg[6] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1240_1_fu_2958_p3[6]),
        .Q(g_reg_5430[6]),
        .S(\g_reg_5430[9]_i_1_n_5 ));
  FDSE \g_reg_5430_reg[7] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1240_1_fu_2958_p3[7]),
        .Q(g_reg_5430[7]),
        .S(\g_reg_5430[9]_i_1_n_5 ));
  FDSE \g_reg_5430_reg[8] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1240_1_fu_2958_p3[8]),
        .Q(g_reg_5430[8]),
        .S(\g_reg_5430[9]_i_1_n_5 ));
  FDSE \g_reg_5430_reg[9] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1240_2_fu_2970_p2),
        .Q(g_reg_5430[9]),
        .S(\g_reg_5430[9]_i_1_n_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R grnYuv_U
       (.D({grnYuv_U_n_5,grnYuv_U_n_6}),
        .Q(redYuv_U_n_7),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_0 (\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] (whiYuv_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_0 (bluYuv_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_12_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_2 (whiYuv_1_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] (whiYuv_1_U_n_9),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 (DPtpgBarSelRgb_CEA_g_U_n_9),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 (whiYuv_U_n_8),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_2 (DPtpgBarSelYuv_601_v_U_n_17),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_3 (tpgBarSelYuv_v_U_n_13),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] (whiYuv_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 (whiYuv_1_U_n_8),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 (DPtpgBarSelRgb_CEA_g_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_2 (DPtpgBarSelYuv_601_v_U_n_15),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_3 (tpgBarSelYuv_v_U_n_12),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_4 (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_5 ({\rampVal_loc_0_fu_348_reg[9] [6],\rampVal_loc_0_fu_348_reg[9] [4]}),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_7 (redYuv_U_n_5),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071[1:0]),
        .\q0_reg[6]_0 (grnYuv_U_n_7),
        .\q0_reg[9]_0 ({grnYuv_U_n_8,grnYuv_U_n_9}),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_2159
       (.D(xCount_V_2),
        .E(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .Q({\xCount_V_2_reg_n_5_[9] ,\xCount_V_2_reg_n_5_[8] ,\xCount_V_2_reg_n_5_[7] ,\xCount_V_2_reg_n_5_[6] ,\xCount_V_2_reg_n_5_[5] ,\xCount_V_2_reg_n_5_[4] ,\xCount_V_2_reg_n_5_[3] ,\xCount_V_2_reg_n_5_[2] ,\xCount_V_2_reg_n_5_[1] ,\xCount_V_2_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0] (grp_reg_ap_uint_10_s_fu_2159_n_5),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1572_reg[0]_0 (ap_phi_reg_pp0_iter2_hHatch_reg_1572),
        .\d_read_reg_22_reg[9]_0 (\d_read_reg_22_reg[9] ),
        .\icmp_ln1428_reg_5227_reg[0] (grp_reg_ap_uint_10_s_fu_2159_n_7),
        .valid_out(frp_pipeline_valid_U_valid_out[1]),
        .\xCount_V_2_reg[9] (\icmp_ln1428_reg_5227_reg[0]_0 ),
        .\xCount_V_2_reg[9]_0 (icmp_ln1027_reg_5193),
        .\xCount_V_2_reg[9]_1 (\icmp_ln520_reg_5189_reg[0]_0 ),
        .\xCount_V_2_reg[9]_2 (\bckgndId_load_read_reg_5071_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \hBarSel[0]_i_1 
       (.I0(\q0_reg[2]_1 [0]),
        .I1(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[16]),
        .I3(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .O(\icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h60666666)) 
    \hBarSel[1]_i_1 
       (.I0(\q0_reg[2]_1 [0]),
        .I1(\q0_reg[2]_1 [1]),
        .I2(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I3(frp_pipeline_valid_U_valid_out[16]),
        .I4(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .O(\icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h22220020)) 
    \hBarSel[2]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .I2(\xCount_V_1[9]_i_7_n_5 ),
        .I3(icmp_ln1027_5_reg_5287_pp0_iter16_reg),
        .I4(\icmp_ln1027_reg_5193_pp0_iter15_reg_reg[0]__0_0 ),
        .O(\ap_CS_fsm_reg[3]_9 ));
  LUT6 #(
    .INIT(64'h00BFBFBFBF000000)) 
    \hBarSel[2]_i_2 
       (.I0(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[16]),
        .I2(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .I3(\q0_reg[2]_1 [1]),
        .I4(\q0_reg[2]_1 [0]),
        .I5(\q0_reg[2]_1 [2]),
        .O(\icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \hBarSel_1[0]_i_1 
       (.I0(\q0_reg[2]_0 [0]),
        .I1(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[16]),
        .I3(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .O(\hBarSel_5_loc_0_fu_300_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h60666666)) 
    \hBarSel_1[1]_i_1 
       (.I0(\q0_reg[2]_0 [0]),
        .I1(\q0_reg[2]_0 [1]),
        .I2(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I3(frp_pipeline_valid_U_valid_out[16]),
        .I4(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .O(\hBarSel_5_loc_0_fu_300_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFFFF000020000000)) 
    \hBarSel_1[2]_i_1 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I1(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[16]),
        .I3(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .I4(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I5(\hBarSel_1[2]_i_3_n_5 ),
        .O(\icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h7800787878787878)) 
    \hBarSel_1[2]_i_2 
       (.I0(\q0_reg[2]_0 [0]),
        .I1(\q0_reg[2]_0 [1]),
        .I2(\q0_reg[2]_0 [2]),
        .I3(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I4(frp_pipeline_valid_U_valid_out[16]),
        .I5(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .O(\hBarSel_5_loc_0_fu_300_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \hBarSel_1[2]_i_3 
       (.I0(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I3(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I4(\xCount_V_1[9]_i_5_n_5 ),
        .O(\hBarSel_1[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \hBarSel_2[0]_i_1 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[2]_0 [0]),
        .I1(\hBarSel_2_reg[0] ),
        .I2(icmp_ln1027_reg_5193_pp0_iter17_reg),
        .O(\s_reg[2] [0]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \hBarSel_2[1]_i_1 
       (.I0(\hBarSel_2_reg[2]_0 [0]),
        .I1(icmp_ln1027_reg_5193_pp0_iter17_reg),
        .I2(\hBarSel_4_loc_0_fu_344_reg[2]_0 [1]),
        .I3(\hBarSel_4_loc_0_fu_344_reg[2]_0 [0]),
        .O(\s_reg[2] [1]));
  LUT6 #(
    .INIT(64'h00000000A2000000)) 
    \hBarSel_2[2]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(icmp_ln1027_1_reg_5291_pp0_iter17_reg),
        .I2(icmp_ln1027_reg_5193_pp0_iter17_reg),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_1 ),
        .I4(frp_pipeline_valid_U_valid_out[18]),
        .I5(\icmp_ln520_reg_5189_pp0_iter17_reg_reg_n_5_[0] ),
        .O(\ap_CS_fsm_reg[3]_11 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \hBarSel_2[2]_i_2 
       (.I0(\hBarSel_2_reg[2]_0 [1]),
        .I1(icmp_ln1027_reg_5193_pp0_iter17_reg),
        .I2(\hBarSel_4_loc_0_fu_344_reg[2]_0 [2]),
        .I3(\hBarSel_4_loc_0_fu_344_reg[2]_0 [0]),
        .I4(\hBarSel_4_loc_0_fu_344_reg[2]_0 [1]),
        .O(\s_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \hBarSel_3[0]_i_2 
       (.I0(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I3(icmp_ln1027_6_reg_5262_pp0_iter16_reg),
        .O(\icmp_ln520_reg_5189_pp0_iter16_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB8B888888)) 
    \hBarSel_3_loc_0_fu_316[0]_i_1 
       (.I0(\hBarSel_3_loc_0_fu_316_reg[0] ),
        .I1(ap_NS_fsm111_out),
        .I2(\hBarSel_3_loc_0_fu_316[0]_i_2_n_5 ),
        .I3(\hBarSel_3_loc_0_fu_316[0]_i_3_n_5 ),
        .I4(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I5(hBarSel_3_loc_0_fu_316),
        .O(\hBarSel_3_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \hBarSel_3_loc_0_fu_316[0]_i_2 
       (.I0(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[17]),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .O(\hBarSel_3_loc_0_fu_316[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \hBarSel_3_loc_0_fu_316[0]_i_3 
       (.I0(icmp_ln1027_6_reg_5262_pp0_iter16_reg),
        .I1(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[17]),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .O(\hBarSel_3_loc_0_fu_316[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hBarSel_4_loc_0_fu_344[0]_i_1 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[2]_1 [0]),
        .I1(ap_NS_fsm111_out),
        .I2(\hBarSel_4_loc_0_fu_344[0]_i_2_n_5 ),
        .I3(\hBarSel_4_loc_0_fu_344[0]_i_3_n_5 ),
        .I4(\hBarSel_4_loc_0_fu_344_reg[2]_0 [0]),
        .O(\hBarSel_2_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hAAC3)) 
    \hBarSel_4_loc_0_fu_344[0]_i_2 
       (.I0(\hBarSel_2_reg[0] ),
        .I1(icmp_ln1027_1_reg_5291_pp0_iter17_reg),
        .I2(\hBarSel_4_loc_0_fu_344_reg[2]_0 [0]),
        .I3(icmp_ln1027_reg_5193_pp0_iter17_reg),
        .O(\hBarSel_4_loc_0_fu_344[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \hBarSel_4_loc_0_fu_344[0]_i_3 
       (.I0(bckgndId_load_read_reg_5071[1]),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(tpgBarSelYuv_y_U_n_9),
        .I3(frp_pipeline_valid_U_valid_out[18]),
        .I4(\icmp_ln520_reg_5189_pp0_iter17_reg_reg_n_5_[0] ),
        .O(\hBarSel_4_loc_0_fu_344[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hBarSel_4_loc_0_fu_344[1]_i_1 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[2]_1 [1]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o),
        .O(\hBarSel_2_reg[2] [1]));
  LUT6 #(
    .INIT(64'hB8B8F0F08BB8F0F0)) 
    \hBarSel_4_loc_0_fu_344[1]_i_2 
       (.I0(\hBarSel_2_reg[2]_0 [0]),
        .I1(icmp_ln1027_reg_5193_pp0_iter17_reg),
        .I2(\hBarSel_4_loc_0_fu_344_reg[2]_0 [1]),
        .I3(\hBarSel_4_loc_0_fu_344_reg[2]_0 [0]),
        .I4(\hBarSel_4_loc_0_fu_344[0]_i_3_n_5 ),
        .I5(icmp_ln1027_1_reg_5291_pp0_iter17_reg),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400000)) 
    \hBarSel_4_loc_0_fu_344[2]_i_1 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[0]_0 ),
        .I1(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(\hBarSel_4_loc_0_fu_344_reg[0]_1 ),
        .I4(\rampVal_3_flag_0_reg_468_reg[0] [0]),
        .I5(\ap_CS_fsm_reg[3]_11 ),
        .O(ap_sync_reg_tpgBackground_U0_ap_ready_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hBarSel_4_loc_0_fu_344[2]_i_2 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[2]_1 [2]),
        .I1(ap_NS_fsm111_out),
        .I2(\s_reg[2] [2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o_ap_vld),
        .I4(\hBarSel_4_loc_0_fu_344_reg[2]_0 [2]),
        .O(\hBarSel_2_reg[2] [2]));
  LUT5 #(
    .INIT(32'h40004040)) 
    \hBarSel_4_loc_0_fu_344[2]_i_3 
       (.I0(\icmp_ln520_reg_5189_pp0_iter17_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[18]),
        .I2(\bckgndId_load_read_reg_5071_reg[0]_1 ),
        .I3(icmp_ln1027_reg_5193_pp0_iter17_reg),
        .I4(icmp_ln1027_1_reg_5291_pp0_iter17_reg),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o_ap_vld));
  LUT6 #(
    .INIT(64'h88B8B8B8888BB8B8)) 
    \hBarSel_5_loc_0_fu_300[0]_i_1 
       (.I0(\hBarSel_5_loc_0_fu_300_reg[2] [0]),
        .I1(ap_NS_fsm111_out),
        .I2(\q0_reg[2]_0 [0]),
        .I3(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I4(\hBarSel_5_loc_0_fu_300[0]_i_2_n_5 ),
        .I5(\xCount_V_1[9]_i_5_n_5 ),
        .O(\hBarSel_1_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \hBarSel_5_loc_0_fu_300[0]_i_2 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .O(\hBarSel_5_loc_0_fu_300[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h88B8BBBBB888B888)) 
    \hBarSel_5_loc_0_fu_300[1]_i_1 
       (.I0(\hBarSel_5_loc_0_fu_300_reg[2] [1]),
        .I1(ap_NS_fsm111_out),
        .I2(\hBarSel_1[2]_i_3_n_5 ),
        .I3(\q0_reg[2]_0 [0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o_ap_vld),
        .I5(\q0_reg[2]_0 [1]),
        .O(\hBarSel_1_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \hBarSel_5_loc_0_fu_300[2]_i_1 
       (.I0(ap_NS_fsm111_out),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o_ap_vld),
        .I2(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .O(\ap_CS_fsm_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hBB8B88888B8BBB88)) 
    \hBarSel_5_loc_0_fu_300[2]_i_2 
       (.I0(\hBarSel_5_loc_0_fu_300_reg[2] [2]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o_ap_vld),
        .I3(\hBarSel_1[2]_i_3_n_5 ),
        .I4(\q0_reg[2]_0 [2]),
        .I5(\hBarSel_5_loc_0_fu_300_reg[2]_0 ),
        .O(\hBarSel_1_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h40004040)) 
    \hBarSel_5_loc_0_fu_300[2]_i_3 
       (.I0(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I3(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I4(\xCount_V_1[9]_i_5_n_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o_ap_vld));
  LUT6 #(
    .INIT(64'h8B888B888BBB8B88)) 
    \hBarSel_loc_0_fu_332[0]_i_1 
       (.I0(\hBarSel_loc_0_fu_332_reg[2] [0]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o_ap_vld),
        .I3(\q0_reg[2]_1 [0]),
        .I4(\hBarSel_loc_0_fu_332[0]_i_3_n_5 ),
        .I5(icmp_ln1027_5_reg_5287_pp0_iter16_reg),
        .O(\hBarSel_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h04000404)) 
    \hBarSel_loc_0_fu_332[0]_i_2 
       (.I0(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .I3(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I4(icmp_ln1027_5_reg_5287_pp0_iter16_reg),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \hBarSel_loc_0_fu_332[0]_i_3 
       (.I0(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .O(\hBarSel_loc_0_fu_332[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hBarSel_loc_0_fu_332[1]_i_1 
       (.I0(\hBarSel_loc_0_fu_332_reg[2] [1]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o),
        .O(\hBarSel_reg[2] [1]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCC00CC9C)) 
    \hBarSel_loc_0_fu_332[1]_i_2 
       (.I0(icmp_ln1027_5_reg_5287_pp0_iter16_reg),
        .I1(\q0_reg[2]_1 [1]),
        .I2(\q0_reg[2]_1 [0]),
        .I3(\hBarSel_loc_0_fu_332[1]_i_3_n_5 ),
        .I4(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I5(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \hBarSel_loc_0_fu_332[1]_i_3 
       (.I0(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .O(\hBarSel_loc_0_fu_332[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEAEEAAAA)) 
    \hBarSel_loc_0_fu_332[2]_i_1 
       (.I0(ap_NS_fsm111_out),
        .I1(\vBarSel_loc_0_fu_336[2]_i_3_n_5 ),
        .I2(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I3(icmp_ln1027_5_reg_5287_pp0_iter16_reg),
        .I4(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .O(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \hBarSel_loc_0_fu_332[2]_i_2 
       (.I0(\hBarSel_loc_0_fu_332_reg[2] [2]),
        .I1(ap_NS_fsm111_out),
        .I2(\vBarSel_loc_0_fu_336[2]_i_3_n_5 ),
        .I3(\q0_reg[2]_1 [2]),
        .I4(\hBarSel_loc_0_fu_332[2]_i_3_n_5 ),
        .O(\hBarSel_reg[2] [2]));
  LUT6 #(
    .INIT(64'h4444000004444000)) 
    \hBarSel_loc_0_fu_332[2]_i_3 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .I1(\xCount_V_1[9]_i_7_n_5 ),
        .I2(\q0_reg[2]_1 [1]),
        .I3(\q0_reg[2]_1 [0]),
        .I4(\q0_reg[2]_1 [2]),
        .I5(icmp_ln1027_5_reg_5287_pp0_iter16_reg),
        .O(\hBarSel_loc_0_fu_332[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hdata_flag_0_reg_480[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out),
        .O(hdata_flag_0_reg_480));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \hdata_flag_1_fu_554[0]_i_2 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I3(frp_pipeline_valid_U_valid_out[20]),
        .I4(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .O(\bckgndId_load_read_reg_5071_reg[0]_0 ));
  FDRE \hdata_flag_1_fu_554_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hdata_flag_1_fu_554_reg[0]_0 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB888B88BBB8BB88B)) 
    \hdata_loc_0_fu_324[0]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_1 [0]),
        .I1(ap_NS_fsm111_out),
        .I2(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [0]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [0]),
        .O(\hdata_reg[9] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_324[1]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_1 [1]),
        .I1(ap_NS_fsm111_out),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [1]),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\hdata_loc_0_fu_324_reg[9] [1]),
        .O(\hdata_reg[9] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_324[2]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_1 [2]),
        .I1(ap_NS_fsm111_out),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [2]),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\hdata_loc_0_fu_324_reg[9] [2]),
        .O(\hdata_reg[9] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_324[3]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_1 [3]),
        .I1(ap_NS_fsm111_out),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [3]),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\hdata_loc_0_fu_324_reg[9] [3]),
        .O(\hdata_reg[9] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_324[4]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_1 [4]),
        .I1(ap_NS_fsm111_out),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [4]),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\hdata_loc_0_fu_324_reg[9] [4]),
        .O(\hdata_reg[9] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_324[5]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_1 [5]),
        .I1(ap_NS_fsm111_out),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [5]),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\hdata_loc_0_fu_324_reg[9] [5]),
        .O(\hdata_reg[9] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_324[6]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_1 [6]),
        .I1(ap_NS_fsm111_out),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [6]),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\hdata_loc_0_fu_324_reg[9] [6]),
        .O(\hdata_reg[9] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_324[7]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_1 [7]),
        .I1(ap_NS_fsm111_out),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [7]),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\hdata_loc_0_fu_324_reg[9] [7]),
        .O(\hdata_reg[9] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_324[8]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_1 [8]),
        .I1(ap_NS_fsm111_out),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [8]),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\hdata_loc_0_fu_324_reg[9] [8]),
        .O(\hdata_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \hdata_loc_0_fu_324[9]_i_1 
       (.I0(ap_NS_fsm111_out),
        .I1(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I2(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_324[9]_i_2 
       (.I0(\hdata_loc_0_fu_324_reg[9]_1 [9]),
        .I1(ap_NS_fsm111_out),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [9]),
        .I3(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .I4(\hdata_loc_0_fu_324_reg[9] [9]),
        .O(\hdata_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \hdata_new_0_fu_328[0]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_0 [0]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_new_0_fu_328_reg[9] [0]),
        .O(\hdata_loc_0_fu_324_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \hdata_new_0_fu_328[1]_i_1 
       (.I0(\hdata_loc_0_fu_324_reg[9]_0 [1]),
        .I1(\hdata_new_0_fu_328_reg[9] [1]),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [0]),
        .I3(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I4(\hdata_new_0_fu_328_reg[9] [0]),
        .O(\hdata_loc_0_fu_324_reg[9] [1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \hdata_new_0_fu_328[2]_i_1 
       (.I0(\hdata_new_0_fu_328[2]_i_2_n_5 ),
        .I1(\hdata_new_0_fu_328_reg[9] [1]),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [1]),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [2]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [2]),
        .O(\hdata_loc_0_fu_324_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_328[2]_i_2 
       (.I0(\hdata_new_0_fu_328_reg[9] [0]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [0]),
        .O(\hdata_new_0_fu_328[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_328[3]_i_1 
       (.I0(\hdata_new_0_fu_328_reg[9] [2]),
        .I1(\hdata_loc_0_fu_324_reg[9]_0 [2]),
        .I2(\hdata_new_0_fu_328[3]_i_2_n_5 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [3]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [3]),
        .O(\hdata_loc_0_fu_324_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \hdata_new_0_fu_328[3]_i_2 
       (.I0(\hdata_loc_0_fu_324_reg[9]_0 [1]),
        .I1(\hdata_new_0_fu_328_reg[9] [1]),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [0]),
        .I3(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I4(\hdata_new_0_fu_328_reg[9] [0]),
        .O(\hdata_new_0_fu_328[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_328[4]_i_1 
       (.I0(\hdata_new_0_fu_328_reg[9] [3]),
        .I1(\hdata_loc_0_fu_324_reg[9]_0 [3]),
        .I2(\hdata_new_0_fu_328[4]_i_2_n_5 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [4]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [4]),
        .O(\hdata_loc_0_fu_324_reg[9] [4]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \hdata_new_0_fu_328[4]_i_2 
       (.I0(\hdata_new_0_fu_328[2]_i_2_n_5 ),
        .I1(\hdata_new_0_fu_328_reg[9] [1]),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [1]),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [2]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [2]),
        .O(\hdata_new_0_fu_328[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_328[5]_i_1 
       (.I0(\hdata_new_0_fu_328_reg[9] [4]),
        .I1(\hdata_loc_0_fu_324_reg[9]_0 [4]),
        .I2(\hdata_new_0_fu_328[5]_i_2_n_5 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [5]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [5]),
        .O(\hdata_loc_0_fu_324_reg[9] [5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_328[5]_i_2 
       (.I0(\hdata_new_0_fu_328_reg[9] [2]),
        .I1(\hdata_loc_0_fu_324_reg[9]_0 [2]),
        .I2(\hdata_new_0_fu_328[3]_i_2_n_5 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [3]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [3]),
        .O(\hdata_new_0_fu_328[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_328[6]_i_1 
       (.I0(\hdata_new_0_fu_328_reg[9] [5]),
        .I1(\hdata_loc_0_fu_324_reg[9]_0 [5]),
        .I2(\hdata_new_0_fu_328[6]_i_2_n_5 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [6]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [6]),
        .O(\hdata_loc_0_fu_324_reg[9] [6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_328[6]_i_2 
       (.I0(\hdata_new_0_fu_328_reg[9] [3]),
        .I1(\hdata_loc_0_fu_324_reg[9]_0 [3]),
        .I2(\hdata_new_0_fu_328[4]_i_2_n_5 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [4]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [4]),
        .O(\hdata_new_0_fu_328[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_328[7]_i_1 
       (.I0(\hdata_new_0_fu_328_reg[9] [6]),
        .I1(\hdata_loc_0_fu_324_reg[9]_0 [6]),
        .I2(\hdata_new_0_fu_328[7]_i_2_n_5 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [7]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [7]),
        .O(\hdata_loc_0_fu_324_reg[9] [7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_328[7]_i_2 
       (.I0(\hdata_new_0_fu_328_reg[9] [4]),
        .I1(\hdata_loc_0_fu_324_reg[9]_0 [4]),
        .I2(\hdata_new_0_fu_328[5]_i_2_n_5 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [5]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [5]),
        .O(\hdata_new_0_fu_328[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_328[8]_i_1 
       (.I0(\hdata_new_0_fu_328_reg[9] [7]),
        .I1(\hdata_loc_0_fu_324_reg[9]_0 [7]),
        .I2(\hdata_new_0_fu_328[9]_i_4_n_5 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [8]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [8]),
        .O(\hdata_loc_0_fu_324_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \hdata_new_0_fu_328[9]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(\bckgndId_load_read_reg_5071_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[3]_15 ));
  LUT6 #(
    .INIT(64'h7F7F7F8080807F80)) 
    \hdata_new_0_fu_328[9]_i_2 
       (.I0(\hdata_new_0_fu_328[9]_i_3_n_5 ),
        .I1(\hdata_new_0_fu_328[9]_i_4_n_5 ),
        .I2(\hdata_new_0_fu_328[9]_i_5_n_5 ),
        .I3(\hdata_loc_0_fu_324_reg[9]_0 [9]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\hdata_new_0_fu_328_reg[9] [9]),
        .O(\hdata_loc_0_fu_324_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_328[9]_i_3 
       (.I0(\hdata_new_0_fu_328_reg[9] [8]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [8]),
        .O(\hdata_new_0_fu_328[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8880008000000000)) 
    \hdata_new_0_fu_328[9]_i_4 
       (.I0(\hdata_new_0_fu_328[9]_i_6_n_5 ),
        .I1(\hdata_new_0_fu_328[5]_i_2_n_5 ),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [4]),
        .I3(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I4(\hdata_new_0_fu_328_reg[9] [4]),
        .I5(\hdata_new_0_fu_328[9]_i_7_n_5 ),
        .O(\hdata_new_0_fu_328[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_328[9]_i_5 
       (.I0(\hdata_new_0_fu_328_reg[9] [7]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [7]),
        .O(\hdata_new_0_fu_328[9]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_328[9]_i_6 
       (.I0(\hdata_new_0_fu_328_reg[9] [5]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [5]),
        .O(\hdata_new_0_fu_328[9]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_328[9]_i_7 
       (.I0(\hdata_new_0_fu_328_reg[9] [6]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_324_reg[9]_0 [6]),
        .O(\hdata_new_0_fu_328[9]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5291[0]_i_10 
       (.I0(barWidth_cast_cast_reg_5131_reg[9]),
        .I1(xBar_V[9]),
        .I2(xBar_V[10]),
        .I3(barWidth_cast_cast_reg_5131_reg[10]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5291[0]_i_11 
       (.I0(barWidth_cast_cast_reg_5131_reg[8]),
        .I1(xBar_V[8]),
        .I2(xBar_V[9]),
        .I3(barWidth_cast_cast_reg_5131_reg[9]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5291[0]_i_12 
       (.I0(barWidth_cast_cast_reg_5131_reg[7]),
        .I1(xBar_V[7]),
        .I2(xBar_V[8]),
        .I3(barWidth_cast_cast_reg_5131_reg[8]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5291[0]_i_13 
       (.I0(xBar_V[6]),
        .I1(barWidth_cast_cast_reg_5131_reg[6]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5291[0]_i_14 
       (.I0(xBar_V[5]),
        .I1(barWidth_cast_cast_reg_5131_reg[5]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5291[0]_i_15 
       (.I0(xBar_V[4]),
        .I1(barWidth_cast_cast_reg_5131_reg[4]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5291[0]_i_16 
       (.I0(xBar_V[3]),
        .I1(barWidth_cast_cast_reg_5131_reg[3]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5291[0]_i_17 
       (.I0(xBar_V[2]),
        .I1(barWidth_cast_cast_reg_5131_reg[2]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_17_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1027_1_reg_5291[0]_i_18 
       (.I0(barWidth_cast_cast_reg_5131_reg[1]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5291[0]_i_19 
       (.I0(barWidth_cast_cast_reg_5131_reg[6]),
        .I1(xBar_V[6]),
        .I2(xBar_V[7]),
        .I3(barWidth_cast_cast_reg_5131_reg[7]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5291[0]_i_20 
       (.I0(barWidth_cast_cast_reg_5131_reg[5]),
        .I1(xBar_V[5]),
        .I2(xBar_V[6]),
        .I3(barWidth_cast_cast_reg_5131_reg[6]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5291[0]_i_21 
       (.I0(barWidth_cast_cast_reg_5131_reg[4]),
        .I1(xBar_V[4]),
        .I2(xBar_V[5]),
        .I3(barWidth_cast_cast_reg_5131_reg[5]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_21_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5291[0]_i_22 
       (.I0(barWidth_cast_cast_reg_5131_reg[3]),
        .I1(xBar_V[3]),
        .I2(xBar_V[4]),
        .I3(barWidth_cast_cast_reg_5131_reg[4]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_22_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1027_1_reg_5291[0]_i_23 
       (.I0(barWidth_cast_cast_reg_5131_reg[2]),
        .I1(xBar_V[2]),
        .I2(xBar_V[3]),
        .I3(barWidth_cast_cast_reg_5131_reg[3]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_23_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \icmp_ln1027_1_reg_5291[0]_i_24 
       (.I0(barWidth_cast_cast_reg_5131_reg[1]),
        .I1(xBar_V[2]),
        .I2(barWidth_cast_cast_reg_5131_reg[2]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \icmp_ln1027_1_reg_5291[0]_i_25 
       (.I0(barWidth_cast_cast_reg_5131_reg[1]),
        .I1(xBar_V[1]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1027_1_reg_5291[0]_i_26 
       (.I0(xBar_V[0]),
        .I1(barWidth_cast_cast_reg_5131_reg[0]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln1027_1_reg_5291[0]_i_3 
       (.I0(tpgBarSelYuv_y_U_n_9),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(bckgndId_load_read_reg_5071[1]),
        .O(\bckgndId_load_read_reg_5071_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5291[0]_i_5 
       (.I0(xBar_V[10]),
        .I1(barWidth_cast_cast_reg_5131_reg[10]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5291[0]_i_6 
       (.I0(xBar_V[9]),
        .I1(barWidth_cast_cast_reg_5131_reg[9]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5291[0]_i_7 
       (.I0(xBar_V[8]),
        .I1(barWidth_cast_cast_reg_5131_reg[8]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_5291[0]_i_8 
       (.I0(xBar_V[7]),
        .I1(barWidth_cast_cast_reg_5131_reg[7]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1027_1_reg_5291[0]_i_9 
       (.I0(barWidth_cast_cast_reg_5131_reg[10]),
        .I1(xBar_V[10]),
        .O(\icmp_ln1027_1_reg_5291[0]_i_9_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_1_reg_5291_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_1_reg_5291_pp0_iter16_reg_reg[0]_srl15 " *) 
  SRL16E \icmp_ln1027_1_reg_5291_pp0_iter16_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1027_1_reg_5291),
        .Q(\icmp_ln1027_1_reg_5291_pp0_iter16_reg_reg[0]_srl15_n_5 ));
  FDRE \icmp_ln1027_1_reg_5291_pp0_iter17_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_1_reg_5291_pp0_iter16_reg_reg[0]_srl15_n_5 ),
        .Q(icmp_ln1027_1_reg_5291_pp0_iter17_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_1_reg_5291_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_1_reg_5291_reg[0]_0 ),
        .Q(icmp_ln1027_1_reg_5291),
        .R(1'b0));
  CARRY8 \icmp_ln1027_1_reg_5291_reg[0]_i_2 
       (.CI(\icmp_ln1027_1_reg_5291_reg[0]_i_4_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1027_1_reg_5291_reg[0]_i_2_CO_UNCONNECTED [7:4],\barWidth_cast_cast_reg_5131_reg[1]_0 ,\icmp_ln1027_1_reg_5291_reg[0]_i_2_n_10 ,\icmp_ln1027_1_reg_5291_reg[0]_i_2_n_11 ,\icmp_ln1027_1_reg_5291_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\icmp_ln1027_1_reg_5291[0]_i_5_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_6_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_7_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_8_n_5 }),
        .O(\NLW_icmp_ln1027_1_reg_5291_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,\icmp_ln1027_1_reg_5291[0]_i_9_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_10_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_11_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_12_n_5 }));
  CARRY8 \icmp_ln1027_1_reg_5291_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln1027_1_reg_5291_reg[0]_i_4_n_5 ,\icmp_ln1027_1_reg_5291_reg[0]_i_4_n_6 ,\icmp_ln1027_1_reg_5291_reg[0]_i_4_n_7 ,\icmp_ln1027_1_reg_5291_reg[0]_i_4_n_8 ,\icmp_ln1027_1_reg_5291_reg[0]_i_4_n_9 ,\icmp_ln1027_1_reg_5291_reg[0]_i_4_n_10 ,\icmp_ln1027_1_reg_5291_reg[0]_i_4_n_11 ,\icmp_ln1027_1_reg_5291_reg[0]_i_4_n_12 }),
        .DI({\icmp_ln1027_1_reg_5291[0]_i_13_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_14_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_15_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_16_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_17_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_18_n_5 ,barWidth_cast_cast_reg_5131_reg[1],xBar_V[0]}),
        .O(\NLW_icmp_ln1027_1_reg_5291_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({\icmp_ln1027_1_reg_5291[0]_i_19_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_20_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_21_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_22_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_23_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_24_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_25_n_5 ,\icmp_ln1027_1_reg_5291[0]_i_26_n_5 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_5_reg_5287[0]_i_10 
       (.I0(barWidthMinSamples_read_reg_4993[5]),
        .I1(\xCount_V_reg_n_5_[5] ),
        .I2(barWidthMinSamples_read_reg_4993[4]),
        .I3(\xCount_V_reg_n_5_[4] ),
        .O(\icmp_ln1027_5_reg_5287[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_5_reg_5287[0]_i_11 
       (.I0(barWidthMinSamples_read_reg_4993[3]),
        .I1(\xCount_V_reg_n_5_[3] ),
        .I2(barWidthMinSamples_read_reg_4993[2]),
        .I3(\xCount_V_reg_n_5_[2] ),
        .O(\icmp_ln1027_5_reg_5287[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_5_reg_5287[0]_i_12 
       (.I0(barWidthMinSamples_read_reg_4993[1]),
        .I1(\xCount_V_reg_n_5_[1] ),
        .I2(barWidthMinSamples_read_reg_4993[0]),
        .I3(\xCount_V_reg_n_5_[0] ),
        .O(\icmp_ln1027_5_reg_5287[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln1027_5_reg_5287[0]_i_3 
       (.I0(\xCount_V_reg_n_5_[8] ),
        .I1(barWidthMinSamples_read_reg_4993[8]),
        .I2(barWidthMinSamples_read_reg_4993[9]),
        .I3(\xCount_V_reg_n_5_[9] ),
        .O(\icmp_ln1027_5_reg_5287[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1027_5_reg_5287[0]_i_4 
       (.I0(\xCount_V_reg_n_5_[7] ),
        .I1(barWidthMinSamples_read_reg_4993[7]),
        .I2(barWidthMinSamples_read_reg_4993[6]),
        .I3(\xCount_V_reg_n_5_[6] ),
        .O(\icmp_ln1027_5_reg_5287[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1027_5_reg_5287[0]_i_5 
       (.I0(\xCount_V_reg_n_5_[5] ),
        .I1(barWidthMinSamples_read_reg_4993[5]),
        .I2(barWidthMinSamples_read_reg_4993[4]),
        .I3(\xCount_V_reg_n_5_[4] ),
        .O(\icmp_ln1027_5_reg_5287[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1027_5_reg_5287[0]_i_6 
       (.I0(\xCount_V_reg_n_5_[3] ),
        .I1(barWidthMinSamples_read_reg_4993[3]),
        .I2(barWidthMinSamples_read_reg_4993[2]),
        .I3(\xCount_V_reg_n_5_[2] ),
        .O(\icmp_ln1027_5_reg_5287[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1027_5_reg_5287[0]_i_7 
       (.I0(\xCount_V_reg_n_5_[1] ),
        .I1(barWidthMinSamples_read_reg_4993[1]),
        .I2(barWidthMinSamples_read_reg_4993[0]),
        .I3(\xCount_V_reg_n_5_[0] ),
        .O(\icmp_ln1027_5_reg_5287[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_5_reg_5287[0]_i_8 
       (.I0(\xCount_V_reg_n_5_[9] ),
        .I1(barWidthMinSamples_read_reg_4993[9]),
        .I2(\xCount_V_reg_n_5_[8] ),
        .I3(barWidthMinSamples_read_reg_4993[8]),
        .O(\icmp_ln1027_5_reg_5287[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_5_reg_5287[0]_i_9 
       (.I0(barWidthMinSamples_read_reg_4993[7]),
        .I1(\xCount_V_reg_n_5_[7] ),
        .I2(barWidthMinSamples_read_reg_4993[6]),
        .I3(\xCount_V_reg_n_5_[6] ),
        .O(\icmp_ln1027_5_reg_5287[0]_i_9_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_5_reg_5287_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_5_reg_5287_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1027_5_reg_5287_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1027_5_reg_5287),
        .Q(\icmp_ln1027_5_reg_5287_pp0_iter15_reg_reg[0]_srl14_n_5 ));
  FDRE \icmp_ln1027_5_reg_5287_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_5_reg_5287_pp0_iter15_reg_reg[0]_srl14_n_5 ),
        .Q(icmp_ln1027_5_reg_5287_pp0_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_5_reg_5287_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_5_reg_5287_reg[0]_0 ),
        .Q(icmp_ln1027_5_reg_5287),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \icmp_ln1027_5_reg_5287_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1027_5_reg_5287_reg[0]_i_2_CO_UNCONNECTED [7:5],\xCount_V_reg[8]_0 ,\icmp_ln1027_5_reg_5287_reg[0]_i_2_n_9 ,\icmp_ln1027_5_reg_5287_reg[0]_i_2_n_10 ,\icmp_ln1027_5_reg_5287_reg[0]_i_2_n_11 ,\icmp_ln1027_5_reg_5287_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,\icmp_ln1027_5_reg_5287[0]_i_3_n_5 ,\icmp_ln1027_5_reg_5287[0]_i_4_n_5 ,\icmp_ln1027_5_reg_5287[0]_i_5_n_5 ,\icmp_ln1027_5_reg_5287[0]_i_6_n_5 ,\icmp_ln1027_5_reg_5287[0]_i_7_n_5 }),
        .O(\NLW_icmp_ln1027_5_reg_5287_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln1027_5_reg_5287[0]_i_8_n_5 ,\icmp_ln1027_5_reg_5287[0]_i_9_n_5 ,\icmp_ln1027_5_reg_5287[0]_i_10_n_5 ,\icmp_ln1027_5_reg_5287[0]_i_11_n_5 ,\icmp_ln1027_5_reg_5287[0]_i_12_n_5 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_6_reg_5262[0]_i_10 
       (.I0(\xCount_V_3_reg_n_5_[5] ),
        .I1(barWidthMinSamples_read_reg_4993[5]),
        .I2(\xCount_V_3_reg_n_5_[4] ),
        .I3(barWidthMinSamples_read_reg_4993[4]),
        .O(\icmp_ln1027_6_reg_5262[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_6_reg_5262[0]_i_11 
       (.I0(\xCount_V_3_reg_n_5_[3] ),
        .I1(barWidthMinSamples_read_reg_4993[3]),
        .I2(\xCount_V_3_reg_n_5_[2] ),
        .I3(barWidthMinSamples_read_reg_4993[2]),
        .O(\icmp_ln1027_6_reg_5262[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_6_reg_5262[0]_i_12 
       (.I0(\xCount_V_3_reg_n_5_[1] ),
        .I1(barWidthMinSamples_read_reg_4993[1]),
        .I2(\xCount_V_3_reg_n_5_[0] ),
        .I3(barWidthMinSamples_read_reg_4993[0]),
        .O(\icmp_ln1027_6_reg_5262[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \icmp_ln1027_6_reg_5262[0]_i_3 
       (.I0(\xCount_V_3_reg_n_5_[8] ),
        .I1(barWidthMinSamples_read_reg_4993[8]),
        .I2(barWidthMinSamples_read_reg_4993[9]),
        .I3(\xCount_V_3_reg_n_5_[9] ),
        .O(\icmp_ln1027_6_reg_5262[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1027_6_reg_5262[0]_i_4 
       (.I0(barWidthMinSamples_read_reg_4993[7]),
        .I1(\xCount_V_3_reg_n_5_[7] ),
        .I2(barWidthMinSamples_read_reg_4993[6]),
        .I3(\xCount_V_3_reg_n_5_[6] ),
        .O(\icmp_ln1027_6_reg_5262[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1027_6_reg_5262[0]_i_5 
       (.I0(barWidthMinSamples_read_reg_4993[5]),
        .I1(\xCount_V_3_reg_n_5_[5] ),
        .I2(barWidthMinSamples_read_reg_4993[4]),
        .I3(\xCount_V_3_reg_n_5_[4] ),
        .O(\icmp_ln1027_6_reg_5262[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1027_6_reg_5262[0]_i_6 
       (.I0(barWidthMinSamples_read_reg_4993[3]),
        .I1(\xCount_V_3_reg_n_5_[3] ),
        .I2(barWidthMinSamples_read_reg_4993[2]),
        .I3(\xCount_V_3_reg_n_5_[2] ),
        .O(\icmp_ln1027_6_reg_5262[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1027_6_reg_5262[0]_i_7 
       (.I0(barWidthMinSamples_read_reg_4993[1]),
        .I1(\xCount_V_3_reg_n_5_[1] ),
        .I2(barWidthMinSamples_read_reg_4993[0]),
        .I3(\xCount_V_3_reg_n_5_[0] ),
        .O(\icmp_ln1027_6_reg_5262[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_6_reg_5262[0]_i_8 
       (.I0(\xCount_V_3_reg_n_5_[9] ),
        .I1(barWidthMinSamples_read_reg_4993[9]),
        .I2(\xCount_V_3_reg_n_5_[8] ),
        .I3(barWidthMinSamples_read_reg_4993[8]),
        .O(\icmp_ln1027_6_reg_5262[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_6_reg_5262[0]_i_9 
       (.I0(\xCount_V_3_reg_n_5_[7] ),
        .I1(barWidthMinSamples_read_reg_4993[7]),
        .I2(\xCount_V_3_reg_n_5_[6] ),
        .I3(barWidthMinSamples_read_reg_4993[6]),
        .O(\icmp_ln1027_6_reg_5262[0]_i_9_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_6_reg_5262_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_6_reg_5262_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1027_6_reg_5262_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1027_6_reg_5262),
        .Q(\icmp_ln1027_6_reg_5262_pp0_iter15_reg_reg[0]_srl14_n_5 ));
  FDRE \icmp_ln1027_6_reg_5262_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_6_reg_5262_pp0_iter15_reg_reg[0]_srl14_n_5 ),
        .Q(icmp_ln1027_6_reg_5262_pp0_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_6_reg_5262_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_6_reg_5262_reg[0]_0 ),
        .Q(icmp_ln1027_6_reg_5262),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \icmp_ln1027_6_reg_5262_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1027_6_reg_5262_reg[0]_i_2_CO_UNCONNECTED [7:5],\xCount_V_3_reg[8]_0 ,\icmp_ln1027_6_reg_5262_reg[0]_i_2_n_9 ,\icmp_ln1027_6_reg_5262_reg[0]_i_2_n_10 ,\icmp_ln1027_6_reg_5262_reg[0]_i_2_n_11 ,\icmp_ln1027_6_reg_5262_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,\icmp_ln1027_6_reg_5262[0]_i_3_n_5 ,\icmp_ln1027_6_reg_5262[0]_i_4_n_5 ,\icmp_ln1027_6_reg_5262[0]_i_5_n_5 ,\icmp_ln1027_6_reg_5262[0]_i_6_n_5 ,\icmp_ln1027_6_reg_5262[0]_i_7_n_5 }),
        .O(\NLW_icmp_ln1027_6_reg_5262_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln1027_6_reg_5262[0]_i_8_n_5 ,\icmp_ln1027_6_reg_5262[0]_i_9_n_5 ,\icmp_ln1027_6_reg_5262[0]_i_10_n_5 ,\icmp_ln1027_6_reg_5262[0]_i_11_n_5 ,\icmp_ln1027_6_reg_5262[0]_i_12_n_5 }));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_reg_5193_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_reg_5193_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1027_reg_5193_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1027_reg_5193),
        .Q(\icmp_ln1027_reg_5193_pp0_iter14_reg_reg[0]_srl14_n_5 ));
  FDRE \icmp_ln1027_reg_5193_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_reg_5193_pp0_iter14_reg_reg[0]_srl14_n_5 ),
        .Q(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .Q(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_5193_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .Q(icmp_ln1027_reg_5193_pp0_iter17_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_5193_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1027_reg_5193_pp0_iter17_reg),
        .Q(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_5193_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .Q(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_5193_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_fu_546_reg[4]_0 ),
        .Q(icmp_ln1027_reg_5193),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1050_reg_5243_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1050_reg_5243_pp0_iter17_reg_reg[0]_srl17 " *) 
  SRLC32E \icmp_ln1050_reg_5243_pp0_iter17_reg_reg[0]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1050_reg_5243),
        .Q(\icmp_ln1050_reg_5243_pp0_iter17_reg_reg[0]_srl17_n_5 ),
        .Q31(\NLW_icmp_ln1050_reg_5243_pp0_iter17_reg_reg[0]_srl17_Q31_UNCONNECTED ));
  FDRE \icmp_ln1050_reg_5243_pp0_iter18_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1050_reg_5243_pp0_iter17_reg_reg[0]_srl17_n_5 ),
        .Q(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .R(1'b0));
  FDRE \icmp_ln1050_reg_5243_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(icmp_ln1050_reg_5243),
        .R(1'b0));
  FDRE \icmp_ln1261_reg_5657_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(icmp_ln1261_fu_3774_p2),
        .Q(icmp_ln1261_reg_5657),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \icmp_ln1262_reg_5662[0]_i_1 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I3(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I4(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .O(icmp_ln1261_reg_56570));
  LUT3 #(
    .INIT(8'hF4)) 
    \icmp_ln1262_reg_5662[0]_i_2 
       (.I0(tmp_18_fu_3780_p4[6]),
        .I1(tmp_18_fu_3780_p4[0]),
        .I2(\icmp_ln1262_reg_5662[0]_i_3_n_5 ),
        .O(icmp_ln1262_fu_3790_p2));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \icmp_ln1262_reg_5662[0]_i_3 
       (.I0(tmp_18_fu_3780_p4[1]),
        .I1(tmp_18_fu_3780_p4[4]),
        .I2(tmp_18_fu_3780_p4[5]),
        .I3(tmp_18_fu_3780_p4[3]),
        .I4(tmp_18_fu_3780_p4[6]),
        .I5(tmp_18_fu_3780_p4[2]),
        .O(\icmp_ln1262_reg_5662[0]_i_3_n_5 ));
  FDRE \icmp_ln1262_reg_5662_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(icmp_ln1262_fu_3790_p2),
        .Q(icmp_ln1262_reg_5662),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1285_reg_5235_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1285_reg_5235_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1285_reg_5235_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1285_reg_5235),
        .Q(\icmp_ln1285_reg_5235_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  FDRE \icmp_ln1285_reg_5235_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1285_reg_5235_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1285_reg_5235_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .Q(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1285_reg_5235_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1285_reg_5235_reg[0]_0 ),
        .Q(icmp_ln1285_reg_5235),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1336_reg_5231_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1336_reg_5231_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1336_reg_5231_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\icmp_ln1336_reg_5231_reg[0]_0 ),
        .Q(\icmp_ln1336_reg_5231_pp0_iter14_reg_reg[0]_srl14_n_5 ));
  FDRE \icmp_ln1336_reg_5231_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1336_reg_5231_pp0_iter14_reg_reg[0]_srl14_n_5 ),
        .Q(icmp_ln1336_reg_5231_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1336_reg_5231_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1336_reg_5231_pp0_iter15_reg),
        .Q(\icmp_ln1336_reg_5231_pp0_iter16_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1336_reg_5231_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1336_reg_5231_reg[0]_1 ),
        .Q(\icmp_ln1336_reg_5231_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln1428_reg_5227_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1428_reg_5227_reg[0]_1 ),
        .Q(\icmp_ln1428_reg_5227_reg[0]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1518_reg_5213_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1518_reg_5213_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1518_reg_5213_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1518_reg_5213),
        .Q(\icmp_ln1518_reg_5213_pp0_iter14_reg_reg[0]_srl14_n_5 ));
  FDRE \icmp_ln1518_reg_5213_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1518_reg_5213_pp0_iter14_reg_reg[0]_srl14_n_5 ),
        .Q(icmp_ln1518_reg_5213_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1518_reg_5213_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1518_reg_5213_pp0_iter15_reg),
        .Q(\icmp_ln1518_reg_5213_pp0_iter16_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1518_reg_5213_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(icmp_ln1518_reg_5213),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1629_reg_5207_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1629_reg_5207_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \icmp_ln1629_reg_5207_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\icmp_ln1629_reg_5207_reg_n_5_[0] ),
        .Q(\icmp_ln1629_reg_5207_pp0_iter18_reg_reg[0]_srl18_n_5 ),
        .Q31(\NLW_icmp_ln1629_reg_5207_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  FDRE \icmp_ln1629_reg_5207_pp0_iter19_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1629_reg_5207_pp0_iter18_reg_reg[0]_srl18_n_5 ),
        .Q(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .R(1'b0));
  FDRE \icmp_ln1629_reg_5207_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\icmp_ln1629_reg_5207_reg_n_5_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1701_reg_5203_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1701_reg_5203_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1701_reg_5203_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1701_reg_5203),
        .Q(\icmp_ln1701_reg_5203_pp0_iter14_reg_reg[0]_srl14_n_5 ));
  FDRE \icmp_ln1701_reg_5203_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1701_reg_5203_pp0_iter14_reg_reg[0]_srl14_n_5 ),
        .Q(icmp_ln1701_reg_5203_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1701_reg_5203_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1701_reg_5203_pp0_iter15_reg),
        .Q(\icmp_ln1701_reg_5203_pp0_iter16_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1701_reg_5203_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1701_reg_5203_reg[0]_0 ),
        .Q(icmp_ln1701_reg_5203),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln520_reg_5189_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln520_reg_5189_pp0_iter12_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln520_reg_5189_pp0_iter12_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln520_reg_5189_pp0_iter6_reg),
        .Q(\icmp_ln520_reg_5189_pp0_iter12_reg_reg[0]_srl6_n_5 ));
  FDRE \icmp_ln520_reg_5189_pp0_iter13_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln520_reg_5189_pp0_iter12_reg_reg[0]_srl6_n_5 ),
        .Q(icmp_ln520_reg_5189_pp0_iter13_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln520_reg_5189_pp0_iter13_reg),
        .Q(icmp_ln520_reg_5189_pp0_iter14_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln520_reg_5189_pp0_iter14_reg),
        .Q(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .Q(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .Q(\icmp_ln520_reg_5189_pp0_iter17_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln520_reg_5189_pp0_iter17_reg_reg_n_5_[0] ),
        .Q(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .Q(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln520_reg_5189_reg[0]_0 ),
        .Q(\icmp_ln520_reg_5189_pp0_iter1_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter20_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln520_reg_5189_pp0_iter1_reg_reg[0]_0 ),
        .Q(icmp_ln520_reg_5189_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln520_reg_5189_pp0_iter2_reg),
        .Q(icmp_ln520_reg_5189_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln520_reg_5189_pp0_iter3_reg),
        .Q(\icmp_ln520_reg_5189_pp0_iter4_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln520_reg_5189_pp0_iter4_reg_reg_n_5_[0] ),
        .Q(icmp_ln520_reg_5189_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln520_reg_5189_pp0_iter5_reg),
        .Q(icmp_ln520_reg_5189_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_5189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_width_reg[7] ),
        .Q(\icmp_ln520_reg_5189_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    \lshr_ln1_reg_5309[10]_i_1 
       (.I0(icmp_ln520_reg_5189_pp0_iter6_reg),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(tpgBarSelYuv_y_U_n_9),
        .O(lshr_ln1_reg_53090));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[0]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[0]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[0]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[10]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[10]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[10]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[1]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[1]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[1]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[2]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[2]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[2]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[3]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[3]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[3]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[4]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[4]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[4]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[5]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[5]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[5]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[6]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[6]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[6]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[7]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[7]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[7]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[8]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[8]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[8]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter12_reg_reg[9]_srl5 " *) 
  SRL16E \lshr_ln1_reg_5309_pp0_iter12_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(lshr_ln1_reg_5309[9]),
        .Q(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[9]_srl5_n_5 ));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[0]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[0]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[10]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[10]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[1]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[1]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[2]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[2]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[3]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[3]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[4]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[4]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[5]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[5]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[6]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[6]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[7]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[7]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[8]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[8]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_pp0_iter13_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln1_reg_5309_pp0_iter12_reg_reg[9]_srl5_n_5 ),
        .Q(lshr_ln1_reg_5309_pp0_iter13_reg[9]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter14_reg_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2F1B2BF828D425B0228D1F691C45192115FD12D90FB50C90096C064803240000),
    .INIT_01(256'h613E5E1D5AFC57DB54B951984E764B544832451041ED3ECA3BA838853562323E),
    .INIT_02(256'h932490088CEC89CF86B2839580777D597A3A771C73FD70DE6DBE6A9E677E645E),
    .INIT_03(256'hC4B0C19BBE85BB6EB857B540B228AF10ABF8A8DEA5C5A2AB9F919C76995B9640),
    .INIT_04(256'hF5C3F2B6EFA8EC9AE98BE67CE36CE05CDD4BDA39D727D415D101CDEECADAC7C5),
    .INIT_05(256'h263E233B20381D341A2F172A1423111D0E150B0D080404FB01F1FEE6FBDBF8CF),
    .INIT_06(256'h5604530D50164D1E4A25472B443141353E393B3C383F354132412F422C412940),
    .INIT_07(256'h84F6820E7F247C3A794F7663737670886D996AA967B964C761D55EE25BEE58F9),
    .INIT_08(256'hB2F9B020AD47AA6CA790A4B4A1D69EF79C17993796559372908E8DAA8AC487DE),
    .INIT_09(256'hDFEFDD28DA60D797D4CDD201CF34CC66C997C6C7C3F6C124BE51BB7CB8A7B5D1),
    .INIT_0A(256'h0BBE090A0655039F00E8FE2FFB75F8BAF5FDF340F081EDC1EB00E83EE57AE2B5),
    .INIT_0B(256'h364A33AB310B2E692BC62922267D23D6212E1E841BDA192E168013D211220E70),
    .INIT_0C(256'h5F785CF05A6657DB554E52C050314DA04B0E487A45E5434F40B73E1E3B8338E7),
    .INIT_0D(256'h872F84BF824E7FDB7D667AF0787875FF738471086E8A6C0B698A6708648461FE),
    .INIT_0E(256'hAD58AB02A8A9A650A3F5A1989F399CD99A77981495AF934890E08E768C0B899E),
    .INIT_0F(256'hD1DACF9ECD61CB23C8E2C6A0C45CC216BFCFBD86BB3BB8EFB6A1B451B200AFAD),
    .INIT_10(256'hF49EF280F05FEE3CEC18E9F2E7CAE5A1E375E148DF19DCE8DAB5D881D64BD413),
    .INIT_11(256'h1590138F118C0F880D810B78096E0761055303430131FF1DFD07FAF0F8D7F6BB),
    .INIT_12(256'h349B32B930D52EEF2D072B1D2932274425542362216F1F791D821B88198D1790),
    .INIT_13(256'h51AC4FEB4E274C614A9948CF47034534436441923FBE3DE83C103A36385A367C),
    .INIT_14(256'h6CB16B11696E67C96622647962CE61215F715DC05C0D5A57589F56E6552A536C),
    .INIT_15(256'h859A841B829B81187F937E0C7C837AF8796A77DA764974B5731F71876FEC6E50),
    .INIT_16(256'h9C569AFB999D983E96DC9578941192A9913E8FD18E628CF18B7D8A0888908716),
    .INIT_17(256'hB0D8AFA1AE67AD2CABEEAAADA96BA826A6DFA596A44AA2FCA1ACA05A9F069DAF),
    .INIT_18(256'hC314C201C0ECBFD5BEBCBDA0BC82BB62BA3FB91AB7F3B6CAB59EB470B340B20D),
    .INIT_19(256'hD2FDD210D121D02FCF3BCE44CD4CCC51CB53CA53C951C84DC746C63DC531C424),
    .INIT_1A(256'hE08BDFC4DEFADE2FDD60DC90DBBDDAE8DA10D936D859D77BD699D5B6D4D0D3E8),
    .INIT_1B(256'hEBB4EB14EA71E9CCE924E87AE7CDE71EE66DE5B9E502E44AE38FE2D1E212E14F),
    .INIT_1C(256'hF473F3F9F37DF2FFF27EF1FAF174F0ECF061EFD4EF45EEB3EE1EED87ECEEEC52),
    .INIT_1D(256'hFAC1FA6FFA1AF9C2F968F90CF8ADF84CF7E8F782F71AF6AFF641F5D1F55FF4EA),
    .INIT_1E(256'hFE9BFE70FE42FE12FDE0FDABFD73FD39FCFDFCBEFC7DFC39FBF3FBAAFB5FFB11),
    .INIT_1F(256'hFFFEFFFBFFF4FFECFFE1FFD3FFC3FFB1FF9CFF84FF6AFF4EFF2FFF0EFEEAFEC4),
    .INIT_20(256'hFEEAFF0EFF2FFF4EFF6AFF84FF9CFFB1FFC3FFD3FFE1FFECFFF4FFFBFFFE0000),
    .INIT_21(256'hFB5FFBAAFBF3FC39FC7DFCBEFCFDFD39FD73FDABFDE0FE12FE42FE70FE9BFEC4),
    .INIT_22(256'hF55FF5D1F641F6AFF71AF782F7E8F84CF8ADF90CF968F9C2FA1AFA6FFAC1FB11),
    .INIT_23(256'hECEEED87EE1EEEB3EF45EFD4F061F0ECF174F1FAF27EF2FFF37DF3F9F473F4EA),
    .INIT_24(256'hE212E2D1E38FE44AE502E5B9E66DE71EE7CDE87AE924E9CCEA71EB14EBB4EC52),
    .INIT_25(256'hD4D0D5B6D699D77BD859D936DA10DAE8DBBDDC90DD60DE2FDEFADFC4E08BE14F),
    .INIT_26(256'hC531C63DC746C84DC951CA53CB53CC51CD4CCE44CF3BD02FD121D210D2FDD3E8),
    .INIT_27(256'hB340B470B59EB6CAB7F3B91ABA3FBB62BC82BDA0BEBCBFD5C0ECC201C314C424),
    .INIT_28(256'h9F06A05AA1ACA2FCA44AA596A6DFA826A96BAAADABEEAD2CAE67AFA1B0D8B20D),
    .INIT_29(256'h88908A088B7D8CF18E628FD1913E92A99411957896DC983E999D9AFB9C569DAF),
    .INIT_2A(256'h6FEC7187731F74B5764977DA796A7AF87C837E0C7F938118829B841B859A8716),
    .INIT_2B(256'h552A56E6589F5A575C0D5DC05F71612162CE6479662267C9696E6B116CB16E50),
    .INIT_2C(256'h385A3A363C103DE83FBE419243644534470348CF4A994C614E274FEB51AC536C),
    .INIT_2D(256'h198D1B881D821F79216F23622554274429322B1D2D072EEF30D532B9349B367C),
    .INIT_2E(256'hF8D7FAF0FD07FF1D0131034305530761096E0B780D810F88118C138F15901790),
    .INIT_2F(256'hD64BD881DAB5DCE8DF19E148E375E5A1E7CAE9F2EC18EE3CF05FF280F49EF6BB),
    .INIT_30(256'hB200B451B6A1B8EFBB3BBD86BFCFC216C45CC6A0C8E2CB23CD61CF9ED1DAD413),
    .INIT_31(256'h8C0B8E7690E0934895AF98149A779CD99F39A198A3F5A650A8A9AB02AD58AFAD),
    .INIT_32(256'h64846708698A6C0B6E8A7108738475FF78787AF07D667FDB824E84BF872F899E),
    .INIT_33(256'h3B833E1E40B7434F45E5487A4B0E4DA0503152C0554E57DB5A665CF05F7861FE),
    .INIT_34(256'h112213D21680192E1BDA1E84212E23D6267D29222BC62E69310B33AB364A38E7),
    .INIT_35(256'hE57AE83EEB00EDC1F081F340F5FDF8BAFB75FE2F00E8039F0655090A0BBE0E70),
    .INIT_36(256'hB8A7BB7CBE51C124C3F6C6C7C997CC66CF34D201D4CDD797DA60DD28DFEFE2B5),
    .INIT_37(256'h8AC48DAA908E9372965599379C179EF7A1D6A4B4A790AA6CAD47B020B2F9B5D1),
    .INIT_38(256'h5BEE5EE261D564C767B96AA96D99708873767663794F7C3A7F24820E84F687DE),
    .INIT_39(256'h2C412F4232413541383F3B3C3E3941354431472B4A254D1E5016530D560458F9),
    .INIT_3A(256'hFBDBFEE601F104FB08040B0D0E15111D1423172A1A2F1D342038233B263E2940),
    .INIT_3B(256'hCADACDEED101D415D727DA39DD4BE05CE36CE67CE98BEC9AEFA8F2B6F5C3F8CF),
    .INIT_3C(256'h995B9C769F91A2ABA5C5A8DEABF8AF10B228B540B857BB6EBE85C19BC4B0C7C5),
    .INIT_3D(256'h677E6A9E6DBE70DE73FD771C7A3A7D598077839586B289CF8CEC900893249640),
    .INIT_3E(256'h356238853BA83ECA41ED451048324B544E76519854B957DB5AFC5E1D613E645E),
    .INIT_3F(256'h03240648096C0C900FB512D915FD19211C451F69228D25B028D42BF82F1B323E),
    .INIT_40(256'hD0E5D408D72CDA50DD73E097E3BBE6DFEA03ED27F04BF370F694F9B8FCDC0000),
    .INIT_41(256'h9EC2A1E3A504A825AB47AE68B18AB4ACB7CEBAF0BE13C136C458C77BCA9ECDC2),
    .INIT_42(256'h6CDC6FF873147631794E7C6B7F8982A785C688E48C038F229242956298829BA2),
    .INIT_43(256'h3B503E65417B449247A94AC04DD850F0540857225A3B5D55606F638A66A569C0),
    .INIT_44(256'h0A3D0D4A10581366167519841C941FA422B525C728D92BEB2EFF32123526383B),
    .INIT_45(256'hD9C2DCC5DFC8E2CCE5D1E8D6EBDDEEE3F1EBF4F3F7FCFB05FE0F011A04250731),
    .INIT_46(256'hA9FCACF3AFEAB2E2B5DBB8D5BBCFBECBC1C7C4C4C7C1CABFCDBFD0BED3BFD6C0),
    .INIT_47(256'h7B0A7DF280DC83C686B1899D8C8A8F789267955798479B399E2BA11EA412A707),
    .INIT_48(256'h4D074FE052B9559458705B4C5E2A610963E966C969AB6C8E6F727256753C7822),
    .INIT_49(256'h201122D825A028692B332DFF30CC339A366939393C0A3EDC41AF448447594A2F),
    .INIT_4A(256'hF442F6F6F9ABFC61FF1801D1048B07460A030CC00F7F123F150017C21A861D4B),
    .INIT_4B(256'hC9B6CC55CEF5D197D43AD6DED983DC2ADED2E17CE426E6D2E980EC2EEEDEF190),
    .INIT_4C(256'hA088A310A59AA825AAB2AD40AFCFB260B4F2B786BA1BBCB1BF49C1E2C47DC719),
    .INIT_4D(256'h78D17B417DB28025829A851087888A018C7C8EF8917693F5967698F89B7C9E02),
    .INIT_4E(256'h52A854FE575759B05C0B5E6860C76327658967EC6A516CB86F20718A73F57662),
    .INIT_4F(256'h2E263062329F34DD371E39603BA43DEA4031427A44C54711495F4BAF4E005053),
    .INIT_50(256'h0B620D800FA111C413E8160E18361A5F1C8B1EB820E72318254B277F29B52BED),
    .INIT_51(256'hEA70EC71EE74F078F27FF488F692F89FFAADFCBDFECF00E302F9051007290945),
    .INIT_52(256'hCB65CD47CF2BD111D2F9D4E3D6CED8BCDAACDC9EDE91E087E27EE478E673E870),
    .INIT_53(256'hAE54B015B1D9B39FB567B731B8FDBACCBC9CBE6EC042C218C3F0C5CAC7A6C984),
    .INIT_54(256'h934F94EF9692983799DE9B879D329EDFA08FA240A3F3A5A9A761A91AAAD6AC94),
    .INIT_55(256'h7A667BE57D657EE8806D81F4837D85088696882689B78B4B8CE18E79901491B0),
    .INIT_56(256'h63AA6505666367C269246A886BEF6D576EC2702F719E730F748375F8777078EA),
    .INIT_57(256'h4F28505F519952D454125553569557DA59215A6A5BB65D045E545FA660FA6251),
    .INIT_58(256'h3CEC3DFF3F14402B41444260437E449E45C146E6480D49364A624B904CC04DF3),
    .INIT_59(256'h2D032DF02EDF2FD130C531BC32B433AF34AD35AD36AF37B338BA39C33ACF3BDC),
    .INIT_5A(256'h1F75203C210621D122A023702443251825F026CA27A7288529672A4A2B302C18),
    .INIT_5B(256'h144C14EC158F163416DC1786183318E219931A471AFE1BB61C711D2F1DEE1EB1),
    .INIT_5C(256'h0B8D0C070C830D010D820E060E8C0F140F9F102C10BB114D11E21279131213AE),
    .INIT_5D(256'h053F059105E6063E069806F4075307B40818087E08E6095109BF0A2F0AA10B16),
    .INIT_5E(256'h0165019001BE01EE02200255028D02C703030342038303C7040D045604A104EF),
    .INIT_5F(256'h00020005000C0014001F002D003D004F0064007C009600B200D100F20116013C),
    .INIT_60(256'h011600F200D100B20096007C0064004F003D002D001F0014000C000500020000),
    .INIT_61(256'h04A10456040D03C703830342030302C7028D0255022001EE01BE01900165013C),
    .INIT_62(256'h0AA10A2F09BF095108E6087E081807B4075306F40698063E05E60591053F04EF),
    .INIT_63(256'h1312127911E2114D10BB102C0F9F0F140E8C0E060D820D010C830C070B8D0B16),
    .INIT_64(256'h1DEE1D2F1C711BB61AFE1A47199318E21833178616DC1634158F14EC144C13AE),
    .INIT_65(256'h2B302A4A2967288527A726CA25F025182443237022A021D12106203C1F751EB1),
    .INIT_66(256'h3ACF39C338BA37B336AF35AD34AD33AF32B431BC30C52FD12EDF2DF02D032C18),
    .INIT_67(256'h4CC04B904A624936480D46E645C1449E437E42604144402B3F143DFF3CEC3BDC),
    .INIT_68(256'h60FA5FA65E545D045BB65A6A592157DA56955553541252D45199505F4F284DF3),
    .INIT_69(256'h777075F87483730F719E702F6EC26D576BEF6A88692467C26663650563AA6251),
    .INIT_6A(256'h90148E798CE18B4B89B7882686968508837D81F4806D7EE87D657BE57A6678EA),
    .INIT_6B(256'hAAD6A91AA761A5A9A3F3A240A08F9EDF9D329B8799DE9837969294EF934F91B0),
    .INIT_6C(256'hC7A6C5CAC3F0C218C042BE6EBC9CBACCB8FDB731B567B39FB1D9B015AE54AC94),
    .INIT_6D(256'hE673E478E27EE087DE91DC9EDAACD8BCD6CED4E3D2F9D111CF2BCD47CB65C984),
    .INIT_6E(256'h0729051002F900E3FECFFCBDFAADF89FF692F488F27FF078EE74EC71EA70E870),
    .INIT_6F(256'h29B5277F254B231820E71EB81C8B1A5F1836160E13E811C40FA10D800B620945),
    .INIT_70(256'h4E004BAF495F471144C5427A40313DEA3BA43960371E34DD329F30622E262BED),
    .INIT_71(256'h73F5718A6F206CB86A5167EC6589632760C75E685C0B59B0575754FE52A85053),
    .INIT_72(256'h9B7C98F8967693F591768EF88C7C8A0187888510829A80257DB27B4178D17662),
    .INIT_73(256'hC47DC1E2BF49BCB1BA1BB786B4F2B260AFCFAD40AAB2A825A59AA310A0889E02),
    .INIT_74(256'hEEDEEC2EE980E6D2E426E17CDED2DC2AD983D6DED43AD197CEF5CC55C9B6C719),
    .INIT_75(256'h1A8617C21500123F0F7F0CC00A030746048B01D1FF18FC61F9ABF6F6F442F190),
    .INIT_76(256'h4759448441AF3EDC3C0A39393669339A30CC2DFF2B33286925A022D820111D4B),
    .INIT_77(256'h753C72566F726C8E69AB66C963E961095E2A5B4C5870559452B94FE04D074A2F),
    .INIT_78(256'hA412A11E9E2B9B399847955792678F788C8A899D86B183C680DC7DF27B0A7822),
    .INIT_79(256'hD3BFD0BECDBFCABFC7C1C4C4C1C7BECBBBCFB8D5B5DBB2E2AFEAACF3A9FCA707),
    .INIT_7A(256'h0425011AFE0FFB05F7FCF4F3F1EBEEE3EBDDE8D6E5D1E2CCDFC8DCC5D9C2D6C0),
    .INIT_7B(256'h352632122EFF2BEB28D925C722B51FA41C9419841675136610580D4A0A3D0731),
    .INIT_7C(256'h66A5638A606F5D555A3B5722540850F04DD84AC047A94492417B3E653B50383B),
    .INIT_7D(256'h9882956292428F228C0388E485C682A77F897C6B794E763173146FF86CDC69C0),
    .INIT_7E(256'hCA9EC77BC458C136BE13BAF0B7CEB4ACB18AAE68AB47A825A504A1E39EC29BA2),
    .INIT_7F(256'hFCDCF9B8F694F370F04BED27EA03E6DFE3BBE097DD73DA50D72CD408D0E5CDC2),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    lshr_ln1_reg_5309_pp0_iter14_reg_reg_0
       (.ADDRARDADDR({lshr_ln1_reg_5309_pp0_iter13_reg,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_DOUTADOUT_UNCONNECTED[31:16],lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_89,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_90,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_91,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_92,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_93,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_94,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_95,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_96,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_97,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_98,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_99,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_100,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_101,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_102,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_103,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_104}),
        .DOUTBDOUT(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter14_reg_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0101010101010101010101010100000000000000000000000000000000000000),
    .INIT_03(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_04(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_05(256'h0202020202020202020202020202020202020202020101010101010101010101),
    .INIT_06(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_07(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_08(256'h0303030303030303030303020202020202020202020202020202020202020202),
    .INIT_09(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0A(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0B(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0C(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0D(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0E(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0F(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_10(256'h0303030303030303030303030303030303030303030303030303030303030304),
    .INIT_11(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_12(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_13(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_14(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_15(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_16(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_17(256'h0202020202020202020202020202020202020202030303030303030303030303),
    .INIT_18(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_19(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_1A(256'h0101010101010101010102020202020202020202020202020202020202020202),
    .INIT_1B(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1D(256'h0000000000000000000000000000000000000101010101010101010101010101),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00),
    .INIT_21(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_22(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_23(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_24(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_25(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_26(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_27(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_28(256'h0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_29(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2A(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2B(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2C(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2D(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2E(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2F(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_30(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_31(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_32(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_33(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_34(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_35(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_36(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_37(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_38(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_39(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3A(256'h0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3B(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3C(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3D(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3E(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_3F(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    lshr_ln1_reg_5309_pp0_iter14_reg_reg_1
       (.ADDRARDADDR({lshr_ln1_reg_5309_pp0_iter13_reg,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_DOUTADOUT_UNCONNECTED[15:4],lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_49,lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_50,lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_51,lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_52}),
        .DOUTBDOUT(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE \lshr_ln1_reg_5309_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_15),
        .Q(lshr_ln1_reg_5309[0]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_reg[10] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_5),
        .Q(lshr_ln1_reg_5309[10]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_14),
        .Q(lshr_ln1_reg_5309[1]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_13),
        .Q(lshr_ln1_reg_5309[2]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_12),
        .Q(lshr_ln1_reg_5309[3]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_11),
        .Q(lshr_ln1_reg_5309[4]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_10),
        .Q(lshr_ln1_reg_5309[5]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_9),
        .Q(lshr_ln1_reg_5309[6]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_8),
        .Q(lshr_ln1_reg_5309[7]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_reg[8] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_7),
        .Q(lshr_ln1_reg_5309[8]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_5309_reg[9] 
       (.C(ap_clk),
        .CE(lshr_ln1_reg_53090),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U60_n_6),
        .Q(lshr_ln1_reg_5309[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I2(data_out_vld),
        .I3(ovrlayYUV_full_n),
        .O(\ap_CS_fsm_reg[3]_14 ));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    \mOutPtr[4]_i_2 
       (.I0(push_1),
        .I1(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I2(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .I3(frp_pipeline_valid_U_valid_out[19]),
        .I4(cmp8_read_reg_5075),
        .I5(srcYUV_empty_n),
        .O(full_n17_out));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[4]_i_3 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(data_out_vld),
        .I2(ovrlayYUV_full_n),
        .I3(\mOutPtr_reg[4] ),
        .O(full_n17_out_0));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \mOutPtr[5]_i_1 
       (.I0(push_1),
        .I1(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I2(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .I3(frp_pipeline_valid_U_valid_out[19]),
        .I4(cmp8_read_reg_5075),
        .I5(srcYUV_empty_n),
        .O(\ap_CS_fsm_reg[3]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 mac_muladd_16ns_6s_24s_24_4_1_U69
       (.A({mul_mul_16ns_5ns_21_4_1_U71_n_6,mul_mul_16ns_5ns_21_4_1_U71_n_7,mul_mul_16ns_5ns_21_4_1_U71_n_8,mul_mul_16ns_5ns_21_4_1_U71_n_9,mul_mul_16ns_5ns_21_4_1_U71_n_10,mul_mul_16ns_5ns_21_4_1_U71_n_11,mul_mul_16ns_5ns_21_4_1_U71_n_12,mul_mul_16ns_5ns_21_4_1_U71_n_13,mul_mul_16ns_5ns_21_4_1_U71_n_14,mul_mul_16ns_5ns_21_4_1_U71_n_15,mul_mul_16ns_5ns_21_4_1_U71_n_16}),
        .D({tmp_18_fu_3780_p4,mac_muladd_16ns_6s_24s_24_4_1_U69_n_12,mac_muladd_16ns_6s_24s_24_4_1_U69_n_13,mac_muladd_16ns_6s_24s_24_4_1_U69_n_14,mac_muladd_16ns_6s_24s_24_4_1_U69_n_15,mac_muladd_16ns_6s_24s_24_4_1_U69_n_16,mac_muladd_16ns_6s_24s_24_4_1_U69_n_17,mac_muladd_16ns_6s_24s_24_4_1_U69_n_18,mac_muladd_16ns_6s_24s_24_4_1_U69_n_19,mac_muladd_16ns_6s_24s_24_4_1_U69_n_20,mac_muladd_16ns_6s_24s_24_4_1_U69_n_21}),
        .DI(\v_reg_5652[16]_i_2_n_5 ),
        .DSP_ALU_INST({mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_30,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_31,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_32,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_33,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_34,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_35,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_36,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_37,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_38,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_39,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_40}),
        .S(\v_reg_5652[16]_i_3_n_5 ),
        .ap_clk(ap_clk),
        .\v_reg_5652_reg[13] (\v_reg_5652[13]_i_10_n_5 ),
        .\v_reg_5652_reg[16] (\v_reg_5652[16]_i_6_n_5 ),
        .\v_reg_5652_reg[16]_0 (\v_reg_5652[16]_i_7_n_5 ),
        .\v_reg_5652_reg[5] (\v_reg_5652[5]_i_8_n_5 ),
        .zext_ln1259_fu_3731_p1({zext_ln1259_fu_3731_p1[19],zext_ln1259_fu_3731_p1[17:9],zext_ln1259_fu_3731_p1[7]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1 mac_muladd_16ns_7ns_15ns_23_4_1_U64
       (.A({mac_muladd_16ns_7s_18ns_23_4_1_U65_n_28,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_29}),
        .DSP_A_B_DATA_INST({trunc_ln1236_1_fu_2932_p3[15],trunc_ln1236_1_fu_2932_p3[9:2]}),
        .P({mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_5,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_6,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_7,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_8,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_9,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_10,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_11,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_12,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_13,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_14,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_15,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_16,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_17,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_18,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_19,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_20,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_21,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_22,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_23,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_24,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_25,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_26,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_27}),
        .Q(tmp_6_reg_5384),
        .ap_clk(ap_clk),
        .\trunc_ln1236_2_reg_5379_reg[13] ({mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_28,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_29,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_30,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_31,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_32,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_33,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_34,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_35,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_36}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1 mac_muladd_16ns_7s_18ns_23_4_1_U65
       (.A({mac_muladd_16ns_7s_18ns_23_4_1_U65_n_28,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_29}),
        .DSP_ALU_INST({mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_28,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_29,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_30,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_31,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_32,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_33,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_34,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_35,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_36}),
        .P({mac_muladd_16ns_7s_18ns_23_4_1_U65_n_5,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_6,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_7,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_8,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_9,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_10,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_11,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_12,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_13,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_14,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_15,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_16,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_17,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_18,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_19,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_20,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_21,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_22,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_23,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_24,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_25,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_26,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_27}),
        .Q({trunc_ln1236_1_fu_2932_p3[15],trunc_ln1236_1_fu_2932_p3[9]}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 mac_muladd_16ns_8ns_23ns_24_4_1_U67
       (.CEA1(g_reg_54300),
        .D({mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_5,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_6,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_7,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_8,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_9,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_10,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_11,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_12,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_13,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_14,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_15,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_16,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_17,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_18,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_19,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_20,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_21,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_22,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_23,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_24,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_25,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_26,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_27,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_28}),
        .DSP_A_B_DATA_INST({trunc_ln1240_1_fu_2958_p3[15],trunc_ln1240_1_fu_2958_p3[9:2]}),
        .P({mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_5,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_6,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_7,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_8,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_9,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_10,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_11,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_12,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_13,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_14,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_15,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_16,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_17,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_18,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_19,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_20,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_21,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_22,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_23,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_24,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_25,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_26,mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_27}),
        .Q(tmp_8_reg_5394),
        .ap_clk(ap_clk),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071[1:0]),
        .\g_reg_5430_reg[2] (mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .icmp_ln520_reg_5189_pp0_iter14_reg(icmp_ln520_reg_5189_pp0_iter14_reg),
        .\trunc_ln1240_2_reg_5389_reg[13] ({mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_30,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_31,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_32,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_33,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_34,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_35,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_36,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_37,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_38,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_39,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_40}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 mac_muladd_16ns_8s_23s_24_4_1_U68
       (.CEA1(g_reg_54300),
        .D({tmp_17_fu_3764_p4,mac_muladd_16ns_8s_23s_24_4_1_U68_n_12,mac_muladd_16ns_8s_23s_24_4_1_U68_n_13,mac_muladd_16ns_8s_23s_24_4_1_U68_n_14,mac_muladd_16ns_8s_23s_24_4_1_U68_n_15,mac_muladd_16ns_8s_23s_24_4_1_U68_n_16,mac_muladd_16ns_8s_23s_24_4_1_U68_n_17,mac_muladd_16ns_8s_23s_24_4_1_U68_n_18,mac_muladd_16ns_8s_23s_24_4_1_U68_n_19,mac_muladd_16ns_8s_23s_24_4_1_U68_n_20,mac_muladd_16ns_8s_23s_24_4_1_U68_n_21}),
        .DSP_ALU_INST({mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_30,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_31,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_32,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_33,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_34,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_35,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_36,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_37,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_38,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_39,mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_40}),
        .P({mac_muladd_16ns_7s_18ns_23_4_1_U65_n_5,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_6,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_7,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_8,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_9,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_10,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_11,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_12,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_13,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_14,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_15,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_16,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_17,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_18,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_19,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_20,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_21,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_22,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_23,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_24,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_25,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_26,mac_muladd_16ns_7s_18ns_23_4_1_U65_n_27}),
        .Q({\b_reg_5463_pp0_iter18_reg_reg_n_5_[14] ,\b_reg_5463_pp0_iter18_reg_reg_n_5_[10] ,\b_reg_5463_pp0_iter18_reg_reg_n_5_[9] ,\b_reg_5463_pp0_iter18_reg_reg_n_5_[8] ,\b_reg_5463_pp0_iter18_reg_reg_n_5_[7] ,\b_reg_5463_pp0_iter18_reg_reg_n_5_[6] ,\b_reg_5463_pp0_iter18_reg_reg_n_5_[5] ,\b_reg_5463_pp0_iter18_reg_reg_n_5_[4] ,\b_reg_5463_pp0_iter18_reg_reg_n_5_[3] ,\b_reg_5463_pp0_iter18_reg_reg_n_5_[2] ,\b_reg_5463_pp0_iter18_reg_reg_n_5_[1] }),
        .ap_clk(ap_clk),
        .icmp_ln1261_fu_3774_p2(icmp_ln1261_fu_3774_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 mac_muladd_16s_16s_16ns_16_4_1_U60
       (.D({mac_muladd_16s_16s_16ns_16_4_1_U60_n_5,mac_muladd_16s_16s_16ns_16_4_1_U60_n_6,mac_muladd_16s_16s_16ns_16_4_1_U60_n_7,mac_muladd_16s_16s_16ns_16_4_1_U60_n_8,mac_muladd_16s_16s_16ns_16_4_1_U60_n_9,mac_muladd_16s_16s_16ns_16_4_1_U60_n_10,mac_muladd_16s_16s_16ns_16_4_1_U60_n_11,mac_muladd_16s_16s_16ns_16_4_1_U60_n_12,mac_muladd_16s_16s_16ns_16_4_1_U60_n_13,mac_muladd_16s_16s_16ns_16_4_1_U60_n_14,mac_muladd_16s_16s_16ns_16_4_1_U60_n_15}),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(d),
        .Q(phi_mul_fu_542_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_i_1__0(\zonePlateVAddr_loc_0_fu_340_reg[15] ));
  LUT4 #(
    .INIT(16'h0010)) 
    \mul_ln1311_reg_5707[27]_i_1 
       (.I0(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(tpgBarSelYuv_y_U_n_9),
        .O(mul_ln1311_reg_57070));
  FDRE \mul_ln1311_reg_5707_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(mul_mul_20s_8ns_28_4_1_U70_n_13),
        .Q(\mul_ln1311_reg_5707_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_5707_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(mul_mul_20s_8ns_28_4_1_U70_n_12),
        .Q(\mul_ln1311_reg_5707_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_5707_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(mul_mul_20s_8ns_28_4_1_U70_n_11),
        .Q(\mul_ln1311_reg_5707_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_5707_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(mul_mul_20s_8ns_28_4_1_U70_n_10),
        .Q(\mul_ln1311_reg_5707_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_5707_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(mul_mul_20s_8ns_28_4_1_U70_n_9),
        .Q(\mul_ln1311_reg_5707_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_5707_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(mul_mul_20s_8ns_28_4_1_U70_n_8),
        .Q(\mul_ln1311_reg_5707_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_5707_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(mul_mul_20s_8ns_28_4_1_U70_n_7),
        .Q(\mul_ln1311_reg_5707_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_5707_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(mul_mul_20s_8ns_28_4_1_U70_n_6),
        .Q(\mul_ln1311_reg_5707_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_5707_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(mul_mul_20s_8ns_28_4_1_U70_n_5),
        .Q(tmp_22_fu_4546_p3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 mul_mul_11ns_12ns_23_4_1_U61
       (.A(trunc_ln520_1_reg_5182_pp0_iter8_reg),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_5 mul_mul_11ns_12ns_23_4_1_U62
       (.A(add_ln1240_reg_5217_pp0_iter8_reg),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_6 mul_mul_11ns_12ns_23_4_1_U63
       (.A(add_ln1244_reg_5266_pp0_iter9_reg),
        .P(P),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1 mul_mul_16ns_5ns_21_4_1_U71
       (.A({mul_mul_16ns_5ns_21_4_1_U71_n_6,mul_mul_16ns_5ns_21_4_1_U71_n_7,mul_mul_16ns_5ns_21_4_1_U71_n_8,mul_mul_16ns_5ns_21_4_1_U71_n_9,mul_mul_16ns_5ns_21_4_1_U71_n_10,mul_mul_16ns_5ns_21_4_1_U71_n_11,mul_mul_16ns_5ns_21_4_1_U71_n_12,mul_mul_16ns_5ns_21_4_1_U71_n_13,mul_mul_16ns_5ns_21_4_1_U71_n_14,mul_mul_16ns_5ns_21_4_1_U71_n_15,mul_mul_16ns_5ns_21_4_1_U71_n_16}),
        .CEA1(b_reg_54630),
        .D(outpix_val_V_65_fu_4475_p3),
        .DSP_A_B_DATA_INST({trunc_ln1244_1_fu_3092_p3[15],trunc_ln1244_1_fu_3092_p3[9:2]}),
        .Q(r_reg_5424_pp0_iter19_reg),
        .add_ln1257_2_fu_4382_p2(add_ln1257_2_fu_4382_p2),
        .ap_clk(ap_clk),
        .\b_reg_5463_reg[2] (\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071),
        .\bckgndId_load_read_reg_5071_reg[3] (mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .m_reg_reg_i_11(tmp_10_reg_5440),
        .\outpix_val_V_65_reg_5922_reg[0] (add_ln1257_1_reg_5637),
        .\outpix_val_V_65_reg_5922_reg[9] (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\outpix_val_V_65_reg_5922_reg[9]_i_6 (trunc_ln1257_1_reg_5642));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 mul_mul_20s_8ns_28_4_1_U70
       (.P({mul_mul_20s_8ns_28_4_1_U70_n_5,mul_mul_20s_8ns_28_4_1_U70_n_6,mul_mul_20s_8ns_28_4_1_U70_n_7,mul_mul_20s_8ns_28_4_1_U70_n_8,mul_mul_20s_8ns_28_4_1_U70_n_9,mul_mul_20s_8ns_28_4_1_U70_n_10,mul_mul_20s_8ns_28_4_1_U70_n_11,mul_mul_20s_8ns_28_4_1_U70_n_12,mul_mul_20s_8ns_28_4_1_U70_n_13,mul_mul_20s_8ns_28_4_1_U70_n_14,mul_mul_20s_8ns_28_4_1_U70_n_15,mul_mul_20s_8ns_28_4_1_U70_n_16,mul_mul_20s_8ns_28_4_1_U70_n_17,mul_mul_20s_8ns_28_4_1_U70_n_18,mul_mul_20s_8ns_28_4_1_U70_n_19,mul_mul_20s_8ns_28_4_1_U70_n_20,mul_mul_20s_8ns_28_4_1_U70_n_21,mul_mul_20s_8ns_28_4_1_U70_n_22,mul_mul_20s_8ns_28_4_1_U70_n_23,mul_mul_20s_8ns_28_4_1_U70_n_24,mul_mul_20s_8ns_28_4_1_U70_n_25,mul_mul_20s_8ns_28_4_1_U70_n_26,mul_mul_20s_8ns_28_4_1_U70_n_27,mul_mul_20s_8ns_28_4_1_U70_n_28,mul_mul_20s_8ns_28_4_1_U70_n_29,mul_mul_20s_8ns_28_4_1_U70_n_30,mul_mul_20s_8ns_28_4_1_U70_n_31,mul_mul_20s_8ns_28_4_1_U70_n_32}),
        .ap_clk(ap_clk),
        .out({lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_49,lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_50,lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_51,lshr_ln1_reg_5309_pp0_iter14_reg_reg_1_n_52,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_89,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_90,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_91,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_92,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_93,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_94,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_95,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_96,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_97,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_98,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_99,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_100,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_101,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_102,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_103,lshr_ln1_reg_5309_pp0_iter14_reg_reg_0_n_104}),
        .valid_out(frp_pipeline_valid_U_valid_out[15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mux_53_32_1_1 mux_53_32_1_1_U55
       (.D(tmp_2_fu_2806_p7),
        .DOUTADOUT(DOUTADOUT),
        .S({mux_53_32_1_1_U55_n_15,mux_53_32_1_1_U55_n_16,mux_53_32_1_1_U55_n_17,mux_53_32_1_1_U55_n_18,mux_53_32_1_1_U55_n_19,mux_53_32_1_1_U55_n_20,mux_53_32_1_1_U55_n_21}),
        .grp_fu_2141_p2(grp_fu_2141_p2),
        .\trunc_ln1236_2_reg_5379_reg[13] (\trunc_ln1236_2_reg_5379_reg[13]_0 ),
        .\trunc_ln1236_2_reg_5379_reg[13]_0 (\trunc_ln1236_2_reg_5379_reg[13]_1 ),
        .\trunc_ln1236_2_reg_5379_reg[13]_i_5 ({mux_53_32_1_1_U55_n_22,mux_53_32_1_1_U55_n_23,mux_53_32_1_1_U55_n_24,mux_53_32_1_1_U55_n_25,mux_53_32_1_1_U55_n_26,mux_53_32_1_1_U55_n_27,mux_53_32_1_1_U55_n_28,mux_53_32_1_1_U55_n_29}),
        .\trunc_ln1236_2_reg_5379_reg[13]_i_5_0 ({mux_53_32_1_1_U55_n_30,mux_53_32_1_1_U55_n_31,mux_53_32_1_1_U55_n_32,mux_53_32_1_1_U55_n_33,mux_53_32_1_1_U55_n_34,mux_53_32_1_1_U55_n_35,mux_53_32_1_1_U55_n_36,mux_53_32_1_1_U55_n_37}),
        .\trunc_ln1236_2_reg_5379_reg[13]_i_7 (mux_53_32_1_1_U55_n_14),
        .\trunc_ln1236_2_reg_5379_reg[7] (\trunc_ln1236_2_reg_5379_reg[7]_0 ),
        .\trunc_ln1236_2_reg_5379_reg[7]_0 (\trunc_ln1236_2_reg_5379_reg[7]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mux_53_32_1_1_7 mux_53_32_1_1_U56
       (.D(tmp_3_fu_2872_p7),
        .DOUTBDOUT(DOUTBDOUT),
        .S({mux_53_32_1_1_U56_n_15,mux_53_32_1_1_U56_n_16,mux_53_32_1_1_U56_n_17,mux_53_32_1_1_U56_n_18,mux_53_32_1_1_U56_n_19,mux_53_32_1_1_U56_n_20,mux_53_32_1_1_U56_n_21}),
        .grp_fu_2153_p2(grp_fu_2153_p2),
        .\trunc_ln1240_2_reg_5389_reg[13] (\trunc_ln1240_2_reg_5389_reg[13]_0 ),
        .\trunc_ln1240_2_reg_5389_reg[13]_0 (\trunc_ln1240_2_reg_5389_reg[13]_1 ),
        .\trunc_ln1240_2_reg_5389_reg[7] (\trunc_ln1240_2_reg_5389_reg[7]_0 ),
        .\trunc_ln1240_2_reg_5389_reg[7]_0 (\trunc_ln1240_2_reg_5389_reg[7]_1 ),
        .\trunc_ln1244_2_reg_5435_reg[13]_i_3 ({mux_53_32_1_1_U56_n_22,mux_53_32_1_1_U56_n_23,mux_53_32_1_1_U56_n_24,mux_53_32_1_1_U56_n_25,mux_53_32_1_1_U56_n_26,mux_53_32_1_1_U56_n_27,mux_53_32_1_1_U56_n_28,mux_53_32_1_1_U56_n_29}),
        .\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 ({mux_53_32_1_1_U56_n_30,mux_53_32_1_1_U56_n_31,mux_53_32_1_1_U56_n_32,mux_53_32_1_1_U56_n_33,mux_53_32_1_1_U56_n_34,mux_53_32_1_1_U56_n_35,mux_53_32_1_1_U56_n_36,mux_53_32_1_1_U56_n_37}),
        .\trunc_ln1244_2_reg_5435_reg[13]_i_5 (mux_53_32_1_1_U56_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mux_53_32_1_1_8 mux_53_32_1_1_U57
       (.D(tmp_4_fu_3008_p7),
        .S({mux_53_32_1_1_U57_n_15,mux_53_32_1_1_U57_n_16,mux_53_32_1_1_U57_n_17,mux_53_32_1_1_U57_n_18,mux_53_32_1_1_U57_n_19,mux_53_32_1_1_U57_n_20,mux_53_32_1_1_U57_n_21}),
        .grp_fu_2414_p2(grp_fu_2414_p2),
        .\trunc_ln1244_2_reg_5435_reg[13] (\trunc_ln1244_2_reg_5435_reg[13]_0 ),
        .\trunc_ln1244_2_reg_5435_reg[13]_0 (\trunc_ln1244_2_reg_5435_reg[13]_1 ),
        .\trunc_ln1244_2_reg_5435_reg[13]_i_3 ({mux_53_32_1_1_U57_n_22,mux_53_32_1_1_U57_n_23,mux_53_32_1_1_U57_n_24,mux_53_32_1_1_U57_n_25,mux_53_32_1_1_U57_n_26,mux_53_32_1_1_U57_n_27,mux_53_32_1_1_U57_n_28,mux_53_32_1_1_U57_n_29}),
        .\trunc_ln1244_2_reg_5435_reg[13]_i_3_0 ({mux_53_32_1_1_U57_n_30,mux_53_32_1_1_U57_n_31,mux_53_32_1_1_U57_n_32,mux_53_32_1_1_U57_n_33,mux_53_32_1_1_U57_n_34,mux_53_32_1_1_U57_n_35,mux_53_32_1_1_U57_n_36,mux_53_32_1_1_U57_n_37}),
        .\trunc_ln1244_2_reg_5435_reg[13]_i_5 (mux_53_32_1_1_U57_n_14),
        .\trunc_ln1244_2_reg_5435_reg[7] (\trunc_ln1244_2_reg_5435_reg[7]_0 ),
        .\trunc_ln1244_2_reg_5435_reg[7]_0 (\trunc_ln1244_2_reg_5435_reg[7]_1 ),
        .\trunc_ln1244_2_reg_5435_reg[7]_1 (\trunc_ln1244_2_reg_5435_reg[7]_2 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/or_ln1449_reg_5295_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/or_ln1449_reg_5295_pp0_iter16_reg_reg[0]_srl14 " *) 
  SRL16E \or_ln1449_reg_5295_pp0_iter16_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(or_ln1449_reg_5295),
        .Q(\or_ln1449_reg_5295_pp0_iter16_reg_reg[0]_srl14_n_5 ));
  FDRE \or_ln1449_reg_5295_pp0_iter17_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln1449_reg_5295_pp0_iter16_reg_reg[0]_srl14_n_5 ),
        .Q(or_ln1449_reg_5295_pp0_iter17_reg),
        .R(1'b0));
  FDRE \or_ln1449_reg_5295_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(or_ln1449_reg_5295_pp0_iter17_reg),
        .Q(or_ln1449_reg_5295_pp0_iter18_reg),
        .R(1'b0));
  FDRE \or_ln1449_reg_5295_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(or_ln1449_reg_5295_pp0_iter18_reg),
        .Q(or_ln1449_reg_5295_pp0_iter19_reg),
        .R(1'b0));
  FDRE \or_ln1449_reg_5295_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln1449_reg_5295_reg[0]_0 ),
        .Q(or_ln1449_reg_5295),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/or_ln691_reg_5247_pp0_iter19_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/or_ln691_reg_5247_pp0_iter19_reg_reg[0]_srl19 " *) 
  SRLC32E \or_ln691_reg_5247_pp0_iter19_reg_reg[0]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(or_ln691_reg_5247),
        .Q(\or_ln691_reg_5247_pp0_iter19_reg_reg[0]_srl19_n_5 ),
        .Q31(\NLW_or_ln691_reg_5247_pp0_iter19_reg_reg[0]_srl19_Q31_UNCONNECTED ));
  FDRE \or_ln691_reg_5247_pp0_iter20_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln691_reg_5247_pp0_iter19_reg_reg[0]_srl19_n_5 ),
        .Q(or_ln691_reg_5247_pp0_iter20_reg),
        .R(1'b0));
  FDRE \or_ln691_reg_5247_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln691_reg_5247_reg[0]_0 ),
        .Q(or_ln691_reg_5247),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_val_V_12_reg_5785[9]_i_1 
       (.I0(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .O(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ));
  FDRE \outpix_val_V_12_reg_5785_reg[0] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_12_reg_5785_reg[9]_0 [0]),
        .Q(outpix_val_V_12_reg_5785[0]),
        .R(1'b0));
  FDRE \outpix_val_V_12_reg_5785_reg[1] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_12_reg_5785_reg[9]_0 [1]),
        .Q(outpix_val_V_12_reg_5785[1]),
        .R(1'b0));
  FDRE \outpix_val_V_12_reg_5785_reg[2] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_12_reg_5785_reg[9]_0 [2]),
        .Q(outpix_val_V_12_reg_5785[2]),
        .R(1'b0));
  FDRE \outpix_val_V_12_reg_5785_reg[3] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_12_reg_5785_reg[9]_0 [3]),
        .Q(outpix_val_V_12_reg_5785[3]),
        .R(1'b0));
  FDRE \outpix_val_V_12_reg_5785_reg[4] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_12_reg_5785_reg[9]_0 [4]),
        .Q(outpix_val_V_12_reg_5785[4]),
        .R(1'b0));
  FDRE \outpix_val_V_12_reg_5785_reg[5] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_12_reg_5785_reg[9]_0 [5]),
        .Q(outpix_val_V_12_reg_5785[5]),
        .R(1'b0));
  FDRE \outpix_val_V_12_reg_5785_reg[6] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_12_reg_5785_reg[9]_0 [6]),
        .Q(outpix_val_V_12_reg_5785[6]),
        .R(1'b0));
  FDRE \outpix_val_V_12_reg_5785_reg[7] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_12_reg_5785_reg[9]_0 [7]),
        .Q(outpix_val_V_12_reg_5785[7]),
        .R(1'b0));
  FDRE \outpix_val_V_12_reg_5785_reg[8] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_12_reg_5785_reg[9]_0 [8]),
        .Q(outpix_val_V_12_reg_5785[8]),
        .R(1'b0));
  FDRE \outpix_val_V_12_reg_5785_reg[9] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_12_reg_5785_reg[9]_0 [9]),
        .Q(outpix_val_V_12_reg_5785[9]),
        .R(1'b0));
  FDRE \outpix_val_V_13_reg_5779_reg[0] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_13_reg_5779_reg[9]_0 [0]),
        .Q(outpix_val_V_13_reg_5779[0]),
        .R(1'b0));
  FDRE \outpix_val_V_13_reg_5779_reg[1] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_13_reg_5779_reg[9]_0 [1]),
        .Q(outpix_val_V_13_reg_5779[1]),
        .R(1'b0));
  FDRE \outpix_val_V_13_reg_5779_reg[2] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_13_reg_5779_reg[9]_0 [2]),
        .Q(outpix_val_V_13_reg_5779[2]),
        .R(1'b0));
  FDRE \outpix_val_V_13_reg_5779_reg[3] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_13_reg_5779_reg[9]_0 [3]),
        .Q(outpix_val_V_13_reg_5779[3]),
        .R(1'b0));
  FDRE \outpix_val_V_13_reg_5779_reg[4] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_13_reg_5779_reg[9]_0 [4]),
        .Q(outpix_val_V_13_reg_5779[4]),
        .R(1'b0));
  FDRE \outpix_val_V_13_reg_5779_reg[5] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_13_reg_5779_reg[9]_0 [5]),
        .Q(outpix_val_V_13_reg_5779[5]),
        .R(1'b0));
  FDRE \outpix_val_V_13_reg_5779_reg[6] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_13_reg_5779_reg[9]_0 [6]),
        .Q(outpix_val_V_13_reg_5779[6]),
        .R(1'b0));
  FDRE \outpix_val_V_13_reg_5779_reg[7] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_13_reg_5779_reg[9]_0 [7]),
        .Q(outpix_val_V_13_reg_5779[7]),
        .R(1'b0));
  FDRE \outpix_val_V_13_reg_5779_reg[8] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_13_reg_5779_reg[9]_0 [8]),
        .Q(outpix_val_V_13_reg_5779[8]),
        .R(1'b0));
  FDRE \outpix_val_V_13_reg_5779_reg[9] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_13_reg_5779_reg[9]_0 [9]),
        .Q(outpix_val_V_13_reg_5779[9]),
        .R(1'b0));
  FDRE \outpix_val_V_16_reg_5773_reg[0] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_16_reg_5773_reg[9]_0 [0]),
        .Q(outpix_val_V_16_reg_5773[0]),
        .R(1'b0));
  FDRE \outpix_val_V_16_reg_5773_reg[1] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_16_reg_5773_reg[9]_0 [1]),
        .Q(outpix_val_V_16_reg_5773[1]),
        .R(1'b0));
  FDRE \outpix_val_V_16_reg_5773_reg[2] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_16_reg_5773_reg[9]_0 [2]),
        .Q(outpix_val_V_16_reg_5773[2]),
        .R(1'b0));
  FDRE \outpix_val_V_16_reg_5773_reg[3] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_16_reg_5773_reg[9]_0 [3]),
        .Q(outpix_val_V_16_reg_5773[3]),
        .R(1'b0));
  FDRE \outpix_val_V_16_reg_5773_reg[4] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_16_reg_5773_reg[9]_0 [4]),
        .Q(outpix_val_V_16_reg_5773[4]),
        .R(1'b0));
  FDRE \outpix_val_V_16_reg_5773_reg[5] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_16_reg_5773_reg[9]_0 [5]),
        .Q(outpix_val_V_16_reg_5773[5]),
        .R(1'b0));
  FDRE \outpix_val_V_16_reg_5773_reg[6] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_16_reg_5773_reg[9]_0 [6]),
        .Q(outpix_val_V_16_reg_5773[6]),
        .R(1'b0));
  FDRE \outpix_val_V_16_reg_5773_reg[7] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_16_reg_5773_reg[9]_0 [7]),
        .Q(outpix_val_V_16_reg_5773[7]),
        .R(1'b0));
  FDRE \outpix_val_V_16_reg_5773_reg[8] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_16_reg_5773_reg[9]_0 [8]),
        .Q(outpix_val_V_16_reg_5773[8]),
        .R(1'b0));
  FDRE \outpix_val_V_16_reg_5773_reg[9] 
       (.C(ap_clk),
        .CE(\outpix_val_V_12_reg_5785[9]_i_1_n_5 ),
        .D(\outpix_val_V_16_reg_5773_reg[9]_0 [9]),
        .Q(outpix_val_V_16_reg_5773[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_3_fu_562[0]_i_2 
       (.I0(\outpix_val_V_65_reg_5922_reg_n_5_[0] ),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_3_fu_562_reg[9]_0 [0]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[0] ),
        .O(\outpix_val_V_3_fu_562[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_3_fu_562[1]_i_2 
       (.I0(\outpix_val_V_65_reg_5922_reg_n_5_[1] ),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_3_fu_562_reg[9]_0 [1]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[1] ),
        .O(\outpix_val_V_3_fu_562[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_3_fu_562[2]_i_2 
       (.I0(\outpix_val_V_65_reg_5922_reg_n_5_[2] ),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_3_fu_562_reg[9]_0 [2]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[2] ),
        .O(\outpix_val_V_3_fu_562[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_3_fu_562[3]_i_2 
       (.I0(\outpix_val_V_65_reg_5922_reg_n_5_[3] ),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_3_fu_562_reg[9]_0 [3]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[3] ),
        .O(\outpix_val_V_3_fu_562[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_3_fu_562[4]_i_2 
       (.I0(\outpix_val_V_65_reg_5922_reg_n_5_[4] ),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_3_fu_562_reg[9]_0 [4]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[4] ),
        .O(\outpix_val_V_3_fu_562[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_3_fu_562[5]_i_2 
       (.I0(\outpix_val_V_65_reg_5922_reg_n_5_[5] ),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_3_fu_562_reg[9]_0 [5]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[5] ),
        .O(\outpix_val_V_3_fu_562[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_3_fu_562[6]_i_2 
       (.I0(\outpix_val_V_65_reg_5922_reg_n_5_[6] ),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_3_fu_562_reg[9]_0 [6]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[6] ),
        .O(\outpix_val_V_3_fu_562[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_3_fu_562[7]_i_2 
       (.I0(\outpix_val_V_65_reg_5922_reg_n_5_[7] ),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_3_fu_562_reg[9]_0 [7]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[7] ),
        .O(\outpix_val_V_3_fu_562[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_3_fu_562[8]_i_2 
       (.I0(\outpix_val_V_65_reg_5922_reg_n_5_[8] ),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_3_fu_562_reg[9]_0 [8]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[8] ),
        .O(\outpix_val_V_3_fu_562[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_3_fu_562[9]_i_2 
       (.I0(\outpix_val_V_65_reg_5922_reg_n_5_[9] ),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_3_fu_562_reg[9]_0 [9]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg_n_5_[9] ),
        .O(\outpix_val_V_3_fu_562[9]_i_2_n_5 ));
  FDRE \outpix_val_V_3_fu_562_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(\outpix_val_V_3_fu_562_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_562_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(\outpix_val_V_3_fu_562_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_562_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(\outpix_val_V_3_fu_562_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_562_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(\outpix_val_V_3_fu_562_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_562_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(\outpix_val_V_3_fu_562_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_562_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(\outpix_val_V_3_fu_562_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_562_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(\outpix_val_V_3_fu_562_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_562_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(\outpix_val_V_3_fu_562_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_562_reg[8] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(\outpix_val_V_3_fu_562_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_562_reg[9] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(\outpix_val_V_3_fu_562_reg[9]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_45_reg_1961[0]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_3_fu_562[0]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_16_reg_5773[0]),
        .O(\outpix_val_V_45_reg_1961[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_45_reg_1961[1]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_3_fu_562[1]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_16_reg_5773[1]),
        .O(\outpix_val_V_45_reg_1961[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_45_reg_1961[2]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_3_fu_562[2]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_16_reg_5773[2]),
        .O(\outpix_val_V_45_reg_1961[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_45_reg_1961[3]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_3_fu_562[3]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_16_reg_5773[3]),
        .O(\outpix_val_V_45_reg_1961[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_45_reg_1961[4]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_3_fu_562[4]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_16_reg_5773[4]),
        .O(\outpix_val_V_45_reg_1961[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_45_reg_1961[5]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_3_fu_562[5]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_16_reg_5773[5]),
        .O(\outpix_val_V_45_reg_1961[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_45_reg_1961[6]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_3_fu_562[6]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_16_reg_5773[6]),
        .O(\outpix_val_V_45_reg_1961[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_45_reg_1961[7]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_3_fu_562[7]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_16_reg_5773[7]),
        .O(\outpix_val_V_45_reg_1961[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_45_reg_1961[8]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_3_fu_562[8]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_16_reg_5773[8]),
        .O(\outpix_val_V_45_reg_1961[8]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_val_V_45_reg_1961[9]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[21]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld),
        .O(outpix_val_V_45_reg_1961));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_45_reg_1961[9]_i_2 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_3_fu_562[9]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_16_reg_5773[9]),
        .O(\outpix_val_V_45_reg_1961[9]_i_2_n_5 ));
  FDRE \outpix_val_V_45_reg_1961_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_45_reg_1961[0]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[0]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_1961_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_45_reg_1961[1]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[1]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_1961_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_45_reg_1961[2]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[2]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_1961_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_45_reg_1961[3]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[3]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_1961_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_45_reg_1961[4]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[4]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_1961_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_45_reg_1961[5]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[5]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_1961_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_45_reg_1961[6]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[6]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_1961_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_45_reg_1961[7]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[7]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_1961_reg[8] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_45_reg_1961[8]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[8]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_1961_reg[9] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_45_reg_1961[9]_i_2_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_46_reg_1950[0]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_4_fu_566[0]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_13_reg_5779[0]),
        .O(\outpix_val_V_46_reg_1950[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_46_reg_1950[1]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_4_fu_566[1]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_13_reg_5779[1]),
        .O(\outpix_val_V_46_reg_1950[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_46_reg_1950[2]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_4_fu_566[2]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_13_reg_5779[2]),
        .O(\outpix_val_V_46_reg_1950[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_46_reg_1950[3]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_4_fu_566[3]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_13_reg_5779[3]),
        .O(\outpix_val_V_46_reg_1950[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_46_reg_1950[4]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_4_fu_566[4]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_13_reg_5779[4]),
        .O(\outpix_val_V_46_reg_1950[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_46_reg_1950[5]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_4_fu_566[5]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_13_reg_5779[5]),
        .O(\outpix_val_V_46_reg_1950[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_46_reg_1950[6]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_4_fu_566[6]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_13_reg_5779[6]),
        .O(\outpix_val_V_46_reg_1950[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_46_reg_1950[7]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_4_fu_566[7]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_13_reg_5779[7]),
        .O(\outpix_val_V_46_reg_1950[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_46_reg_1950[8]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_4_fu_566[8]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_13_reg_5779[8]),
        .O(\outpix_val_V_46_reg_1950[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_46_reg_1950[9]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_4_fu_566[9]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_13_reg_5779[9]),
        .O(\outpix_val_V_46_reg_1950[9]_i_1_n_5 ));
  FDRE \outpix_val_V_46_reg_1950_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_46_reg_1950[0]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[10]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_1950_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_46_reg_1950[1]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[11]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_1950_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_46_reg_1950[2]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[12]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_1950_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_46_reg_1950[3]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[13]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_1950_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_46_reg_1950[4]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[14]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_1950_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_46_reg_1950[5]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[15]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_1950_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_46_reg_1950[6]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[16]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_1950_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_46_reg_1950[7]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[17]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_1950_reg[8] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_46_reg_1950[8]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[18]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_1950_reg[9] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_46_reg_1950[9]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[19]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_47_reg_1939[0]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_8_fu_570[0]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_12_reg_5785[0]),
        .O(\outpix_val_V_47_reg_1939[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_47_reg_1939[1]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_8_fu_570[1]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_12_reg_5785[1]),
        .O(\outpix_val_V_47_reg_1939[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_47_reg_1939[2]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_8_fu_570[2]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_12_reg_5785[2]),
        .O(\outpix_val_V_47_reg_1939[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_47_reg_1939[3]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_8_fu_570[3]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_12_reg_5785[3]),
        .O(\outpix_val_V_47_reg_1939[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_47_reg_1939[4]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_8_fu_570[4]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_12_reg_5785[4]),
        .O(\outpix_val_V_47_reg_1939[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_47_reg_1939[5]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_8_fu_570[5]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_12_reg_5785[5]),
        .O(\outpix_val_V_47_reg_1939[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_47_reg_1939[6]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_8_fu_570[6]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_12_reg_5785[6]),
        .O(\outpix_val_V_47_reg_1939[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_47_reg_1939[7]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_8_fu_570[7]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_12_reg_5785[7]),
        .O(\outpix_val_V_47_reg_1939[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_47_reg_1939[8]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_8_fu_570[8]_i_2_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_12_reg_5785[8]),
        .O(\outpix_val_V_47_reg_1939[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCEC4)) 
    \outpix_val_V_47_reg_1939[9]_i_1 
       (.I0(cmp8_read_reg_5075),
        .I1(\outpix_val_V_8_fu_570[9]_i_3_n_5 ),
        .I2(or_ln691_reg_5247_pp0_iter20_reg),
        .I3(outpix_val_V_12_reg_5785[9]),
        .O(\outpix_val_V_47_reg_1939[9]_i_1_n_5 ));
  FDRE \outpix_val_V_47_reg_1939_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_47_reg_1939[0]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[20]),
        .R(1'b0));
  FDRE \outpix_val_V_47_reg_1939_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_47_reg_1939[1]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[21]),
        .R(1'b0));
  FDRE \outpix_val_V_47_reg_1939_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_47_reg_1939[2]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[22]),
        .R(1'b0));
  FDRE \outpix_val_V_47_reg_1939_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_47_reg_1939[3]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[23]),
        .R(1'b0));
  FDRE \outpix_val_V_47_reg_1939_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_47_reg_1939[4]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[24]),
        .R(1'b0));
  FDRE \outpix_val_V_47_reg_1939_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_47_reg_1939[5]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[25]),
        .R(1'b0));
  FDRE \outpix_val_V_47_reg_1939_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_47_reg_1939[6]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[26]),
        .R(1'b0));
  FDRE \outpix_val_V_47_reg_1939_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_47_reg_1939[7]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[27]),
        .R(1'b0));
  FDRE \outpix_val_V_47_reg_1939_reg[8] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_47_reg_1939[8]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[28]),
        .R(1'b0));
  FDRE \outpix_val_V_47_reg_1939_reg[9] 
       (.C(ap_clk),
        .CE(outpix_val_V_45_reg_1961),
        .D(\outpix_val_V_47_reg_1939[9]_i_1_n_5 ),
        .Q(pf_ovrlayYUV_U_frpsig_data_in[29]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBBB3BB8C888088)) 
    \outpix_val_V_4_fu_566[0]_i_2 
       (.I0(g_2_reg_5929[0]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(trunc_ln1267_reg_5943),
        .I4(outpix_val_V_64_reg_5935[0]),
        .I5(\outpix_val_V_4_fu_566[0]_i_3_n_5 ),
        .O(\outpix_val_V_4_fu_566[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_fu_566[0]_i_3 
       (.I0(\outpix_val_V_4_fu_566_reg[9]_0 [0]),
        .I1(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]),
        .O(\outpix_val_V_4_fu_566[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBB3BB8C888088)) 
    \outpix_val_V_4_fu_566[1]_i_2 
       (.I0(g_2_reg_5929[1]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(trunc_ln1267_reg_5943),
        .I4(outpix_val_V_64_reg_5935[1]),
        .I5(\outpix_val_V_4_fu_566[1]_i_3_n_5 ),
        .O(\outpix_val_V_4_fu_566[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_fu_566[1]_i_3 
       (.I0(\outpix_val_V_4_fu_566_reg[9]_0 [1]),
        .I1(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]),
        .O(\outpix_val_V_4_fu_566[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBB3BB8C888088)) 
    \outpix_val_V_4_fu_566[2]_i_2 
       (.I0(g_2_reg_5929[2]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(trunc_ln1267_reg_5943),
        .I4(outpix_val_V_64_reg_5935[2]),
        .I5(\outpix_val_V_4_fu_566[2]_i_3_n_5 ),
        .O(\outpix_val_V_4_fu_566[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_fu_566[2]_i_3 
       (.I0(\outpix_val_V_4_fu_566_reg[9]_0 [2]),
        .I1(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]),
        .O(\outpix_val_V_4_fu_566[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBB3BB8C888088)) 
    \outpix_val_V_4_fu_566[3]_i_2 
       (.I0(g_2_reg_5929[3]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(trunc_ln1267_reg_5943),
        .I4(outpix_val_V_64_reg_5935[3]),
        .I5(\outpix_val_V_4_fu_566[3]_i_3_n_5 ),
        .O(\outpix_val_V_4_fu_566[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_fu_566[3]_i_3 
       (.I0(\outpix_val_V_4_fu_566_reg[9]_0 [3]),
        .I1(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]),
        .O(\outpix_val_V_4_fu_566[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBB3BB8C888088)) 
    \outpix_val_V_4_fu_566[4]_i_2 
       (.I0(g_2_reg_5929[4]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(trunc_ln1267_reg_5943),
        .I4(outpix_val_V_64_reg_5935[4]),
        .I5(\outpix_val_V_4_fu_566[4]_i_3_n_5 ),
        .O(\outpix_val_V_4_fu_566[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_fu_566[4]_i_3 
       (.I0(\outpix_val_V_4_fu_566_reg[9]_0 [4]),
        .I1(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]),
        .O(\outpix_val_V_4_fu_566[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBB3BB8C888088)) 
    \outpix_val_V_4_fu_566[5]_i_2 
       (.I0(g_2_reg_5929[5]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(trunc_ln1267_reg_5943),
        .I4(outpix_val_V_64_reg_5935[5]),
        .I5(\outpix_val_V_4_fu_566[5]_i_3_n_5 ),
        .O(\outpix_val_V_4_fu_566[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_fu_566[5]_i_3 
       (.I0(\outpix_val_V_4_fu_566_reg[9]_0 [5]),
        .I1(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]),
        .O(\outpix_val_V_4_fu_566[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBB3BB8C888088)) 
    \outpix_val_V_4_fu_566[6]_i_2 
       (.I0(g_2_reg_5929[6]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(trunc_ln1267_reg_5943),
        .I4(outpix_val_V_64_reg_5935[6]),
        .I5(\outpix_val_V_4_fu_566[6]_i_3_n_5 ),
        .O(\outpix_val_V_4_fu_566[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_fu_566[6]_i_3 
       (.I0(\outpix_val_V_4_fu_566_reg[9]_0 [6]),
        .I1(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]),
        .O(\outpix_val_V_4_fu_566[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBB3BB8C888088)) 
    \outpix_val_V_4_fu_566[7]_i_2 
       (.I0(g_2_reg_5929[7]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(trunc_ln1267_reg_5943),
        .I4(outpix_val_V_64_reg_5935[7]),
        .I5(\outpix_val_V_4_fu_566[7]_i_3_n_5 ),
        .O(\outpix_val_V_4_fu_566[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_fu_566[7]_i_3 
       (.I0(\outpix_val_V_4_fu_566_reg[9]_0 [7]),
        .I1(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]),
        .O(\outpix_val_V_4_fu_566[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBB3BB8C888088)) 
    \outpix_val_V_4_fu_566[8]_i_2 
       (.I0(g_2_reg_5929[8]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(trunc_ln1267_reg_5943),
        .I4(outpix_val_V_64_reg_5935[8]),
        .I5(\outpix_val_V_4_fu_566[8]_i_3_n_5 ),
        .O(\outpix_val_V_4_fu_566[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_fu_566[8]_i_3 
       (.I0(\outpix_val_V_4_fu_566_reg[9]_0 [8]),
        .I1(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]),
        .O(\outpix_val_V_4_fu_566[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBB3BB8C888088)) 
    \outpix_val_V_4_fu_566[9]_i_2 
       (.I0(g_2_reg_5929[9]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\colorFormatLocal_read_reg_5045_reg[2]_0 ),
        .I3(trunc_ln1267_reg_5943),
        .I4(outpix_val_V_64_reg_5935[9]),
        .I5(\outpix_val_V_4_fu_566[9]_i_3_n_5 ),
        .O(\outpix_val_V_4_fu_566[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_fu_566[9]_i_3 
       (.I0(\outpix_val_V_4_fu_566_reg[9]_0 [9]),
        .I1(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I2(ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]),
        .O(\outpix_val_V_4_fu_566[9]_i_3_n_5 ));
  FDRE \outpix_val_V_4_fu_566_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(\outpix_val_V_4_fu_566_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_566_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(\outpix_val_V_4_fu_566_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_566_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(\outpix_val_V_4_fu_566_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_566_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(\outpix_val_V_4_fu_566_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_566_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(\outpix_val_V_4_fu_566_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_566_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(\outpix_val_V_4_fu_566_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_566_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\outpix_val_V_4_fu_566_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_566_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(\outpix_val_V_4_fu_566_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_566_reg[8] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(\outpix_val_V_4_fu_566_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_566_reg[9] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(\outpix_val_V_4_fu_566_reg[9]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \outpix_val_V_64_reg_5935[0]_i_1 
       (.I0(b_reg_5463_pp0_iter19_reg[1]),
        .I1(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .I2(\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ),
        .I3(icmp_ln1262_reg_5662),
        .I4(v_reg_5652[0]),
        .O(outpix_val_V_64_fu_4489_p3[0]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \outpix_val_V_64_reg_5935[1]_i_1 
       (.I0(\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ),
        .I1(v_reg_5652[1]),
        .I2(icmp_ln1262_reg_5662),
        .I3(b_reg_5463_pp0_iter19_reg[1]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(outpix_val_V_64_fu_4489_p3[1]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \outpix_val_V_64_reg_5935[2]_i_1 
       (.I0(\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ),
        .I1(icmp_ln1262_reg_5662),
        .I2(v_reg_5652[2]),
        .I3(b_reg_5463_pp0_iter19_reg[2]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(outpix_val_V_64_fu_4489_p3[2]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \outpix_val_V_64_reg_5935[3]_i_1 
       (.I0(\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ),
        .I1(icmp_ln1262_reg_5662),
        .I2(v_reg_5652[3]),
        .I3(b_reg_5463_pp0_iter19_reg[3]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(outpix_val_V_64_fu_4489_p3[3]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \outpix_val_V_64_reg_5935[4]_i_1 
       (.I0(\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ),
        .I1(icmp_ln1262_reg_5662),
        .I2(v_reg_5652[4]),
        .I3(b_reg_5463_pp0_iter19_reg[4]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(outpix_val_V_64_fu_4489_p3[4]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \outpix_val_V_64_reg_5935[5]_i_1 
       (.I0(\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ),
        .I1(icmp_ln1262_reg_5662),
        .I2(v_reg_5652[5]),
        .I3(b_reg_5463_pp0_iter19_reg[5]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(outpix_val_V_64_fu_4489_p3[5]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \outpix_val_V_64_reg_5935[6]_i_1 
       (.I0(\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ),
        .I1(icmp_ln1262_reg_5662),
        .I2(v_reg_5652[6]),
        .I3(b_reg_5463_pp0_iter19_reg[6]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(outpix_val_V_64_fu_4489_p3[6]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \outpix_val_V_64_reg_5935[7]_i_1 
       (.I0(\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ),
        .I1(icmp_ln1262_reg_5662),
        .I2(v_reg_5652[7]),
        .I3(b_reg_5463_pp0_iter19_reg[7]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(outpix_val_V_64_fu_4489_p3[7]));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \outpix_val_V_64_reg_5935[8]_i_1 
       (.I0(\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ),
        .I1(icmp_ln1262_reg_5662),
        .I2(v_reg_5652[8]),
        .I3(b_reg_5463_pp0_iter19_reg[8]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(outpix_val_V_64_fu_4489_p3[8]));
  LUT4 #(
    .INIT(16'h0002)) 
    \outpix_val_V_64_reg_5935[9]_i_1 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I3(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .O(E));
  LUT3 #(
    .INIT(8'hFE)) 
    \outpix_val_V_64_reg_5935[9]_i_10 
       (.I0(icmp_ln1262_reg_5662),
        .I1(v_reg_5652[6]),
        .I2(v_reg_5652[7]),
        .O(\outpix_val_V_64_reg_5935[9]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outpix_val_V_64_reg_5935[9]_i_11 
       (.I0(icmp_ln1262_reg_5662),
        .I1(v_reg_5652[4]),
        .I2(v_reg_5652[5]),
        .O(\outpix_val_V_64_reg_5935[9]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outpix_val_V_64_reg_5935[9]_i_12 
       (.I0(icmp_ln1262_reg_5662),
        .I1(v_reg_5652[2]),
        .I2(v_reg_5652[3]),
        .O(\outpix_val_V_64_reg_5935[9]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outpix_val_V_64_reg_5935[9]_i_13 
       (.I0(icmp_ln1262_reg_5662),
        .I1(v_reg_5652[0]),
        .I2(v_reg_5652[1]),
        .O(\outpix_val_V_64_reg_5935[9]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \outpix_val_V_64_reg_5935[9]_i_14 
       (.I0(v_reg_5652[15]),
        .I1(v_reg_5652[14]),
        .I2(icmp_ln1262_reg_5662),
        .O(\outpix_val_V_64_reg_5935[9]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \outpix_val_V_64_reg_5935[9]_i_15 
       (.I0(v_reg_5652[13]),
        .I1(v_reg_5652[12]),
        .I2(icmp_ln1262_reg_5662),
        .O(\outpix_val_V_64_reg_5935[9]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \outpix_val_V_64_reg_5935[9]_i_16 
       (.I0(v_reg_5652[11]),
        .I1(v_reg_5652[10]),
        .I2(icmp_ln1262_reg_5662),
        .O(\outpix_val_V_64_reg_5935[9]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outpix_val_V_64_reg_5935[9]_i_17 
       (.I0(v_reg_5652[9]),
        .I1(v_reg_5652[8]),
        .I2(icmp_ln1262_reg_5662),
        .O(\outpix_val_V_64_reg_5935[9]_i_17_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outpix_val_V_64_reg_5935[9]_i_18 
       (.I0(v_reg_5652[7]),
        .I1(v_reg_5652[6]),
        .I2(icmp_ln1262_reg_5662),
        .O(\outpix_val_V_64_reg_5935[9]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outpix_val_V_64_reg_5935[9]_i_19 
       (.I0(v_reg_5652[5]),
        .I1(v_reg_5652[4]),
        .I2(icmp_ln1262_reg_5662),
        .O(\outpix_val_V_64_reg_5935[9]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'hFF00A8A8)) 
    \outpix_val_V_64_reg_5935[9]_i_2 
       (.I0(\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 ),
        .I1(icmp_ln1262_reg_5662),
        .I2(v_reg_5652[9]),
        .I3(b_reg_5463_pp0_iter19_reg[9]),
        .I4(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(outpix_val_V_64_fu_4489_p3[9]));
  LUT3 #(
    .INIT(8'h01)) 
    \outpix_val_V_64_reg_5935[9]_i_20 
       (.I0(v_reg_5652[3]),
        .I1(v_reg_5652[2]),
        .I2(icmp_ln1262_reg_5662),
        .O(\outpix_val_V_64_reg_5935[9]_i_20_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outpix_val_V_64_reg_5935[9]_i_21 
       (.I0(v_reg_5652[1]),
        .I1(v_reg_5652[0]),
        .I2(icmp_ln1262_reg_5662),
        .O(\outpix_val_V_64_reg_5935[9]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \outpix_val_V_64_reg_5935[9]_i_5 
       (.I0(icmp_ln1262_reg_5662),
        .I1(v_reg_5652[16]),
        .O(\outpix_val_V_64_reg_5935[9]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h54)) 
    \outpix_val_V_64_reg_5935[9]_i_6 
       (.I0(icmp_ln1262_reg_5662),
        .I1(v_reg_5652[14]),
        .I2(v_reg_5652[15]),
        .O(\outpix_val_V_64_reg_5935[9]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h54)) 
    \outpix_val_V_64_reg_5935[9]_i_7 
       (.I0(icmp_ln1262_reg_5662),
        .I1(v_reg_5652[12]),
        .I2(v_reg_5652[13]),
        .O(\outpix_val_V_64_reg_5935[9]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h54)) 
    \outpix_val_V_64_reg_5935[9]_i_8 
       (.I0(icmp_ln1262_reg_5662),
        .I1(v_reg_5652[10]),
        .I2(v_reg_5652[11]),
        .O(\outpix_val_V_64_reg_5935[9]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outpix_val_V_64_reg_5935[9]_i_9 
       (.I0(icmp_ln1262_reg_5662),
        .I1(v_reg_5652[8]),
        .I2(v_reg_5652[9]),
        .O(\outpix_val_V_64_reg_5935[9]_i_9_n_5 ));
  FDRE \outpix_val_V_64_reg_5935_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_64_fu_4489_p3[0]),
        .Q(outpix_val_V_64_reg_5935[0]),
        .R(1'b0));
  FDRE \outpix_val_V_64_reg_5935_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_64_fu_4489_p3[1]),
        .Q(outpix_val_V_64_reg_5935[1]),
        .R(1'b0));
  FDRE \outpix_val_V_64_reg_5935_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_64_fu_4489_p3[2]),
        .Q(outpix_val_V_64_reg_5935[2]),
        .R(1'b0));
  FDRE \outpix_val_V_64_reg_5935_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_64_fu_4489_p3[3]),
        .Q(outpix_val_V_64_reg_5935[3]),
        .R(1'b0));
  FDRE \outpix_val_V_64_reg_5935_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_64_fu_4489_p3[4]),
        .Q(outpix_val_V_64_reg_5935[4]),
        .R(1'b0));
  FDRE \outpix_val_V_64_reg_5935_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_64_fu_4489_p3[5]),
        .Q(outpix_val_V_64_reg_5935[5]),
        .R(1'b0));
  FDRE \outpix_val_V_64_reg_5935_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_64_fu_4489_p3[6]),
        .Q(outpix_val_V_64_reg_5935[6]),
        .R(1'b0));
  FDRE \outpix_val_V_64_reg_5935_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_64_fu_4489_p3[7]),
        .Q(outpix_val_V_64_reg_5935[7]),
        .R(1'b0));
  FDRE \outpix_val_V_64_reg_5935_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_64_fu_4489_p3[8]),
        .Q(outpix_val_V_64_reg_5935[8]),
        .R(1'b0));
  FDRE \outpix_val_V_64_reg_5935_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_64_fu_4489_p3[9]),
        .Q(outpix_val_V_64_reg_5935[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \outpix_val_V_64_reg_5935_reg[9]_i_3 
       (.CI(\outpix_val_V_64_reg_5935_reg[9]_i_4_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_outpix_val_V_64_reg_5935_reg[9]_i_3_CO_UNCONNECTED [7:1],\outpix_val_V_64_reg_5935_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outpix_val_V_64_reg_5935_reg[9]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outpix_val_V_64_reg_5935[9]_i_5_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \outpix_val_V_64_reg_5935_reg[9]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\outpix_val_V_64_reg_5935_reg[9]_i_4_n_5 ,\outpix_val_V_64_reg_5935_reg[9]_i_4_n_6 ,\outpix_val_V_64_reg_5935_reg[9]_i_4_n_7 ,\outpix_val_V_64_reg_5935_reg[9]_i_4_n_8 ,\outpix_val_V_64_reg_5935_reg[9]_i_4_n_9 ,\outpix_val_V_64_reg_5935_reg[9]_i_4_n_10 ,\outpix_val_V_64_reg_5935_reg[9]_i_4_n_11 ,\outpix_val_V_64_reg_5935_reg[9]_i_4_n_12 }),
        .DI({\outpix_val_V_64_reg_5935[9]_i_6_n_5 ,\outpix_val_V_64_reg_5935[9]_i_7_n_5 ,\outpix_val_V_64_reg_5935[9]_i_8_n_5 ,\outpix_val_V_64_reg_5935[9]_i_9_n_5 ,\outpix_val_V_64_reg_5935[9]_i_10_n_5 ,\outpix_val_V_64_reg_5935[9]_i_11_n_5 ,\outpix_val_V_64_reg_5935[9]_i_12_n_5 ,\outpix_val_V_64_reg_5935[9]_i_13_n_5 }),
        .O(\NLW_outpix_val_V_64_reg_5935_reg[9]_i_4_O_UNCONNECTED [7:0]),
        .S({\outpix_val_V_64_reg_5935[9]_i_14_n_5 ,\outpix_val_V_64_reg_5935[9]_i_15_n_5 ,\outpix_val_V_64_reg_5935[9]_i_16_n_5 ,\outpix_val_V_64_reg_5935[9]_i_17_n_5 ,\outpix_val_V_64_reg_5935[9]_i_18_n_5 ,\outpix_val_V_64_reg_5935[9]_i_19_n_5 ,\outpix_val_V_64_reg_5935[9]_i_20_n_5 ,\outpix_val_V_64_reg_5935[9]_i_21_n_5 }));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \outpix_val_V_65_reg_5922[9]_i_1 
       (.I0(E),
        .I1(add_ln1257_2_fu_4382_p2[22]),
        .I2(add_ln1257_2_fu_4382_p2[24]),
        .I3(add_ln1257_2_fu_4382_p2[20]),
        .I4(\outpix_val_V_65_reg_5922[9]_i_5_n_5 ),
        .I5(\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .O(outpix_val_V_65_reg_5922));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \outpix_val_V_65_reg_5922[9]_i_5 
       (.I0(add_ln1257_2_fu_4382_p2[23]),
        .I1(add_ln1257_2_fu_4382_p2[21]),
        .I2(add_ln1257_2_fu_4382_p2[18]),
        .I3(add_ln1257_2_fu_4382_p2[19]),
        .O(\outpix_val_V_65_reg_5922[9]_i_5_n_5 ));
  FDSE \outpix_val_V_65_reg_5922_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_65_fu_4475_p3[0]),
        .Q(\outpix_val_V_65_reg_5922_reg_n_5_[0] ),
        .S(outpix_val_V_65_reg_5922));
  FDSE \outpix_val_V_65_reg_5922_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_65_fu_4475_p3[1]),
        .Q(\outpix_val_V_65_reg_5922_reg_n_5_[1] ),
        .S(outpix_val_V_65_reg_5922));
  FDSE \outpix_val_V_65_reg_5922_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_65_fu_4475_p3[2]),
        .Q(\outpix_val_V_65_reg_5922_reg_n_5_[2] ),
        .S(outpix_val_V_65_reg_5922));
  FDSE \outpix_val_V_65_reg_5922_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_65_fu_4475_p3[3]),
        .Q(\outpix_val_V_65_reg_5922_reg_n_5_[3] ),
        .S(outpix_val_V_65_reg_5922));
  FDSE \outpix_val_V_65_reg_5922_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_65_fu_4475_p3[4]),
        .Q(\outpix_val_V_65_reg_5922_reg_n_5_[4] ),
        .S(outpix_val_V_65_reg_5922));
  FDSE \outpix_val_V_65_reg_5922_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_65_fu_4475_p3[5]),
        .Q(\outpix_val_V_65_reg_5922_reg_n_5_[5] ),
        .S(outpix_val_V_65_reg_5922));
  FDSE \outpix_val_V_65_reg_5922_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_65_fu_4475_p3[6]),
        .Q(\outpix_val_V_65_reg_5922_reg_n_5_[6] ),
        .S(outpix_val_V_65_reg_5922));
  FDSE \outpix_val_V_65_reg_5922_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_65_fu_4475_p3[7]),
        .Q(\outpix_val_V_65_reg_5922_reg_n_5_[7] ),
        .S(outpix_val_V_65_reg_5922));
  FDSE \outpix_val_V_65_reg_5922_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_65_fu_4475_p3[8]),
        .Q(\outpix_val_V_65_reg_5922_reg_n_5_[8] ),
        .S(outpix_val_V_65_reg_5922));
  FDSE \outpix_val_V_65_reg_5922_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(outpix_val_V_65_fu_4475_p3[9]),
        .Q(\outpix_val_V_65_reg_5922_reg_n_5_[9] ),
        .S(outpix_val_V_65_reg_5922));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outpix_val_V_7_fu_296[9]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld),
        .O(\ap_CS_fsm_reg[3]_13 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_8_fu_570[0]_i_2 
       (.I0(outpix_val_V_64_reg_5935[0]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_8_fu_570_reg[9]_0 [0]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]),
        .O(\outpix_val_V_8_fu_570[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_8_fu_570[1]_i_2 
       (.I0(outpix_val_V_64_reg_5935[1]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_8_fu_570_reg[9]_0 [1]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]),
        .O(\outpix_val_V_8_fu_570[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_8_fu_570[2]_i_2 
       (.I0(outpix_val_V_64_reg_5935[2]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_8_fu_570_reg[9]_0 [2]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]),
        .O(\outpix_val_V_8_fu_570[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_8_fu_570[3]_i_2 
       (.I0(outpix_val_V_64_reg_5935[3]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_8_fu_570_reg[9]_0 [3]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]),
        .O(\outpix_val_V_8_fu_570[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_8_fu_570[4]_i_2 
       (.I0(outpix_val_V_64_reg_5935[4]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_8_fu_570_reg[9]_0 [4]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]),
        .O(\outpix_val_V_8_fu_570[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_8_fu_570[5]_i_2 
       (.I0(outpix_val_V_64_reg_5935[5]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_8_fu_570_reg[9]_0 [5]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]),
        .O(\outpix_val_V_8_fu_570[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_8_fu_570[6]_i_2 
       (.I0(outpix_val_V_64_reg_5935[6]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_8_fu_570_reg[9]_0 [6]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]),
        .O(\outpix_val_V_8_fu_570[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_8_fu_570[7]_i_2 
       (.I0(outpix_val_V_64_reg_5935[7]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_8_fu_570_reg[9]_0 [7]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]),
        .O(\outpix_val_V_8_fu_570[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_8_fu_570[8]_i_2 
       (.I0(outpix_val_V_64_reg_5935[8]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_8_fu_570_reg[9]_0 [8]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]),
        .O(\outpix_val_V_8_fu_570[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_8_fu_570[9]_i_3 
       (.I0(outpix_val_V_64_reg_5935[9]),
        .I1(\outpix_val_V_8_fu_570[9]_i_4_n_5 ),
        .I2(\outpix_val_V_8_fu_570_reg[9]_0 [9]),
        .I3(\outpix_val_V_8_fu_570[9]_i_5_n_5 ),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]),
        .O(\outpix_val_V_8_fu_570[9]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \outpix_val_V_8_fu_570[9]_i_4 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld),
        .O(\outpix_val_V_8_fu_570[9]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h55554440)) 
    \outpix_val_V_8_fu_570[9]_i_5 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld),
        .I1(bckgndId_load_read_reg_5071[4]),
        .I2(bckgndId_load_read_reg_5071[3]),
        .I3(bckgndId_load_read_reg_5071[2]),
        .I4(\outpix_val_V_8_fu_570[9]_i_6_n_5 ),
        .O(\outpix_val_V_8_fu_570[9]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outpix_val_V_8_fu_570[9]_i_6 
       (.I0(bckgndId_load_read_reg_5071[7]),
        .I1(bckgndId_load_read_reg_5071[5]),
        .I2(bckgndId_load_read_reg_5071[6]),
        .O(\outpix_val_V_8_fu_570[9]_i_6_n_5 ));
  FDRE \outpix_val_V_8_fu_570_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(\outpix_val_V_8_fu_570_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_570_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(\outpix_val_V_8_fu_570_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_570_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(\outpix_val_V_8_fu_570_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_570_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(\outpix_val_V_8_fu_570_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_570_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(\outpix_val_V_8_fu_570_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_570_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(\outpix_val_V_8_fu_570_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_570_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(\outpix_val_V_8_fu_570_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_570_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(\outpix_val_V_8_fu_570_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_570_reg[8] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\outpix_val_V_8_fu_570_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_570_reg[9] 
       (.C(ap_clk),
        .CE(outpix_val_V_8_fu_570),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(\outpix_val_V_8_fu_570_reg[9]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \p_0_2_0_0_0133364_lcssa373_fu_280[9]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .I2(frp_pipeline_valid_U_valid_out[19]),
        .I3(cmp8_read_reg_5075),
        .O(\ap_CS_fsm_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    pf_all_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(pf_ovrlayYUV_U_pf_done),
        .Q(pf_all_done),
        .R(ap_rst_n_inv));
  (* BlockingType = "1" *) 
  (* CeilLog2FDepth = "5" *) 
  (* CeilLog2Stages = "5" *) 
  (* DataWidth = "30" *) 
  (* FDEPTH = "24" *) 
  (* KEEP_HIERARCHY = "yes" *) 
  (* NUM_STAGES = "23" *) 
  (* NumWrites = "1" *) 
  (* PfAllDoneEnable = "2" *) 
  (* PipeLatency = "23" *) 
  (* PipelineII = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_frp_fifoout pf_ovrlayYUV_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst_n_inv),
        .ap_start(1'b0),
        .data_in(pf_ovrlayYUV_U_frpsig_data_in),
        .data_in_last(ap_loop_exit_ready_pp0_iter21_reg),
        .data_in_vld(frp_pipeline_valid_U_valid_out[22]),
        .data_out(data_out),
        .data_out_read(ovrlayYUV_full_n),
        .data_out_vld(data_out_vld),
        .empty(NLW_pf_ovrlayYUV_U_empty_UNCONNECTED),
        .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets),
        .pf_all_done(pf_all_done),
        .pf_continue(1'b1),
        .pf_done(pf_ovrlayYUV_U_pf_done),
        .pf_ready(pf_ovrlayYUV_U_pf_ready),
        .valid({frp_pipeline_valid_U_valid_out[22:15],valid_out[2:1],frp_pipeline_valid_U_valid_out[12:1],valid_out[0]}));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[15]_i_10 
       (.I0(phi_mul_fu_542_reg[9]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[9]),
        .O(\phi_mul_fu_542[15]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[15]_i_11 
       (.I0(phi_mul_fu_542_reg[8]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[8]),
        .O(\phi_mul_fu_542[15]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_mul_fu_542[15]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[6]),
        .I1(icmp_ln520_reg_5189_pp0_iter5_reg),
        .O(phi_mul_fu_5420));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[15]_i_4 
       (.I0(Zplate_Hor_Control_Start_read_reg_5066[15]),
        .I1(phi_mul_fu_542_reg[15]),
        .O(\phi_mul_fu_542[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[15]_i_5 
       (.I0(phi_mul_fu_542_reg[14]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[14]),
        .O(\phi_mul_fu_542[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[15]_i_6 
       (.I0(phi_mul_fu_542_reg[13]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[13]),
        .O(\phi_mul_fu_542[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[15]_i_7 
       (.I0(phi_mul_fu_542_reg[12]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[12]),
        .O(\phi_mul_fu_542[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[15]_i_8 
       (.I0(phi_mul_fu_542_reg[11]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[11]),
        .O(\phi_mul_fu_542[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[15]_i_9 
       (.I0(phi_mul_fu_542_reg[10]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[10]),
        .O(\phi_mul_fu_542[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[7]_i_2 
       (.I0(phi_mul_fu_542_reg[7]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[7]),
        .O(\phi_mul_fu_542[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[7]_i_3 
       (.I0(phi_mul_fu_542_reg[6]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[6]),
        .O(\phi_mul_fu_542[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[7]_i_4 
       (.I0(phi_mul_fu_542_reg[5]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[5]),
        .O(\phi_mul_fu_542[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[7]_i_5 
       (.I0(phi_mul_fu_542_reg[4]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[4]),
        .O(\phi_mul_fu_542[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[7]_i_6 
       (.I0(phi_mul_fu_542_reg[3]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[3]),
        .O(\phi_mul_fu_542[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[7]_i_7 
       (.I0(phi_mul_fu_542_reg[2]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[2]),
        .O(\phi_mul_fu_542[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[7]_i_8 
       (.I0(phi_mul_fu_542_reg[1]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[1]),
        .O(\phi_mul_fu_542[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_542[7]_i_9 
       (.I0(phi_mul_fu_542_reg[0]),
        .I1(Zplate_Hor_Control_Start_read_reg_5066[0]),
        .O(\phi_mul_fu_542[7]_i_9_n_5 ));
  FDRE \phi_mul_fu_542_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[0]),
        .Q(phi_mul_fu_542_reg[0]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[10]),
        .Q(phi_mul_fu_542_reg[10]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[11]),
        .Q(phi_mul_fu_542_reg[11]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[12]),
        .Q(phi_mul_fu_542_reg[12]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[13]),
        .Q(phi_mul_fu_542_reg[13]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[14]),
        .Q(phi_mul_fu_542_reg[14]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[15]),
        .Q(phi_mul_fu_542_reg[15]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \phi_mul_fu_542_reg[15]_i_3 
       (.CI(\phi_mul_fu_542_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_phi_mul_fu_542_reg[15]_i_3_CO_UNCONNECTED [7],\phi_mul_fu_542_reg[15]_i_3_n_6 ,\phi_mul_fu_542_reg[15]_i_3_n_7 ,\phi_mul_fu_542_reg[15]_i_3_n_8 ,\phi_mul_fu_542_reg[15]_i_3_n_9 ,\phi_mul_fu_542_reg[15]_i_3_n_10 ,\phi_mul_fu_542_reg[15]_i_3_n_11 ,\phi_mul_fu_542_reg[15]_i_3_n_12 }),
        .DI({1'b0,phi_mul_fu_542_reg[14:8]}),
        .O(add_ln525_fu_2705_p2[15:8]),
        .S({\phi_mul_fu_542[15]_i_4_n_5 ,\phi_mul_fu_542[15]_i_5_n_5 ,\phi_mul_fu_542[15]_i_6_n_5 ,\phi_mul_fu_542[15]_i_7_n_5 ,\phi_mul_fu_542[15]_i_8_n_5 ,\phi_mul_fu_542[15]_i_9_n_5 ,\phi_mul_fu_542[15]_i_10_n_5 ,\phi_mul_fu_542[15]_i_11_n_5 }));
  FDRE \phi_mul_fu_542_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[1]),
        .Q(phi_mul_fu_542_reg[1]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[2]),
        .Q(phi_mul_fu_542_reg[2]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[3]),
        .Q(phi_mul_fu_542_reg[3]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[4]),
        .Q(phi_mul_fu_542_reg[4]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[5]),
        .Q(phi_mul_fu_542_reg[5]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[6]),
        .Q(phi_mul_fu_542_reg[6]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[7]),
        .Q(phi_mul_fu_542_reg[7]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \phi_mul_fu_542_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\phi_mul_fu_542_reg[7]_i_1_n_5 ,\phi_mul_fu_542_reg[7]_i_1_n_6 ,\phi_mul_fu_542_reg[7]_i_1_n_7 ,\phi_mul_fu_542_reg[7]_i_1_n_8 ,\phi_mul_fu_542_reg[7]_i_1_n_9 ,\phi_mul_fu_542_reg[7]_i_1_n_10 ,\phi_mul_fu_542_reg[7]_i_1_n_11 ,\phi_mul_fu_542_reg[7]_i_1_n_12 }),
        .DI(phi_mul_fu_542_reg[7:0]),
        .O(add_ln525_fu_2705_p2[7:0]),
        .S({\phi_mul_fu_542[7]_i_2_n_5 ,\phi_mul_fu_542[7]_i_3_n_5 ,\phi_mul_fu_542[7]_i_4_n_5 ,\phi_mul_fu_542[7]_i_5_n_5 ,\phi_mul_fu_542[7]_i_6_n_5 ,\phi_mul_fu_542[7]_i_7_n_5 ,\phi_mul_fu_542[7]_i_8_n_5 ,\phi_mul_fu_542[7]_i_9_n_5 }));
  FDRE \phi_mul_fu_542_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[8]),
        .Q(phi_mul_fu_542_reg[8]),
        .R(ap_loop_init));
  FDRE \phi_mul_fu_542_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_5420),
        .D(add_ln525_fu_2705_p2[9]),
        .Q(phi_mul_fu_542_reg[9]),
        .R(ap_loop_init));
  FDRE \pix_val_V_12_read_reg_5110_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pix_val_V_12_read_reg_5110_reg[9]_0 ),
        .Q(pix_val_V_12_read_reg_5110),
        .R(1'b0));
  FDRE \pix_val_V_13_read_reg_5118_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pix_val_V_10_reg_1524),
        .Q(pix_val_V_13_read_reg_5118),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rSerie_V[27]_i_1 
       (.I0(rSerie_V[3]),
        .I1(rSerie_V[0]),
        .O(xor_ln1498_fu_4087_p2));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(\rSerie_V_reg[1]_srl2_n_5 ),
        .Q(rSerie_V[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(rSerie_V[20]),
        .Q(rSerie_V[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/rSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \rSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .CLK(ap_clk),
        .D(rSerie_V[3]),
        .Q(\rSerie_V_reg[1]_srl2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(rSerie_V[21]),
        .Q(rSerie_V[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(rSerie_V[22]),
        .Q(rSerie_V[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(rSerie_V[23]),
        .Q(rSerie_V[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(rSerie_V[24]),
        .Q(rSerie_V[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(rSerie_V[25]),
        .Q(rSerie_V[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(rSerie_V[26]),
        .Q(rSerie_V[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(rSerie_V[27]),
        .Q(rSerie_V[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(xor_ln1498_fu_4087_p2),
        .Q(rSerie_V[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .D(\rSerie_V_reg[4]_srl15_n_5 ),
        .Q(rSerie_V[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/rSerie_V_reg[4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h2D2D)) 
    \rSerie_V_reg[4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .CLK(ap_clk),
        .D(rSerie_V[19]),
        .Q(\rSerie_V_reg[4]_srl15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_reg_5424[10]_i_1 
       (.I0(trunc_ln1236_1_fu_2932_p3[9]),
        .I1(trunc_ln1236_1_fu_2932_p3[15]),
        .O(add_ln1236_1_fu_2944_p2[10]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \r_reg_5424[12]_i_1 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I3(icmp_ln520_reg_5189_pp0_iter14_reg),
        .I4(mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_36),
        .O(\r_reg_5424[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \r_reg_5424[12]_i_2 
       (.I0(trunc_ln1236_1_fu_2932_p3[9]),
        .I1(trunc_ln1236_1_fu_2932_p3[15]),
        .O(add_ln1236_1_fu_2944_p2[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_reg_5424[9]_i_1 
       (.I0(trunc_ln1236_1_fu_2932_p3[9]),
        .O(add_ln1236_1_fu_2944_p2[9]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[0]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[0]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[10]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[10]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[10]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[12]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[12]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[12]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[2]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[2]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[3]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[3]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[4]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[4]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[5]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[5]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[6]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[6]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[7]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[7]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[7]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[8]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[8]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[8]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter17_reg_reg[9]_srl2 " *) 
  SRL16E \r_reg_5424_pp0_iter17_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5424[9]),
        .Q(\r_reg_5424_pp0_iter17_reg_reg[9]_srl2_n_5 ));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[0]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[7]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[10]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[17]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[12]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[19]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[2]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[9]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[3]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[10]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[4]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[11]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[5]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[12]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[6]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[13]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[7]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[14]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[8]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[15]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter18_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5424_pp0_iter17_reg_reg[9]_srl2_n_5 ),
        .Q(zext_ln1259_fu_3731_p1[16]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter19_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln1259_fu_3731_p1[7]),
        .Q(r_reg_5424_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter19_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln1259_fu_3731_p1[9]),
        .Q(r_reg_5424_pp0_iter19_reg[2]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter19_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln1259_fu_3731_p1[10]),
        .Q(r_reg_5424_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter19_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln1259_fu_3731_p1[11]),
        .Q(r_reg_5424_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter19_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln1259_fu_3731_p1[12]),
        .Q(r_reg_5424_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter19_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln1259_fu_3731_p1[13]),
        .Q(r_reg_5424_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter19_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln1259_fu_3731_p1[14]),
        .Q(r_reg_5424_pp0_iter19_reg[7]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter19_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln1259_fu_3731_p1[15]),
        .Q(r_reg_5424_pp0_iter19_reg[8]),
        .R(1'b0));
  FDRE \r_reg_5424_pp0_iter19_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln1259_fu_3731_p1[16]),
        .Q(r_reg_5424_pp0_iter19_reg[9]),
        .R(1'b0));
  FDRE \r_reg_5424_reg[0] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(mac_muladd_16ns_7ns_15ns_23_4_1_U64_n_36),
        .Q(r_reg_5424[0]),
        .R(1'b0));
  FDRE \r_reg_5424_reg[10] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1236_1_fu_2944_p2[10]),
        .Q(r_reg_5424[10]),
        .R(\r_reg_5424[12]_i_1_n_5 ));
  FDRE \r_reg_5424_reg[12] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1236_1_fu_2944_p2[12]),
        .Q(r_reg_5424[12]),
        .R(\r_reg_5424[12]_i_1_n_5 ));
  FDSE \r_reg_5424_reg[2] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1236_1_fu_2932_p3[2]),
        .Q(r_reg_5424[2]),
        .S(\r_reg_5424[12]_i_1_n_5 ));
  FDSE \r_reg_5424_reg[3] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1236_1_fu_2932_p3[3]),
        .Q(r_reg_5424[3]),
        .S(\r_reg_5424[12]_i_1_n_5 ));
  FDSE \r_reg_5424_reg[4] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1236_1_fu_2932_p3[4]),
        .Q(r_reg_5424[4]),
        .S(\r_reg_5424[12]_i_1_n_5 ));
  FDSE \r_reg_5424_reg[5] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1236_1_fu_2932_p3[5]),
        .Q(r_reg_5424[5]),
        .S(\r_reg_5424[12]_i_1_n_5 ));
  FDSE \r_reg_5424_reg[6] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1236_1_fu_2932_p3[6]),
        .Q(r_reg_5424[6]),
        .S(\r_reg_5424[12]_i_1_n_5 ));
  FDSE \r_reg_5424_reg[7] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1236_1_fu_2932_p3[7]),
        .Q(r_reg_5424[7]),
        .S(\r_reg_5424[12]_i_1_n_5 ));
  FDSE \r_reg_5424_reg[8] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(trunc_ln1236_1_fu_2932_p3[8]),
        .Q(r_reg_5424[8]),
        .S(\r_reg_5424[12]_i_1_n_5 ));
  FDSE \r_reg_5424_reg[9] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1236_1_fu_2944_p2[9]),
        .Q(r_reg_5424[9]),
        .S(\r_reg_5424[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rampVal[0]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[0]_0 ),
        .I1(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_348_reg[9] [0]),
        .O(\rampStart_load_reg_1575_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[1]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[1]_0 ),
        .I1(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_348_reg[9] [1]),
        .I3(\rampVal_loc_0_fu_348_reg[9] [0]),
        .O(\rampStart_load_reg_1575_reg[9] [1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[2]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[2]_0 ),
        .I1(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_348_reg[9] [2]),
        .I3(\rampVal_loc_0_fu_348_reg[9] [0]),
        .I4(\rampVal_loc_0_fu_348_reg[9] [1]),
        .O(\rampStart_load_reg_1575_reg[9] [2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \rampVal[3]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[3]_0 ),
        .I1(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_348_reg[9] [3]),
        .I3(\rampVal_loc_0_fu_348_reg[9] [2]),
        .I4(\rampVal_loc_0_fu_348_reg[9] [1]),
        .I5(\rampVal_loc_0_fu_348_reg[9] [0]),
        .O(\rampStart_load_reg_1575_reg[9] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[4]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .I1(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I2(\rampVal_reg[4] ),
        .O(\rampStart_load_reg_1575_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[5]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[5]_0 ),
        .I1(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I2(\rampVal_reg[5] ),
        .O(\rampStart_load_reg_1575_reg[9] [5]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[6]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[6]_0 ),
        .I1(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_348_reg[9] [6]),
        .I3(\rampVal_reg[6] ),
        .O(\rampStart_load_reg_1575_reg[9] [6]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[7]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[7]_0 ),
        .I1(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_348_reg[9] [7]),
        .I3(\rampVal_reg[6] ),
        .I4(\rampVal_loc_0_fu_348_reg[9] [6]),
        .O(\rampStart_load_reg_1575_reg[9] [7]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \rampVal[8]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[9]_0 [0]),
        .I1(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I2(\rampVal_loc_0_fu_348_reg[9] [8]),
        .I3(\rampVal_loc_0_fu_348_reg[9] [6]),
        .I4(\rampVal_reg[6] ),
        .I5(\rampVal_loc_0_fu_348_reg[9] [7]),
        .O(\rampStart_load_reg_1575_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \rampVal[9]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(\rampVal[9]_i_3_n_5 ),
        .I2(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I3(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[9]_i_2 
       (.I0(\zext_ln1032_cast_reg_5136_reg[9]_0 [1]),
        .I1(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I2(\rampVal_reg[9]_0 ),
        .O(\rampStart_load_reg_1575_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \rampVal[9]_i_3 
       (.I0(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .I4(frp_pipeline_valid_U_valid_out[19]),
        .O(\rampVal[9]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_2_flag_0_reg_492[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out),
        .O(rampVal_2_flag_0_reg_492));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \rampVal_2_flag_1_fu_550[0]_i_2 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(frp_pipeline_valid_U_valid_out[20]),
        .I3(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .I4(\bSerie_V[27]_i_3_n_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld));
  FDRE \rampVal_2_flag_1_fu_550_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_2_flag_1_fu_550_reg[0]_0 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_308[0]_i_1 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9]_0 [0]),
        .I1(ap_NS_fsm111_out),
        .I2(\tmp_24_reg_1645_reg[0] [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [0]),
        .O(\rampVal_2_reg[9] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_308[1]_i_1 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9]_0 [1]),
        .I1(ap_NS_fsm111_out),
        .I2(\tmp_24_reg_1645_reg[0] [1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [1]),
        .O(\rampVal_2_reg[9] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_308[2]_i_1 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9]_0 [2]),
        .I1(ap_NS_fsm111_out),
        .I2(\tmp_24_reg_1645_reg[0] [2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [2]),
        .O(\rampVal_2_reg[9] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_308[3]_i_1 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9]_0 [3]),
        .I1(ap_NS_fsm111_out),
        .I2(\tmp_24_reg_1645_reg[0] [3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [3]),
        .O(\rampVal_2_reg[9] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_308[4]_i_1 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9]_0 [4]),
        .I1(ap_NS_fsm111_out),
        .I2(\tmp_24_reg_1645_reg[0] [4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [4]),
        .O(\rampVal_2_reg[9] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_308[5]_i_1 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9]_0 [5]),
        .I1(ap_NS_fsm111_out),
        .I2(\tmp_24_reg_1645_reg[0] [5]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [5]),
        .O(\rampVal_2_reg[9] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_308[6]_i_1 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9]_0 [6]),
        .I1(ap_NS_fsm111_out),
        .I2(\tmp_24_reg_1645_reg[0] [6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [6]),
        .O(\rampVal_2_reg[9] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_308[7]_i_1 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9]_0 [7]),
        .I1(ap_NS_fsm111_out),
        .I2(\tmp_24_reg_1645_reg[0] [7]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [7]),
        .O(\rampVal_2_reg[9] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_308[8]_i_1 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9]_0 [8]),
        .I1(ap_NS_fsm111_out),
        .I2(\tmp_24_reg_1645_reg[0] [8]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [8]),
        .O(\rampVal_2_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \rampVal_2_loc_0_fu_308[9]_i_1 
       (.I0(ap_NS_fsm111_out),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I2(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .O(\ap_CS_fsm_reg[3]_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_308[9]_i_2 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9]_0 [9]),
        .I1(ap_NS_fsm111_out),
        .I2(\tmp_24_reg_1645_reg[0] [9]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_loc_0_fu_308_reg[9] [9]),
        .O(\rampVal_2_reg[9] [9]));
  LUT3 #(
    .INIT(8'h5C)) 
    \rampVal_2_new_0_fu_312[7]_i_10 
       (.I0(tmp_24_reg_1645),
        .I1(\rampVal_2_loc_0_fu_308_reg[9] [7]),
        .I2(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_11 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [6]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[7]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_12 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [5]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[7]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_13 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [4]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[7]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_14 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [3]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \rampVal_2_new_0_fu_312[7]_i_15 
       (.I0(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_308_reg[9] [2]),
        .I2(select_ln1488_cast_reg_5126[2]),
        .O(\rampVal_2_new_0_fu_312[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_16 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [1]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \rampVal_2_new_0_fu_312[7]_i_17 
       (.I0(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_308_reg[9] [0]),
        .I2(select_ln1488_cast_reg_5126[0]),
        .O(\rampVal_2_new_0_fu_312[7]_i_17_n_5 ));
  LUT3 #(
    .INIT(8'h5C)) 
    \rampVal_2_new_0_fu_312[7]_i_2 
       (.I0(tmp_24_reg_1645),
        .I1(\rampVal_2_loc_0_fu_308_reg[9] [7]),
        .I2(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_3 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [6]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_4 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [5]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_5 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [4]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(tmp_val_fu_3986_p1[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_6 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [3]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(tmp_val_fu_3986_p1[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_7 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [2]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(tmp_val_fu_3986_p1[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_8 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [1]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(tmp_val_fu_3986_p1[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[7]_i_9 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [0]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(tmp_val_fu_3986_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_2_new_0_fu_312[9]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
        .O(\ap_CS_fsm_reg[3]_6 ));
  LUT3 #(
    .INIT(8'h5C)) 
    \rampVal_2_new_0_fu_312[9]_i_3 
       (.I0(tmp_24_reg_1645),
        .I1(\rampVal_2_loc_0_fu_308_reg[9] [8]),
        .I2(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[9]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_312[9]_i_4 
       (.I0(\rampVal_2_loc_0_fu_308_reg[9] [9]),
        .I1(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(tmp_val_fu_3986_p1[9]));
  LUT3 #(
    .INIT(8'h5C)) 
    \rampVal_2_new_0_fu_312[9]_i_5 
       (.I0(tmp_24_reg_1645),
        .I1(\rampVal_2_loc_0_fu_308_reg[9] [8]),
        .I2(icmp_ln1629_reg_5207_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_312[9]_i_5_n_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \rampVal_2_new_0_fu_312_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rampVal_2_new_0_fu_312_reg[7]_i_1_n_5 ,\rampVal_2_new_0_fu_312_reg[7]_i_1_n_6 ,\rampVal_2_new_0_fu_312_reg[7]_i_1_n_7 ,\rampVal_2_new_0_fu_312_reg[7]_i_1_n_8 ,\rampVal_2_new_0_fu_312_reg[7]_i_1_n_9 ,\rampVal_2_new_0_fu_312_reg[7]_i_1_n_10 ,\rampVal_2_new_0_fu_312_reg[7]_i_1_n_11 ,\rampVal_2_new_0_fu_312_reg[7]_i_1_n_12 }),
        .DI({\rampVal_2_new_0_fu_312[7]_i_2_n_5 ,\rampVal_2_new_0_fu_312[7]_i_3_n_5 ,\rampVal_2_new_0_fu_312[7]_i_4_n_5 ,tmp_val_fu_3986_p1[4:0]}),
        .O(\tmp_24_reg_1645_reg[0] [7:0]),
        .S({\rampVal_2_new_0_fu_312[7]_i_10_n_5 ,\rampVal_2_new_0_fu_312[7]_i_11_n_5 ,\rampVal_2_new_0_fu_312[7]_i_12_n_5 ,\rampVal_2_new_0_fu_312[7]_i_13_n_5 ,\rampVal_2_new_0_fu_312[7]_i_14_n_5 ,\rampVal_2_new_0_fu_312[7]_i_15_n_5 ,\rampVal_2_new_0_fu_312[7]_i_16_n_5 ,\rampVal_2_new_0_fu_312[7]_i_17_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \rampVal_2_new_0_fu_312_reg[9]_i_2 
       (.CI(\rampVal_2_new_0_fu_312_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rampVal_2_new_0_fu_312_reg[9]_i_2_CO_UNCONNECTED [7:1],\rampVal_2_new_0_fu_312_reg[9]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\rampVal_2_new_0_fu_312[9]_i_3_n_5 }),
        .O({\NLW_rampVal_2_new_0_fu_312_reg[9]_i_2_O_UNCONNECTED [7:2],\tmp_24_reg_1645_reg[0] [9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_val_fu_3986_p1[9],\rampVal_2_new_0_fu_312[9]_i_5_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_3_flag_0_reg_468[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out),
        .O(\ap_CS_fsm_reg[4] ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \rampVal_3_flag_1_fu_558[0]_i_2 
       (.I0(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(frp_pipeline_valid_U_valid_out[20]),
        .I4(\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rampVal_3_flag_1_fu_558[0]_i_3 
       (.I0(bckgndId_load_read_reg_5071[3]),
        .I1(bckgndId_load_read_reg_5071[2]),
        .I2(bckgndId_load_read_reg_5071[7]),
        .I3(bckgndId_load_read_reg_5071[5]),
        .I4(bckgndId_load_read_reg_5071[6]),
        .I5(bckgndId_load_read_reg_5071[4]),
        .O(\rampVal_3_flag_1_fu_558[0]_i_3_n_5 ));
  FDRE \rampVal_3_flag_1_fu_558_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_3_flag_1_fu_558_reg[0]_0 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88B8BBBB8BBB8888)) 
    \rampVal_3_loc_0_fu_352[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9]_0 [0]),
        .I1(ap_NS_fsm111_out),
        .I2(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I3(\zext_ln1032_cast_reg_5136_reg[0]_0 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I5(\rampVal_3_loc_0_fu_352_reg[9] [0]),
        .O(\rampVal_1_reg[9] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_352[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9]_0 [1]),
        .I1(ap_NS_fsm111_out),
        .I2(\rampVal_3_loc_0_fu_352_reg[7] [1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_loc_0_fu_352_reg[9] [1]),
        .O(\rampVal_1_reg[9] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_352[2]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9]_0 [2]),
        .I1(ap_NS_fsm111_out),
        .I2(\rampVal_3_loc_0_fu_352_reg[7] [2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_loc_0_fu_352_reg[9] [2]),
        .O(\rampVal_1_reg[9] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_352[3]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9]_0 [3]),
        .I1(ap_NS_fsm111_out),
        .I2(\rampVal_3_loc_0_fu_352_reg[7] [3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_loc_0_fu_352_reg[9] [3]),
        .O(\rampVal_1_reg[9] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_352[4]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9]_0 [4]),
        .I1(ap_NS_fsm111_out),
        .I2(\rampVal_3_loc_0_fu_352_reg[7] [4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_loc_0_fu_352_reg[9] [4]),
        .O(\rampVal_1_reg[9] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_352[5]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9]_0 [5]),
        .I1(ap_NS_fsm111_out),
        .I2(\rampVal_3_loc_0_fu_352_reg[7] [5]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_loc_0_fu_352_reg[9] [5]),
        .O(\rampVal_1_reg[9] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_352[6]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9]_0 [6]),
        .I1(ap_NS_fsm111_out),
        .I2(\rampVal_3_loc_0_fu_352_reg[7] [6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_loc_0_fu_352_reg[9] [6]),
        .O(\rampVal_1_reg[9] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_352[7]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9]_0 [7]),
        .I1(ap_NS_fsm111_out),
        .I2(\rampVal_3_loc_0_fu_352_reg[7] [7]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_loc_0_fu_352_reg[9] [7]),
        .O(\rampVal_1_reg[9] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_352[8]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9]_0 [8]),
        .I1(ap_NS_fsm111_out),
        .I2(\rampVal_3_loc_0_fu_352_reg[7] [8]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_loc_0_fu_352_reg[9] [8]),
        .O(\rampVal_1_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \rampVal_3_loc_0_fu_352[9]_i_1 
       (.I0(ap_NS_fsm111_out),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_352[9]_i_2 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9]_0 [9]),
        .I1(ap_NS_fsm111_out),
        .I2(\rampVal_3_loc_0_fu_352_reg[7] [9]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .I4(\rampVal_3_loc_0_fu_352_reg[9] [9]),
        .O(\rampVal_1_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rampVal_3_new_0_fu_356[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9] [0]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\zext_ln1032_cast_reg_5136_reg[0]_0 ),
        .O(\rampVal_3_loc_0_fu_352_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \rampVal_3_new_0_fu_356[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9] [1]),
        .I1(\zext_ln1032_cast_reg_5136_reg[1]_0 ),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [0]),
        .I3(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I4(\zext_ln1032_cast_reg_5136_reg[0]_0 ),
        .O(\rampVal_3_loc_0_fu_352_reg[7] [1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \rampVal_3_new_0_fu_356[2]_i_1 
       (.I0(\rampVal_3_new_0_fu_356[2]_i_2_n_5 ),
        .I1(\zext_ln1032_cast_reg_5136_reg[1]_0 ),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [1]),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [2]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[2]_0 ),
        .O(\rampVal_3_loc_0_fu_352_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_356[2]_i_2 
       (.I0(\zext_ln1032_cast_reg_5136_reg[0]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [0]),
        .O(\rampVal_3_new_0_fu_356[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_356[3]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[2]_0 ),
        .I1(\rampVal_3_loc_0_fu_352_reg[9] [2]),
        .I2(\rampVal_3_new_0_fu_356[3]_i_2_n_5 ),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [3]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[3]_0 ),
        .O(\rampVal_3_loc_0_fu_352_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \rampVal_3_new_0_fu_356[3]_i_2 
       (.I0(\rampVal_3_loc_0_fu_352_reg[9] [1]),
        .I1(\zext_ln1032_cast_reg_5136_reg[1]_0 ),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [0]),
        .I3(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I4(\zext_ln1032_cast_reg_5136_reg[0]_0 ),
        .O(\rampVal_3_new_0_fu_356[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_356[4]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[3]_0 ),
        .I1(\rampVal_3_loc_0_fu_352_reg[9] [3]),
        .I2(\rampVal_3_new_0_fu_356[4]_i_2_n_5 ),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [4]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .O(\rampVal_3_loc_0_fu_352_reg[7] [4]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \rampVal_3_new_0_fu_356[4]_i_2 
       (.I0(\rampVal_3_new_0_fu_356[2]_i_2_n_5 ),
        .I1(\zext_ln1032_cast_reg_5136_reg[1]_0 ),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [1]),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [2]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[2]_0 ),
        .O(\rampVal_3_new_0_fu_356[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_356[5]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .I1(\rampVal_3_loc_0_fu_352_reg[9] [4]),
        .I2(\rampVal_3_new_0_fu_356[5]_i_2_n_5 ),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [5]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[5]_0 ),
        .O(\rampVal_3_loc_0_fu_352_reg[7] [5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_356[5]_i_2 
       (.I0(\zext_ln1032_cast_reg_5136_reg[2]_0 ),
        .I1(\rampVal_3_loc_0_fu_352_reg[9] [2]),
        .I2(\rampVal_3_new_0_fu_356[3]_i_2_n_5 ),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [3]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[3]_0 ),
        .O(\rampVal_3_new_0_fu_356[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_356[6]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[5]_0 ),
        .I1(\rampVal_3_loc_0_fu_352_reg[9] [5]),
        .I2(\rampVal_3_new_0_fu_356[6]_i_2_n_5 ),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [6]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[6]_0 ),
        .O(\rampVal_3_loc_0_fu_352_reg[7] [6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_356[6]_i_2 
       (.I0(\zext_ln1032_cast_reg_5136_reg[3]_0 ),
        .I1(\rampVal_3_loc_0_fu_352_reg[9] [3]),
        .I2(\rampVal_3_new_0_fu_356[4]_i_2_n_5 ),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [4]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .O(\rampVal_3_new_0_fu_356[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_356[7]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[6]_0 ),
        .I1(\rampVal_3_loc_0_fu_352_reg[9] [6]),
        .I2(\rampVal_3_new_0_fu_356[7]_i_2_n_5 ),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [7]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[7]_0 ),
        .O(\rampVal_3_loc_0_fu_352_reg[7] [7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_356[7]_i_2 
       (.I0(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .I1(\rampVal_3_loc_0_fu_352_reg[9] [4]),
        .I2(\rampVal_3_new_0_fu_356[5]_i_2_n_5 ),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [5]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[5]_0 ),
        .O(\rampVal_3_new_0_fu_356[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_356[8]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[7]_0 ),
        .I1(\rampVal_3_loc_0_fu_352_reg[9] [7]),
        .I2(\rampVal_3_new_0_fu_356[9]_i_4_n_5 ),
        .I3(\rampVal_3_loc_0_fu_352_reg[9] [8]),
        .I4(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I5(\zext_ln1032_cast_reg_5136_reg[9]_0 [0]),
        .O(\rampVal_3_loc_0_fu_352_reg[7] [8]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_3_new_0_fu_356[9]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
        .O(\ap_CS_fsm_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h777FFF7F88800080)) 
    \rampVal_3_new_0_fu_356[9]_i_2 
       (.I0(\rampVal_3_new_0_fu_356[9]_i_3_n_5 ),
        .I1(\rampVal_3_new_0_fu_356[9]_i_4_n_5 ),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [7]),
        .I3(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I4(\zext_ln1032_cast_reg_5136_reg[7]_0 ),
        .I5(\rampVal_3_new_0_fu_356[9]_i_5_n_5 ),
        .O(\rampVal_3_loc_0_fu_352_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_356[9]_i_3 
       (.I0(\zext_ln1032_cast_reg_5136_reg[9]_0 [0]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [8]),
        .O(\rampVal_3_new_0_fu_356[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8880008000000000)) 
    \rampVal_3_new_0_fu_356[9]_i_4 
       (.I0(\rampVal_3_new_0_fu_356[9]_i_6_n_5 ),
        .I1(\rampVal_3_new_0_fu_356[5]_i_2_n_5 ),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [4]),
        .I3(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I4(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .I5(\rampVal_3_new_0_fu_356[9]_i_7_n_5 ),
        .O(\rampVal_3_new_0_fu_356[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_356[9]_i_5 
       (.I0(\zext_ln1032_cast_reg_5136_reg[9]_0 [1]),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [9]),
        .O(\rampVal_3_new_0_fu_356[9]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_356[9]_i_6 
       (.I0(\zext_ln1032_cast_reg_5136_reg[5]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [5]),
        .O(\rampVal_3_new_0_fu_356[9]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_356[9]_i_7 
       (.I0(\zext_ln1032_cast_reg_5136_reg[6]_0 ),
        .I1(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_352_reg[9] [6]),
        .O(\rampVal_3_new_0_fu_356[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8BB8888)) 
    \rampVal_loc_0_fu_348[0]_i_1 
       (.I0(\rampVal_loc_0_fu_348_reg[9]_0 [0]),
        .I1(ap_NS_fsm111_out),
        .I2(zext_ln1032_cast_reg_5136_reg[0]),
        .I3(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o_ap_vld),
        .I5(\rampVal_loc_0_fu_348_reg[9] [0]),
        .O(\rampVal_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_348[1]_i_1 
       (.I0(\rampVal_loc_0_fu_348_reg[9]_0 [1]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[1]),
        .O(\rampVal_reg[9] [1]));
  LUT6 #(
    .INIT(64'hAAAA3CCCCCCCCCCC)) 
    \rampVal_loc_0_fu_348[1]_i_2 
       (.I0(zext_ln1032_cast_reg_5136_reg[1]),
        .I1(\rampVal_loc_0_fu_348_reg[9] [1]),
        .I2(\rampVal_loc_0_fu_348_reg[9] [0]),
        .I3(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I4(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I5(\rampVal[9]_i_3_n_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[1]));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \rampVal_loc_0_fu_348[2]_i_1 
       (.I0(\rampVal_loc_0_fu_348_reg[9]_0 [2]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o_ap_vld),
        .I3(\rampVal_loc_0_fu_348_reg[9] [2]),
        .I4(\rampVal_loc_0_fu_348[2]_i_2_n_5 ),
        .I5(\rampVal[9]_i_3_n_5 ),
        .O(\rampVal_reg[9] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA3CCCFFFF)) 
    \rampVal_loc_0_fu_348[2]_i_2 
       (.I0(zext_ln1032_cast_reg_5136_reg[2]),
        .I1(\rampVal_loc_0_fu_348_reg[9] [2]),
        .I2(\rampVal_loc_0_fu_348_reg[9] [0]),
        .I3(\rampVal_loc_0_fu_348_reg[9] [1]),
        .I4(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I5(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .O(\rampVal_loc_0_fu_348[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_348[3]_i_1 
       (.I0(\rampVal_loc_0_fu_348_reg[9]_0 [3]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[3]),
        .O(\rampVal_reg[9] [3]));
  LUT6 #(
    .INIT(64'hCCCCF0AAAAAAAAAA)) 
    \rampVal_loc_0_fu_348[3]_i_2 
       (.I0(\rampVal_loc_0_fu_348_reg[9] [3]),
        .I1(zext_ln1032_cast_reg_5136_reg[3]),
        .I2(\rampVal_loc_0_fu_348_reg[3] ),
        .I3(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I4(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I5(\rampVal[9]_i_3_n_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_348[4]_i_1 
       (.I0(\rampVal_loc_0_fu_348_reg[9]_0 [4]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[4]),
        .O(\rampVal_reg[9] [4]));
  LUT6 #(
    .INIT(64'hCCCCF0AAAAAAAAAA)) 
    \rampVal_loc_0_fu_348[4]_i_2 
       (.I0(\rampVal_loc_0_fu_348_reg[9] [4]),
        .I1(zext_ln1032_cast_reg_5136_reg[4]),
        .I2(\rampVal_reg[4] ),
        .I3(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I4(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I5(\rampVal[9]_i_3_n_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_348[5]_i_1 
       (.I0(\rampVal_loc_0_fu_348_reg[9]_0 [5]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[5]),
        .O(\rampVal_reg[9] [5]));
  LUT6 #(
    .INIT(64'hCCCCF0AAAAAAAAAA)) 
    \rampVal_loc_0_fu_348[5]_i_2 
       (.I0(\rampVal_loc_0_fu_348_reg[9] [5]),
        .I1(zext_ln1032_cast_reg_5136_reg[5]),
        .I2(\rampVal_reg[5] ),
        .I3(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I4(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I5(\rampVal[9]_i_3_n_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_348[6]_i_1 
       (.I0(\rampVal_loc_0_fu_348_reg[9]_0 [6]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[6]),
        .O(\rampVal_reg[9] [6]));
  LUT6 #(
    .INIT(64'hAAAA3CCCCCCCCCCC)) 
    \rampVal_loc_0_fu_348[6]_i_2 
       (.I0(zext_ln1032_cast_reg_5136_reg[6]),
        .I1(\rampVal_loc_0_fu_348_reg[9] [6]),
        .I2(\rampVal_reg[6] ),
        .I3(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I4(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I5(\rampVal[9]_i_3_n_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[6]));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \rampVal_loc_0_fu_348[7]_i_1 
       (.I0(\rampVal_loc_0_fu_348_reg[9]_0 [7]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o_ap_vld),
        .I3(\rampVal_loc_0_fu_348_reg[9] [7]),
        .I4(\rampVal_loc_0_fu_348[7]_i_3_n_5 ),
        .I5(\rampVal[9]_i_3_n_5 ),
        .O(\rampVal_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \rampVal_loc_0_fu_348[7]_i_2 
       (.I0(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I1(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I2(\rampVal[9]_i_3_n_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o_ap_vld));
  LUT6 #(
    .INIT(64'h55555555C333FFFF)) 
    \rampVal_loc_0_fu_348[7]_i_3 
       (.I0(zext_ln1032_cast_reg_5136_reg[7]),
        .I1(\rampVal_loc_0_fu_348_reg[9] [7]),
        .I2(\rampVal_reg[6] ),
        .I3(\rampVal_loc_0_fu_348_reg[9] [6]),
        .I4(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I5(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .O(\rampVal_loc_0_fu_348[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_348[8]_i_1 
       (.I0(\rampVal_loc_0_fu_348_reg[9]_0 [8]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[8]),
        .O(\rampVal_reg[9] [8]));
  LUT6 #(
    .INIT(64'hF5B1FFFFE4A00000)) 
    \rampVal_loc_0_fu_348[8]_i_2 
       (.I0(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I1(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I2(zext_ln1032_cast_reg_5136_reg[8]),
        .I3(\rampVal_loc_0_fu_348_reg[8] ),
        .I4(\rampVal[9]_i_3_n_5 ),
        .I5(\rampVal_loc_0_fu_348_reg[9] [8]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400000)) 
    \rampVal_loc_0_fu_348[9]_i_1 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[0]_0 ),
        .I1(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(\hBarSel_4_loc_0_fu_344_reg[0]_1 ),
        .I4(\rampVal_3_flag_0_reg_468_reg[0] [0]),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(ap_sync_reg_tpgBackground_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_348[9]_i_2 
       (.I0(\rampVal_loc_0_fu_348_reg[9]_0 [9]),
        .I1(ap_NS_fsm111_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[9]),
        .O(\rampVal_reg[9] [9]));
  LUT6 #(
    .INIT(64'hF5B1FFFFE4A00000)) 
    \rampVal_loc_0_fu_348[9]_i_3 
       (.I0(icmp_ln1050_reg_5243_pp0_iter18_reg),
        .I1(icmp_ln1027_reg_5193_pp0_iter18_reg),
        .I2(zext_ln1032_cast_reg_5136_reg[9]),
        .I3(\rampVal_reg[9]_0 ),
        .I4(\rampVal[9]_i_3_n_5 ),
        .I5(\rampVal_loc_0_fu_348_reg[9] [9]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R redYuv_U
       (.Q({redYuv_U_n_6,redYuv_U_n_7}),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .\q0_reg[6]_0 (redYuv_U_n_5),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  FDRE \select_ln1488_cast_reg_5126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln1488_reg_1665),
        .Q(select_ln1488_cast_reg_5126[0]),
        .R(1'b0));
  FDRE \select_ln1488_cast_reg_5126_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_24_reg_1645),
        .Q(select_ln1488_cast_reg_5126[2]),
        .R(1'b0));
  FDRE \select_ln507_cast1_reg_5153_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln507_reg_1504),
        .Q(data6),
        .R(1'b0));
  FDRE \select_ln507_cast_cast_reg_5147_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln507_cast_cast_reg_5147_reg[9]_0 ),
        .Q(select_ln507_cast_cast_reg_5147),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [0]),
        .Q(sub_i_i_i_read_reg_5002[0]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [10]),
        .Q(sub_i_i_i_read_reg_5002[10]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [1]),
        .Q(sub_i_i_i_read_reg_5002[1]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [2]),
        .Q(sub_i_i_i_read_reg_5002[2]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [3]),
        .Q(sub_i_i_i_read_reg_5002[3]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [4]),
        .Q(sub_i_i_i_read_reg_5002[4]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [5]),
        .Q(sub_i_i_i_read_reg_5002[5]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [6]),
        .Q(sub_i_i_i_read_reg_5002[6]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [7]),
        .Q(sub_i_i_i_read_reg_5002[7]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [8]),
        .Q(sub_i_i_i_read_reg_5002[8]),
        .R(1'b0));
  FDRE \sub_i_i_i_read_reg_5002_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_i_i_i_read_reg_5002_reg[10]_0 [9]),
        .Q(sub_i_i_i_read_reg_5002[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F3FBF7FF)) 
    \tmp_10_reg_5440[5]_i_8 
       (.I0(grp_fu_2414_p2[0]),
        .I1(grp_fu_2414_p2[1]),
        .I2(grp_fu_2414_p2[2]),
        .I3(\trunc_ln1244_2_reg_5435_reg[13]_0 [7]),
        .I4(\trunc_ln1244_2_reg_5435_reg[13]_1 [7]),
        .I5(mux_53_32_1_1_U57_n_14),
        .O(\tmp_10_reg_5440[5]_i_8_n_5 ));
  FDRE \tmp_10_reg_5440_reg[0] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[10]),
        .Q(tmp_10_reg_5440[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[10] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[20]),
        .Q(tmp_10_reg_5440[10]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[11] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[21]),
        .Q(tmp_10_reg_5440[11]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[12] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[22]),
        .Q(tmp_10_reg_5440[12]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[13] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[23]),
        .Q(tmp_10_reg_5440[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_10_reg_5440_reg[13]_i_1 
       (.CI(\tmp_10_reg_5440_reg[5]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\tmp_10_reg_5440_reg[13]_i_1_n_5 ,\tmp_10_reg_5440_reg[13]_i_1_n_6 ,\tmp_10_reg_5440_reg[13]_i_1_n_7 ,\tmp_10_reg_5440_reg[13]_i_1_n_8 ,\tmp_10_reg_5440_reg[13]_i_1_n_9 ,\tmp_10_reg_5440_reg[13]_i_1_n_10 ,\tmp_10_reg_5440_reg[13]_i_1_n_11 ,\tmp_10_reg_5440_reg[13]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1244_1_fu_3034_p2[23:16]),
        .S({mux_53_32_1_1_U57_n_22,mux_53_32_1_1_U57_n_23,mux_53_32_1_1_U57_n_24,mux_53_32_1_1_U57_n_25,mux_53_32_1_1_U57_n_26,mux_53_32_1_1_U57_n_27,mux_53_32_1_1_U57_n_28,mux_53_32_1_1_U57_n_29}));
  FDRE \tmp_10_reg_5440_reg[14] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[24]),
        .Q(tmp_10_reg_5440[14]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[15] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[25]),
        .Q(tmp_10_reg_5440[15]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[16] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[26]),
        .Q(tmp_10_reg_5440[16]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[17] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[27]),
        .Q(tmp_10_reg_5440[17]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[18] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[28]),
        .Q(tmp_10_reg_5440[18]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[19] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[29]),
        .Q(tmp_10_reg_5440[19]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[1] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[11]),
        .Q(tmp_10_reg_5440[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[20] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[30]),
        .Q(tmp_10_reg_5440[20]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[21] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[31]),
        .Q(tmp_10_reg_5440[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_10_reg_5440_reg[21]_i_1 
       (.CI(\tmp_10_reg_5440_reg[13]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_10_reg_5440_reg[21]_i_1_CO_UNCONNECTED [7],\tmp_10_reg_5440_reg[21]_i_1_n_6 ,\tmp_10_reg_5440_reg[21]_i_1_n_7 ,\tmp_10_reg_5440_reg[21]_i_1_n_8 ,\tmp_10_reg_5440_reg[21]_i_1_n_9 ,\tmp_10_reg_5440_reg[21]_i_1_n_10 ,\tmp_10_reg_5440_reg[21]_i_1_n_11 ,\tmp_10_reg_5440_reg[21]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1244_1_fu_3034_p2[31:24]),
        .S({mux_53_32_1_1_U57_n_30,mux_53_32_1_1_U57_n_31,mux_53_32_1_1_U57_n_32,mux_53_32_1_1_U57_n_33,mux_53_32_1_1_U57_n_34,mux_53_32_1_1_U57_n_35,mux_53_32_1_1_U57_n_36,mux_53_32_1_1_U57_n_37}));
  FDRE \tmp_10_reg_5440_reg[2] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[12]),
        .Q(tmp_10_reg_5440[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[3] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[13]),
        .Q(tmp_10_reg_5440[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[4] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[14]),
        .Q(tmp_10_reg_5440[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[5] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[15]),
        .Q(tmp_10_reg_5440[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_10_reg_5440_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_10_reg_5440_reg[5]_i_1_n_5 ,\tmp_10_reg_5440_reg[5]_i_1_n_6 ,\tmp_10_reg_5440_reg[5]_i_1_n_7 ,\tmp_10_reg_5440_reg[5]_i_1_n_8 ,\tmp_10_reg_5440_reg[5]_i_1_n_9 ,\tmp_10_reg_5440_reg[5]_i_1_n_10 ,\tmp_10_reg_5440_reg[5]_i_1_n_11 ,\tmp_10_reg_5440_reg[5]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_4_fu_3008_p7[7],1'b0}),
        .O({add_ln1244_1_fu_3034_p2[15:10],\NLW_tmp_10_reg_5440_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({mux_53_32_1_1_U57_n_15,mux_53_32_1_1_U57_n_16,mux_53_32_1_1_U57_n_17,mux_53_32_1_1_U57_n_18,mux_53_32_1_1_U57_n_19,mux_53_32_1_1_U57_n_20,\tmp_10_reg_5440[5]_i_8_n_5 ,mux_53_32_1_1_U57_n_21}));
  FDRE \tmp_10_reg_5440_reg[6] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[16]),
        .Q(tmp_10_reg_5440[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[7] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[17]),
        .Q(tmp_10_reg_5440[7]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[8] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[18]),
        .Q(tmp_10_reg_5440[8]),
        .R(1'b0));
  FDRE \tmp_10_reg_5440_reg[9] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(add_ln1244_1_fu_3034_p2[19]),
        .Q(tmp_10_reg_5440[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F3FBF7FF)) 
    \tmp_6_reg_5384[5]_i_8 
       (.I0(grp_fu_2141_p2[0]),
        .I1(grp_fu_2141_p2[1]),
        .I2(grp_fu_2141_p2[2]),
        .I3(\trunc_ln1236_2_reg_5379_reg[13]_0 [7]),
        .I4(\trunc_ln1236_2_reg_5379_reg[13]_1 [7]),
        .I5(mux_53_32_1_1_U55_n_14),
        .O(\tmp_6_reg_5384[5]_i_8_n_5 ));
  FDRE \tmp_6_reg_5384_reg[0] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[10]),
        .Q(tmp_6_reg_5384[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[10] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[20]),
        .Q(tmp_6_reg_5384[10]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[11] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[21]),
        .Q(tmp_6_reg_5384[11]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[12] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[22]),
        .Q(tmp_6_reg_5384[12]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[13] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[23]),
        .Q(tmp_6_reg_5384[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_6_reg_5384_reg[13]_i_1 
       (.CI(\tmp_6_reg_5384_reg[5]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\tmp_6_reg_5384_reg[13]_i_1_n_5 ,\tmp_6_reg_5384_reg[13]_i_1_n_6 ,\tmp_6_reg_5384_reg[13]_i_1_n_7 ,\tmp_6_reg_5384_reg[13]_i_1_n_8 ,\tmp_6_reg_5384_reg[13]_i_1_n_9 ,\tmp_6_reg_5384_reg[13]_i_1_n_10 ,\tmp_6_reg_5384_reg[13]_i_1_n_11 ,\tmp_6_reg_5384_reg[13]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1236_fu_2832_p2[23:16]),
        .S({mux_53_32_1_1_U55_n_22,mux_53_32_1_1_U55_n_23,mux_53_32_1_1_U55_n_24,mux_53_32_1_1_U55_n_25,mux_53_32_1_1_U55_n_26,mux_53_32_1_1_U55_n_27,mux_53_32_1_1_U55_n_28,mux_53_32_1_1_U55_n_29}));
  FDRE \tmp_6_reg_5384_reg[14] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[24]),
        .Q(tmp_6_reg_5384[14]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[15] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[25]),
        .Q(tmp_6_reg_5384[15]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[16] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[26]),
        .Q(tmp_6_reg_5384[16]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[17] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[27]),
        .Q(tmp_6_reg_5384[17]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[18] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[28]),
        .Q(tmp_6_reg_5384[18]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[19] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[29]),
        .Q(tmp_6_reg_5384[19]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[1] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[11]),
        .Q(tmp_6_reg_5384[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[20] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[30]),
        .Q(tmp_6_reg_5384[20]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[21] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[31]),
        .Q(tmp_6_reg_5384[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_6_reg_5384_reg[21]_i_1 
       (.CI(\tmp_6_reg_5384_reg[13]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_6_reg_5384_reg[21]_i_1_CO_UNCONNECTED [7],\tmp_6_reg_5384_reg[21]_i_1_n_6 ,\tmp_6_reg_5384_reg[21]_i_1_n_7 ,\tmp_6_reg_5384_reg[21]_i_1_n_8 ,\tmp_6_reg_5384_reg[21]_i_1_n_9 ,\tmp_6_reg_5384_reg[21]_i_1_n_10 ,\tmp_6_reg_5384_reg[21]_i_1_n_11 ,\tmp_6_reg_5384_reg[21]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1236_fu_2832_p2[31:24]),
        .S({mux_53_32_1_1_U55_n_30,mux_53_32_1_1_U55_n_31,mux_53_32_1_1_U55_n_32,mux_53_32_1_1_U55_n_33,mux_53_32_1_1_U55_n_34,mux_53_32_1_1_U55_n_35,mux_53_32_1_1_U55_n_36,mux_53_32_1_1_U55_n_37}));
  FDRE \tmp_6_reg_5384_reg[2] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[12]),
        .Q(tmp_6_reg_5384[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[3] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[13]),
        .Q(tmp_6_reg_5384[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[4] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[14]),
        .Q(tmp_6_reg_5384[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[5] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[15]),
        .Q(tmp_6_reg_5384[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_6_reg_5384_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_6_reg_5384_reg[5]_i_1_n_5 ,\tmp_6_reg_5384_reg[5]_i_1_n_6 ,\tmp_6_reg_5384_reg[5]_i_1_n_7 ,\tmp_6_reg_5384_reg[5]_i_1_n_8 ,\tmp_6_reg_5384_reg[5]_i_1_n_9 ,\tmp_6_reg_5384_reg[5]_i_1_n_10 ,\tmp_6_reg_5384_reg[5]_i_1_n_11 ,\tmp_6_reg_5384_reg[5]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_2_fu_2806_p7[7],1'b0}),
        .O({add_ln1236_fu_2832_p2[15:10],\NLW_tmp_6_reg_5384_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({mux_53_32_1_1_U55_n_15,mux_53_32_1_1_U55_n_16,mux_53_32_1_1_U55_n_17,mux_53_32_1_1_U55_n_18,mux_53_32_1_1_U55_n_19,mux_53_32_1_1_U55_n_20,\tmp_6_reg_5384[5]_i_8_n_5 ,mux_53_32_1_1_U55_n_21}));
  FDRE \tmp_6_reg_5384_reg[6] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[16]),
        .Q(tmp_6_reg_5384[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[7] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[17]),
        .Q(tmp_6_reg_5384[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[8] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[18]),
        .Q(tmp_6_reg_5384[8]),
        .R(1'b0));
  FDRE \tmp_6_reg_5384_reg[9] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1236_fu_2832_p2[19]),
        .Q(tmp_6_reg_5384[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F3FBF7FF)) 
    \tmp_8_reg_5394[5]_i_8 
       (.I0(grp_fu_2153_p2[0]),
        .I1(grp_fu_2153_p2[1]),
        .I2(grp_fu_2153_p2[2]),
        .I3(\trunc_ln1240_2_reg_5389_reg[13]_0 [7]),
        .I4(\trunc_ln1240_2_reg_5389_reg[13]_1 [7]),
        .I5(mux_53_32_1_1_U56_n_14),
        .O(\tmp_8_reg_5394[5]_i_8_n_5 ));
  FDRE \tmp_8_reg_5394_reg[0] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[10]),
        .Q(tmp_8_reg_5394[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[10] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[20]),
        .Q(tmp_8_reg_5394[10]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[11] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[21]),
        .Q(tmp_8_reg_5394[11]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[12] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[22]),
        .Q(tmp_8_reg_5394[12]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[13] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[23]),
        .Q(tmp_8_reg_5394[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_8_reg_5394_reg[13]_i_1 
       (.CI(\tmp_8_reg_5394_reg[5]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\tmp_8_reg_5394_reg[13]_i_1_n_5 ,\tmp_8_reg_5394_reg[13]_i_1_n_6 ,\tmp_8_reg_5394_reg[13]_i_1_n_7 ,\tmp_8_reg_5394_reg[13]_i_1_n_8 ,\tmp_8_reg_5394_reg[13]_i_1_n_9 ,\tmp_8_reg_5394_reg[13]_i_1_n_10 ,\tmp_8_reg_5394_reg[13]_i_1_n_11 ,\tmp_8_reg_5394_reg[13]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1240_1_fu_2898_p2[23:16]),
        .S({mux_53_32_1_1_U56_n_22,mux_53_32_1_1_U56_n_23,mux_53_32_1_1_U56_n_24,mux_53_32_1_1_U56_n_25,mux_53_32_1_1_U56_n_26,mux_53_32_1_1_U56_n_27,mux_53_32_1_1_U56_n_28,mux_53_32_1_1_U56_n_29}));
  FDRE \tmp_8_reg_5394_reg[14] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[24]),
        .Q(tmp_8_reg_5394[14]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[15] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[25]),
        .Q(tmp_8_reg_5394[15]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[16] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[26]),
        .Q(tmp_8_reg_5394[16]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[17] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[27]),
        .Q(tmp_8_reg_5394[17]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[18] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[28]),
        .Q(tmp_8_reg_5394[18]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[19] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[29]),
        .Q(tmp_8_reg_5394[19]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[1] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[11]),
        .Q(tmp_8_reg_5394[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[20] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[30]),
        .Q(tmp_8_reg_5394[20]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[21] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[31]),
        .Q(tmp_8_reg_5394[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_8_reg_5394_reg[21]_i_1 
       (.CI(\tmp_8_reg_5394_reg[13]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_8_reg_5394_reg[21]_i_1_CO_UNCONNECTED [7],\tmp_8_reg_5394_reg[21]_i_1_n_6 ,\tmp_8_reg_5394_reg[21]_i_1_n_7 ,\tmp_8_reg_5394_reg[21]_i_1_n_8 ,\tmp_8_reg_5394_reg[21]_i_1_n_9 ,\tmp_8_reg_5394_reg[21]_i_1_n_10 ,\tmp_8_reg_5394_reg[21]_i_1_n_11 ,\tmp_8_reg_5394_reg[21]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1240_1_fu_2898_p2[31:24]),
        .S({mux_53_32_1_1_U56_n_30,mux_53_32_1_1_U56_n_31,mux_53_32_1_1_U56_n_32,mux_53_32_1_1_U56_n_33,mux_53_32_1_1_U56_n_34,mux_53_32_1_1_U56_n_35,mux_53_32_1_1_U56_n_36,mux_53_32_1_1_U56_n_37}));
  FDRE \tmp_8_reg_5394_reg[2] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[12]),
        .Q(tmp_8_reg_5394[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[3] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[13]),
        .Q(tmp_8_reg_5394[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[4] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[14]),
        .Q(tmp_8_reg_5394[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[5] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[15]),
        .Q(tmp_8_reg_5394[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_8_reg_5394_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_8_reg_5394_reg[5]_i_1_n_5 ,\tmp_8_reg_5394_reg[5]_i_1_n_6 ,\tmp_8_reg_5394_reg[5]_i_1_n_7 ,\tmp_8_reg_5394_reg[5]_i_1_n_8 ,\tmp_8_reg_5394_reg[5]_i_1_n_9 ,\tmp_8_reg_5394_reg[5]_i_1_n_10 ,\tmp_8_reg_5394_reg[5]_i_1_n_11 ,\tmp_8_reg_5394_reg[5]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_3_fu_2872_p7[7],1'b0}),
        .O({add_ln1240_1_fu_2898_p2[15:10],\NLW_tmp_8_reg_5394_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({mux_53_32_1_1_U56_n_15,mux_53_32_1_1_U56_n_16,mux_53_32_1_1_U56_n_17,mux_53_32_1_1_U56_n_18,mux_53_32_1_1_U56_n_19,mux_53_32_1_1_U56_n_20,\tmp_8_reg_5394[5]_i_8_n_5 ,mux_53_32_1_1_U56_n_21}));
  FDRE \tmp_8_reg_5394_reg[6] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[16]),
        .Q(tmp_8_reg_5394[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[7] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[17]),
        .Q(tmp_8_reg_5394[7]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[8] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[18]),
        .Q(tmp_8_reg_5394[8]),
        .R(1'b0));
  FDRE \tmp_8_reg_5394_reg[9] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(add_ln1240_1_fu_2898_p2[19]),
        .Q(tmp_8_reg_5394[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R tpgBarSelRgb_b_U
       (.D({tpgBarSelRgb_b_U_n_6,tpgBarSelRgb_b_U_n_7,tpgBarSelRgb_b_U_n_8,tpgBarSelRgb_b_U_n_9}),
        .Q({tpgBarSelYuv_v_U_n_8,tpgBarSelYuv_v_U_n_9}),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_5_0 (\icmp_ln520_reg_5189_pp0_iter19_reg_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5_1 (\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_19 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_0 (DPtpgBarSelRgb_CEA_b_U_n_14),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_10 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_23_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_7 (DPtpgBarSelYuv_709_v_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_8 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_9 (DPtpgBarSelYuv_601_v_U_n_19),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_18_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3] (DPtpgBarSelRgb_CEA_b_U_n_15),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_2 (DPtpgBarSelYuv_709_v_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] (DPtpgBarSelRgb_CEA_b_U_n_13),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_2 (tpgBarSelYuv_v_U_n_11),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_4 (\rampVal_loc_0_fu_348_reg[9] [4]),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_6 (DPtpgBarSelYuv_601_v_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_14_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_16_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_17_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_18_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] (DPtpgBarSelRgb_CEA_b_U_n_16),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_2 (DPtpgBarSelYuv_601_v_U_n_7),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071[1:0]),
        .\bckgndId_load_read_reg_5071_reg[1] (\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .\genblk1[18].v2_reg[18] (tpgBarSelRgb_b_U_n_5),
        .pix_val_V_13_read_reg_5118(pix_val_V_13_read_reg_5118),
        .\pix_val_V_13_read_reg_5118_reg[8] (tpgBarSelRgb_b_U_n_10),
        .\pix_val_V_13_read_reg_5118_reg[8]_0 (tpgBarSelRgb_b_U_n_11),
        .\pix_val_V_13_read_reg_5118_reg[8]_1 (tpgBarSelRgb_b_U_n_12),
        .\q0_reg[1]_0 (tpgBarSelRgb_b_U_n_13),
        .\q0_reg[1]_1 (\q0_reg[1] ),
        .\q0_reg[1]_2 (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\q0_reg[1]_3 (mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .\q0_reg[1]_4 (tpgBarSelYuv_y_U_n_9),
        .\q0_reg[1]_5 (\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .\q0_reg[2] (tpgBarSelRgb_b_U_n_14),
        .select_ln507_cast_cast_reg_5147(select_ln507_cast_cast_reg_5147),
        .\select_ln507_cast_cast_reg_5147_reg[9] (tpgBarSelRgb_b_U_n_15),
        .valid_out(frp_pipeline_valid_U_valid_out[20:19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R tpgBarSelRgb_g_U
       (.D(tpgTartanBarArray_U_n_8),
        .Q(tpgBarSelYuv_v_U_n_9),
        .\and_ln1756_reg_5543_reg[0] (tpgBarSelRgb_g_U_n_8),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12 ({tpgBarSelYuv_u_U_n_6,tpgBarSelYuv_u_U_n_8}),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12_0 (x_2_reg_5159_pp0_iter19_reg),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_16_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] (DPtpgBarSelYuv_709_u_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 (DPtpgBarSelYuv_709_v_U_n_9),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_2 (DPtpgBarSelYuv_601_v_U_n_14),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] (\and_ln1756_reg_5543_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 (DPtpgBarSelYuv_709_u_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 (DPtpgBarSelYuv_601_v_U_n_6),
        .cmp141_i_read_reg_5037(cmp141_i_read_reg_5037),
        .data6(data6),
        .\q0_reg[1]_0 (tpgBarSelRgb_g_U_n_5),
        .\q0_reg[1]_1 (tpgBarSelRgb_g_U_n_6),
        .\q0_reg[1]_2 (tpgBarSelRgb_g_U_n_7),
        .\q0_reg[1]_3 (tpgBarSelRgb_b_U_n_5),
        .\select_ln507_cast1_reg_5153_reg[6] (tpgBarSelRgb_g_U_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R tpgBarSelRgb_r_U
       (.D(D),
        .DPtpgBarSelYuv_709_y_q0({DPtpgBarSelYuv_709_y_q0[7],DPtpgBarSelYuv_709_y_q0[4],DPtpgBarSelYuv_709_y_q0[1:0]}),
        .Q({tpgBarSelYuv_y_U_n_11,tpgBarSelYuv_y_U_n_12,tpgBarSelYuv_y_U_n_13,tpgBarSelYuv_y_U_n_14}),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_2_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] (DPtpgBarSelRgb_CEA_r_U_n_13),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_1 (\rampVal_loc_0_fu_348_reg[9] [0]),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_0 (DPtpgBarSelRgb_CEA_r_U_n_14),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_2 (DPtpgBarSelYuv_601_u_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_0 (DPtpgBarSelRgb_CEA_r_U_n_15),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_0 (DPtpgBarSelRgb_CEA_r_U_n_12),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_1 (DPtpgBarSelRgb_CEA_r_U_n_16),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_7 (DPtpgBarSelRgb_CEA_b_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_18_n_5 ),
        .\q0_reg[1]_0 (tpgBarSelRgb_r_U_n_5),
        .\q0_reg[1]_1 (tpgBarSelRgb_r_U_n_10),
        .\q0_reg[1]_2 (tpgBarSelRgb_r_U_n_12),
        .\q0_reg[1]_3 (tpgBarSelRgb_b_U_n_5),
        .\q0_reg[7] ({tpgBarSelRgb_r_U_n_6,tpgBarSelRgb_r_U_n_7,tpgBarSelRgb_r_U_n_8,tpgBarSelRgb_r_U_n_9}),
        .\q0_reg[9] (tpgBarSelRgb_r_U_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R tpgBarSelYuv_u_U
       (.E(tpgBarSelYuv_u_ce0),
        .Q({tpgBarSelYuv_u_U_n_5,tpgBarSelYuv_u_U_n_6,tpgBarSelYuv_u_U_n_7,tpgBarSelYuv_u_U_n_8}),
        .ap_clk(ap_clk),
        .\q0_reg[9]_0 (\q0_reg[9]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R tpgBarSelYuv_v_U
       (.D(tpgBarSelYuv_v_U_n_5),
        .Q({tpgBarSelYuv_v_U_n_8,tpgBarSelYuv_v_U_n_9}),
        .\and_ln1756_reg_5543_reg[0] (tpgBarSelYuv_v_U_n_13),
        .\and_ln1756_reg_5543_reg[0]_0 (tpgBarSelYuv_v_U_n_16),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_7 (tpgBarSelRgb_g_U_n_9),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_5_0 ({tpgBarSelYuv_u_U_n_5,tpgBarSelYuv_u_U_n_6,tpgBarSelYuv_u_U_n_7}),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_16_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 (tpgBarSelRgb_g_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 (bluYuv_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 (DPtpgBarSelRgb_CEA_g_U_n_11),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 (whiYuv_1_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_3 (DPtpgBarSelYuv_601_u_U_n_9),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_5 (DPtpgBarSelYuv_601_v_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] (\and_ln1756_reg_5543_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 (DPtpgBarSelYuv_601_u_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 (DPtpgBarSelYuv_601_v_U_n_8),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 (DPtpgBarSelYuv_709_v_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 (DPtpgBarSelYuv_601_v_U_n_16),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 (tpgBarSelRgb_b_U_n_13),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_17_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_18_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 (DPtpgBarSelYuv_601_v_U_n_13),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_2 (tpgBarSelRgb_b_U_n_15),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071[0]),
        .\cmp2_i381_read_reg_5049_reg[0] (tpgBarSelYuv_v_U_n_6),
        .pix_val_V_12_read_reg_5110(pix_val_V_12_read_reg_5110),
        .\pix_val_V_12_read_reg_5110_reg[9] (tpgBarSelYuv_v_U_n_10),
        .\q0_reg[2]_0 (\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .\q0_reg[2]_1 (tpgBarSelYuv_y_U_n_9),
        .\q0_reg[2]_2 (\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .\q0_reg[6]_0 (tpgBarSelYuv_v_U_n_11),
        .\q0_reg[6]_1 (tpgBarSelYuv_v_U_n_12),
        .\q0_reg[8]_0 (tpgBarSelYuv_v_U_n_7),
        .\q0_reg[8]_1 (tpgBarSelYuv_v_U_n_14),
        .\q0_reg[8]_2 (tpgBarSelYuv_v_U_n_15),
        .\q0_reg[9]_0 ({tpgTartanBarArray_U_n_15,\q0_reg[9]_1 [2],tpgTartanBarArray_U_n_16,\q0_reg[9]_1 [0]}),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R tpgBarSelYuv_y_U
       (.D({tpgTartanBarArray_U_n_8,D,tpgTartanBarArray_U_n_9,tpgTartanBarArray_U_n_10,tpgTartanBarArray_U_n_11,tpgTartanBarArray_U_n_12,tpgTartanBarArray_U_n_13,tpgTartanBarArray_U_n_14}),
        .E(tpgBarSelYuv_u_ce0),
        .Q({tpgBarSelYuv_y_U_n_11,tpgBarSelYuv_y_U_n_12,tpgBarSelYuv_y_U_n_13,tpgBarSelYuv_y_U_n_14}),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_2_0 (DPtpgBarSelRgb_CEA_b_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 (DPtpgBarSelYuv_709_y_U_n_14),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 (tpgBarSelRgb_r_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 (\rampVal_loc_0_fu_348_reg[9] [5]),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_22_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_2 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_15_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_18_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_2 (DPtpgBarSelRgb_CEA_r_U_n_5),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_3 (tpgBarSelRgb_r_U_n_12),
        .bckgndId_load_read_reg_5071({bckgndId_load_read_reg_5071[7:2],bckgndId_load_read_reg_5071[0]}),
        .\bckgndId_load_read_reg_5071_reg[2] (tpgBarSelYuv_y_U_n_9),
        .\q0_reg[3]_0 (tpgBarSelYuv_y_U_n_7),
        .\q0_reg[6]_0 (tpgBarSelYuv_y_U_n_5),
        .\q0_reg[8]_0 (tpgBarSelYuv_y_U_n_8),
        .\q0_reg[9]_0 (\cmp2_i381_read_reg_5049_reg[0]_0 ),
        .\q0_reg[9]_1 (\icmp_ln520_reg_5189_pp0_iter18_reg_reg[0]_0 ),
        .\q0_reg[9]_2 (\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .\rampVal_loc_0_fu_348_reg[5] (tpgBarSelYuv_y_U_n_6),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R tpgCheckerBoardArray_U
       (.ap_clk(ap_clk),
        .hBarSel_3_loc_0_fu_316(hBarSel_3_loc_0_fu_316),
        .tpgCheckerBoardArray_address0(tpgCheckerBoardArray_address0),
        .tpgCheckerBoardArray_q0(tpgCheckerBoardArray_q0),
        .valid_out(frp_pipeline_valid_U_valid_out[18]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R tpgTartanBarArray_U
       (.D({tpgTartanBarArray_U_n_8,tpgTartanBarArray_U_n_9,tpgTartanBarArray_U_n_10,tpgTartanBarArray_U_n_11,tpgTartanBarArray_U_n_12,tpgTartanBarArray_U_n_13,tpgTartanBarArray_U_n_14}),
        .ap_clk(ap_clk),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071[1:0]),
        .\hBarSel_4_loc_0_fu_344_reg[0] (\hBarSel_4_loc_0_fu_344_reg[0] ),
        .\hBarSel_4_loc_0_fu_344_reg[1] (\hBarSel_4_loc_0_fu_344_reg[1] ),
        .\hBarSel_4_loc_0_fu_344_reg[1]_0 ({tpgTartanBarArray_U_n_15,tpgTartanBarArray_U_n_16}),
        .\hBarSel_4_loc_0_fu_344_reg[2] (\hBarSel_4_loc_0_fu_344_reg[2] ),
        .\q0_reg[9] (\hBarSel_4_loc_0_fu_344_reg[2]_0 ),
        .\q0_reg[9]_0 (tpgBarSelYuv_y_U_n_9),
        .sel({\q0_reg[2]_2 ,\q0_reg[2]_1 }),
        .tpgCheckerBoardArray_q0(tpgCheckerBoardArray_q0),
        .valid_out(frp_pipeline_valid_U_valid_out[18]));
  LUT4 #(
    .INIT(16'h0002)) 
    \trunc_ln1236_2_reg_5379[13]_i_1 
       (.I0(bckgndId_load_read_reg_5071[0]),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I3(icmp_ln520_reg_5189_pp0_iter13_reg),
        .O(tmp_6_reg_53840));
  FDRE \trunc_ln1236_2_reg_5379_reg[0] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_2_fu_2806_p7[0]),
        .Q(trunc_ln1236_1_fu_2932_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln1236_2_reg_5379_reg[13] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_2_fu_2806_p7[8]),
        .Q(trunc_ln1236_1_fu_2932_p3[15]),
        .R(1'b0));
  FDRE \trunc_ln1236_2_reg_5379_reg[1] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_2_fu_2806_p7[1]),
        .Q(trunc_ln1236_1_fu_2932_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln1236_2_reg_5379_reg[2] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_2_fu_2806_p7[2]),
        .Q(trunc_ln1236_1_fu_2932_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln1236_2_reg_5379_reg[3] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_2_fu_2806_p7[3]),
        .Q(trunc_ln1236_1_fu_2932_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln1236_2_reg_5379_reg[4] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_2_fu_2806_p7[4]),
        .Q(trunc_ln1236_1_fu_2932_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln1236_2_reg_5379_reg[5] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_2_fu_2806_p7[5]),
        .Q(trunc_ln1236_1_fu_2932_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln1236_2_reg_5379_reg[6] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_2_fu_2806_p7[6]),
        .Q(trunc_ln1236_1_fu_2932_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln1236_2_reg_5379_reg[7] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_2_fu_2806_p7[7]),
        .Q(trunc_ln1236_1_fu_2932_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln1240_2_reg_5389_reg[0] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_3_fu_2872_p7[0]),
        .Q(trunc_ln1240_1_fu_2958_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln1240_2_reg_5389_reg[13] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_3_fu_2872_p7[8]),
        .Q(trunc_ln1240_1_fu_2958_p3[15]),
        .R(1'b0));
  FDRE \trunc_ln1240_2_reg_5389_reg[1] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_3_fu_2872_p7[1]),
        .Q(trunc_ln1240_1_fu_2958_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln1240_2_reg_5389_reg[2] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_3_fu_2872_p7[2]),
        .Q(trunc_ln1240_1_fu_2958_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln1240_2_reg_5389_reg[3] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_3_fu_2872_p7[3]),
        .Q(trunc_ln1240_1_fu_2958_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln1240_2_reg_5389_reg[4] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_3_fu_2872_p7[4]),
        .Q(trunc_ln1240_1_fu_2958_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln1240_2_reg_5389_reg[5] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_3_fu_2872_p7[5]),
        .Q(trunc_ln1240_1_fu_2958_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln1240_2_reg_5389_reg[6] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_3_fu_2872_p7[6]),
        .Q(trunc_ln1240_1_fu_2958_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln1240_2_reg_5389_reg[7] 
       (.C(ap_clk),
        .CE(tmp_6_reg_53840),
        .D(tmp_3_fu_2872_p7[7]),
        .Q(trunc_ln1240_1_fu_2958_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln1244_2_reg_5435_reg[0] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(tmp_4_fu_3008_p7[0]),
        .Q(trunc_ln1244_1_fu_3092_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln1244_2_reg_5435_reg[13] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(tmp_4_fu_3008_p7[8]),
        .Q(trunc_ln1244_1_fu_3092_p3[15]),
        .R(1'b0));
  FDRE \trunc_ln1244_2_reg_5435_reg[1] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(tmp_4_fu_3008_p7[1]),
        .Q(trunc_ln1244_1_fu_3092_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln1244_2_reg_5435_reg[2] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(tmp_4_fu_3008_p7[2]),
        .Q(trunc_ln1244_1_fu_3092_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln1244_2_reg_5435_reg[3] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(tmp_4_fu_3008_p7[3]),
        .Q(trunc_ln1244_1_fu_3092_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln1244_2_reg_5435_reg[4] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(tmp_4_fu_3008_p7[4]),
        .Q(trunc_ln1244_1_fu_3092_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln1244_2_reg_5435_reg[5] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(tmp_4_fu_3008_p7[5]),
        .Q(trunc_ln1244_1_fu_3092_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln1244_2_reg_5435_reg[6] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(tmp_4_fu_3008_p7[6]),
        .Q(trunc_ln1244_1_fu_3092_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln1244_2_reg_5435_reg[7] 
       (.C(ap_clk),
        .CE(g_reg_54300),
        .D(tmp_4_fu_3008_p7[7]),
        .Q(trunc_ln1244_1_fu_3092_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_28),
        .Q(trunc_ln1257_1_reg_5642[0]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_18),
        .Q(trunc_ln1257_1_reg_5642[10]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_17),
        .Q(trunc_ln1257_1_reg_5642[11]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_16),
        .Q(trunc_ln1257_1_reg_5642[12]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_15),
        .Q(trunc_ln1257_1_reg_5642[13]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_14),
        .Q(trunc_ln1257_1_reg_5642[14]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_13),
        .Q(trunc_ln1257_1_reg_5642[15]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_12),
        .Q(trunc_ln1257_1_reg_5642[16]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_11),
        .Q(trunc_ln1257_1_reg_5642[17]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_27),
        .Q(trunc_ln1257_1_reg_5642[1]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_26),
        .Q(trunc_ln1257_1_reg_5642[2]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_25),
        .Q(trunc_ln1257_1_reg_5642[3]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_24),
        .Q(trunc_ln1257_1_reg_5642[4]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_23),
        .Q(trunc_ln1257_1_reg_5642[5]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_22),
        .Q(trunc_ln1257_1_reg_5642[6]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_21),
        .Q(trunc_ln1257_1_reg_5642[7]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_20),
        .Q(trunc_ln1257_1_reg_5642[8]),
        .R(1'b0));
  FDRE \trunc_ln1257_1_reg_5642_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8ns_23ns_24_4_1_U67_n_19),
        .Q(trunc_ln1257_1_reg_5642[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln1267_reg_5943[0]_i_2 
       (.I0(colorFormatLocal_read_reg_5045[2]),
        .I1(colorFormatLocal_read_reg_5045[7]),
        .I2(colorFormatLocal_read_reg_5045[4]),
        .I3(\trunc_ln1267_reg_5943[0]_i_3_n_5 ),
        .O(\colorFormatLocal_read_reg_5045_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln1267_reg_5943[0]_i_3 
       (.I0(colorFormatLocal_read_reg_5045[5]),
        .I1(colorFormatLocal_read_reg_5045[1]),
        .I2(colorFormatLocal_read_reg_5045[3]),
        .I3(colorFormatLocal_read_reg_5045[6]),
        .O(\trunc_ln1267_reg_5943[0]_i_3_n_5 ));
  FDRE \trunc_ln1267_reg_5943_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln1267_reg_5943_reg[0]_0 ),
        .Q(trunc_ln1267_reg_5943),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_10 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_16),
        .O(\trunc_ln1311_1_reg_5713[4]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_12 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_17),
        .O(\trunc_ln1311_1_reg_5713[4]_i_12_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_13 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_18),
        .O(\trunc_ln1311_1_reg_5713[4]_i_13_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_14 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_19),
        .O(\trunc_ln1311_1_reg_5713[4]_i_14_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_15 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_20),
        .O(\trunc_ln1311_1_reg_5713[4]_i_15_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_16 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_21),
        .O(\trunc_ln1311_1_reg_5713[4]_i_16_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_17 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_22),
        .O(\trunc_ln1311_1_reg_5713[4]_i_17_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_18 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_23),
        .O(\trunc_ln1311_1_reg_5713[4]_i_18_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_19 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_24),
        .O(\trunc_ln1311_1_reg_5713[4]_i_19_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_20 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_25),
        .O(\trunc_ln1311_1_reg_5713[4]_i_20_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_21 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_26),
        .O(\trunc_ln1311_1_reg_5713[4]_i_21_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_22 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_27),
        .O(\trunc_ln1311_1_reg_5713[4]_i_22_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_23 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_28),
        .O(\trunc_ln1311_1_reg_5713[4]_i_23_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_24 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_29),
        .O(\trunc_ln1311_1_reg_5713[4]_i_24_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_25 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_30),
        .O(\trunc_ln1311_1_reg_5713[4]_i_25_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_26 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_31),
        .O(\trunc_ln1311_1_reg_5713[4]_i_26_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_3 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_9),
        .O(\trunc_ln1311_1_reg_5713[4]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_4 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_10),
        .O(\trunc_ln1311_1_reg_5713[4]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_5 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_11),
        .O(\trunc_ln1311_1_reg_5713[4]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_6 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_12),
        .O(\trunc_ln1311_1_reg_5713[4]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_7 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_13),
        .O(\trunc_ln1311_1_reg_5713[4]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_8 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_14),
        .O(\trunc_ln1311_1_reg_5713[4]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[4]_i_9 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_15),
        .O(\trunc_ln1311_1_reg_5713[4]_i_9_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[7]_i_2 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_6),
        .O(\trunc_ln1311_1_reg_5713[7]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[7]_i_3 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_7),
        .O(\trunc_ln1311_1_reg_5713[7]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_5713[7]_i_4 
       (.I0(mul_mul_20s_8ns_28_4_1_U70_n_8),
        .O(\trunc_ln1311_1_reg_5713[7]_i_4_n_5 ));
  FDRE \trunc_ln1311_1_reg_5713_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(p_0_in[0]),
        .Q(trunc_ln1311_1_reg_5713[0]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_5713_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(p_0_in[1]),
        .Q(trunc_ln1311_1_reg_5713[1]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_5713_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(p_0_in[2]),
        .Q(trunc_ln1311_1_reg_5713[2]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_5713_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(p_0_in[3]),
        .Q(trunc_ln1311_1_reg_5713[3]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_5713_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(p_0_in[4]),
        .Q(trunc_ln1311_1_reg_5713[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_1_reg_5713_reg[4]_i_1 
       (.CI(\trunc_ln1311_1_reg_5713_reg[4]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1311_1_reg_5713_reg[4]_i_1_n_5 ,\trunc_ln1311_1_reg_5713_reg[4]_i_1_n_6 ,\trunc_ln1311_1_reg_5713_reg[4]_i_1_n_7 ,\trunc_ln1311_1_reg_5713_reg[4]_i_1_n_8 ,\trunc_ln1311_1_reg_5713_reg[4]_i_1_n_9 ,\trunc_ln1311_1_reg_5713_reg[4]_i_1_n_10 ,\trunc_ln1311_1_reg_5713_reg[4]_i_1_n_11 ,\trunc_ln1311_1_reg_5713_reg[4]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({p_0_in[4:0],\NLW_trunc_ln1311_1_reg_5713_reg[4]_i_1_O_UNCONNECTED [2:0]}),
        .S({\trunc_ln1311_1_reg_5713[4]_i_3_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_4_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_5_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_6_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_7_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_8_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_9_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_10_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_1_reg_5713_reg[4]_i_11 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1311_1_reg_5713_reg[4]_i_11_n_5 ,\trunc_ln1311_1_reg_5713_reg[4]_i_11_n_6 ,\trunc_ln1311_1_reg_5713_reg[4]_i_11_n_7 ,\trunc_ln1311_1_reg_5713_reg[4]_i_11_n_8 ,\trunc_ln1311_1_reg_5713_reg[4]_i_11_n_9 ,\trunc_ln1311_1_reg_5713_reg[4]_i_11_n_10 ,\trunc_ln1311_1_reg_5713_reg[4]_i_11_n_11 ,\trunc_ln1311_1_reg_5713_reg[4]_i_11_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_trunc_ln1311_1_reg_5713_reg[4]_i_11_O_UNCONNECTED [7:0]),
        .S({\trunc_ln1311_1_reg_5713[4]_i_20_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_21_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_22_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_23_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_24_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_25_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_26_n_5 ,mul_mul_20s_8ns_28_4_1_U70_n_32}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_1_reg_5713_reg[4]_i_2 
       (.CI(\trunc_ln1311_1_reg_5713_reg[4]_i_11_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1311_1_reg_5713_reg[4]_i_2_n_5 ,\trunc_ln1311_1_reg_5713_reg[4]_i_2_n_6 ,\trunc_ln1311_1_reg_5713_reg[4]_i_2_n_7 ,\trunc_ln1311_1_reg_5713_reg[4]_i_2_n_8 ,\trunc_ln1311_1_reg_5713_reg[4]_i_2_n_9 ,\trunc_ln1311_1_reg_5713_reg[4]_i_2_n_10 ,\trunc_ln1311_1_reg_5713_reg[4]_i_2_n_11 ,\trunc_ln1311_1_reg_5713_reg[4]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln1311_1_reg_5713_reg[4]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln1311_1_reg_5713[4]_i_12_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_13_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_14_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_15_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_16_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_17_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_18_n_5 ,\trunc_ln1311_1_reg_5713[4]_i_19_n_5 }));
  FDRE \trunc_ln1311_1_reg_5713_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(p_0_in[5]),
        .Q(trunc_ln1311_1_reg_5713[5]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_5713_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(p_0_in[6]),
        .Q(trunc_ln1311_1_reg_5713[6]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_5713_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln1311_reg_57070),
        .D(p_0_in[7]),
        .Q(trunc_ln1311_1_reg_5713[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_1_reg_5713_reg[7]_i_1 
       (.CI(\trunc_ln1311_1_reg_5713_reg[4]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln1311_1_reg_5713_reg[7]_i_1_CO_UNCONNECTED [7:2],\trunc_ln1311_1_reg_5713_reg[7]_i_1_n_11 ,\trunc_ln1311_1_reg_5713_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln1311_1_reg_5713_reg[7]_i_1_O_UNCONNECTED [7:3],p_0_in[7:5]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\trunc_ln1311_1_reg_5713[7]_i_2_n_5 ,\trunc_ln1311_1_reg_5713[7]_i_3_n_5 ,\trunc_ln1311_1_reg_5713[7]_i_4_n_5 }));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[0]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[10]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[1]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[2]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[3]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[4]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[5]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[6]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[7]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[8]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182[9]),
        .Q(trunc_ln520_1_reg_5182_pp0_iter1_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[0]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[0]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[10]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[10]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[10]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[1]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[1]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[2]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[2]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[3]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[3]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[4]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[4]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[5]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[5]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[6]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[6]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[7]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[7]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[8]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[8]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[8]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[9]_srl6 " *) 
  SRL16E \trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[9]),
        .Q(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[9]_srl6_n_5 ));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[0]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[10]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[1]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[2]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[3]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[4]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[5]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[6]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[7]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[8]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln520_1_reg_5182_pp0_iter7_reg_reg[9]_srl6_n_5 ),
        .Q(trunc_ln520_1_reg_5182_pp0_iter8_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B[0]),
        .Q(trunc_ln520_1_reg_5182[0]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546[10]),
        .Q(trunc_ln520_1_reg_5182[10]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546[1]),
        .Q(trunc_ln520_1_reg_5182[1]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546[2]),
        .Q(trunc_ln520_1_reg_5182[2]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546[3]),
        .Q(trunc_ln520_1_reg_5182[3]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546[4]),
        .Q(trunc_ln520_1_reg_5182[4]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546[5]),
        .Q(trunc_ln520_1_reg_5182[5]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B[1]),
        .Q(trunc_ln520_1_reg_5182[6]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546[7]),
        .Q(trunc_ln520_1_reg_5182[7]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546[8]),
        .Q(trunc_ln520_1_reg_5182[8]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_5182_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546[9]),
        .Q(trunc_ln520_1_reg_5182[9]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U68_n_21),
        .Q(u_reg_5647[0]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_17_fu_3764_p4[0]),
        .Q(u_reg_5647[10]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_17_fu_3764_p4[1]),
        .Q(u_reg_5647[11]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_17_fu_3764_p4[2]),
        .Q(u_reg_5647[12]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_17_fu_3764_p4[3]),
        .Q(u_reg_5647[13]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_17_fu_3764_p4[4]),
        .Q(u_reg_5647[14]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_17_fu_3764_p4[5]),
        .Q(u_reg_5647[15]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_17_fu_3764_p4[6]),
        .Q(u_reg_5647[16]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U68_n_20),
        .Q(u_reg_5647[1]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U68_n_19),
        .Q(u_reg_5647[2]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U68_n_18),
        .Q(u_reg_5647[3]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U68_n_17),
        .Q(u_reg_5647[4]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U68_n_16),
        .Q(u_reg_5647[5]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U68_n_15),
        .Q(u_reg_5647[6]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U68_n_14),
        .Q(u_reg_5647[7]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U68_n_13),
        .Q(u_reg_5647[8]),
        .R(1'b0));
  FDRE \u_reg_5647_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_8s_23s_24_4_1_U68_n_12),
        .Q(u_reg_5647[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 urem_11ns_4ns_3_15_1_U52
       (.ap_clk(ap_clk),
        .\cal_tmp[9]__32 (\design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/cal_tmp[9]__32 ),
        .grp_fu_2141_p2(grp_fu_2141_p2),
        .\loop[10].remd_tmp_reg[11][2] (urem_11ns_4ns_3_15_1_U53_n_5),
        .\loop[9].remd_tmp_reg[10][0] (urem_11ns_4ns_3_15_1_U54_n_10),
        .\loop[9].remd_tmp_reg[10][4] (urem_11ns_4ns_3_15_1_U54_n_9),
        .trunc_ln520_1_reg_5182_pp0_iter1_reg(trunc_ln520_1_reg_5182_pp0_iter1_reg[10:2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_9 urem_11ns_4ns_3_15_1_U53
       (.D({add_ln1240_fu_2147_p2[10],flow_control_loop_pipe_sequential_init_U_n_49,add_ln1240_fu_2147_p2[8],flow_control_loop_pipe_sequential_init_U_n_51,add_ln1240_fu_2147_p2[6],flow_control_loop_pipe_sequential_init_U_n_53,add_ln1240_fu_2147_p2[4],flow_control_loop_pipe_sequential_init_U_n_55,add_ln1240_fu_2147_p2[2:1]}),
        .ap_clk(ap_clk),
        .grp_fu_2153_p2(grp_fu_2153_p2),
        .\loop[9].dividend_tmp_reg[10][10]__0 (urem_11ns_4ns_3_15_1_U53_n_5),
        .trunc_ln520_1_reg_5182_pp0_iter1_reg(trunc_ln520_1_reg_5182_pp0_iter1_reg[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_10 urem_11ns_4ns_3_15_1_U54
       (.D({urem_11ns_4ns_3_15_1_U54_n_5,urem_11ns_4ns_3_15_1_U54_n_6,urem_11ns_4ns_3_15_1_U54_n_7,urem_11ns_4ns_3_15_1_U54_n_8}),
        .\add_ln1244_reg_5266_reg[10] (\add_ln1244_reg_5266[10]_i_3_n_5 ),
        .ap_clk(ap_clk),
        .\cal_tmp[9]__32 (\design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/cal_tmp[9]__32 ),
        .grp_fu_2414_p2(grp_fu_2414_p2),
        .\loop[1].remd_tmp_reg[2][0]__0 ({add_ln1244_fu_2409_p2[9],add_ln1244_fu_2409_p2[7],add_ln1244_fu_2409_p2[5],add_ln1244_fu_2409_p2[3:2]}),
        .\loop[7].dividend_tmp_reg[8][9]__0 (urem_11ns_4ns_3_15_1_U54_n_9),
        .\loop[7].dividend_tmp_reg[8][9]__0_0 (urem_11ns_4ns_3_15_1_U54_n_10),
        .\loop[9].dividend_tmp_reg[10][10] (urem_11ns_4ns_3_15_1_U53_n_5),
        .trunc_ln520_1_reg_5182({trunc_ln520_1_reg_5182[10:8],trunc_ln520_1_reg_5182[6:2]}),
        .trunc_ln520_1_reg_5182_pp0_iter1_reg(trunc_ln520_1_reg_5182_pp0_iter1_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \vBarSel[0]_i_1 
       (.I0(\q0_reg[2]_2 [0]),
        .I1(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[16]),
        .I3(icmp_ln1336_reg_5231_pp0_iter15_reg),
        .O(\vBarSel_loc_0_fu_336_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h60666666)) 
    \vBarSel[1]_i_1 
       (.I0(\q0_reg[2]_2 [0]),
        .I1(\q0_reg[2]_2 [1]),
        .I2(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I3(frp_pipeline_valid_U_valid_out[16]),
        .I4(icmp_ln1336_reg_5231_pp0_iter15_reg),
        .O(\vBarSel_loc_0_fu_336_reg[1] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00002000)) 
    \vBarSel[2]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[16]),
        .I3(icmp_ln1336_reg_5231_pp0_iter15_reg),
        .I4(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .I5(\vBarSel[2]_i_3_n_5 ),
        .O(\ap_CS_fsm_reg[3]_8 ));
  LUT6 #(
    .INIT(64'h7800787878787878)) 
    \vBarSel[2]_i_2 
       (.I0(\q0_reg[2]_2 [1]),
        .I1(\q0_reg[2]_2 [0]),
        .I2(\q0_reg[2]_2 [2]),
        .I3(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I4(frp_pipeline_valid_U_valid_out[16]),
        .I5(icmp_ln1336_reg_5231_pp0_iter15_reg),
        .O(\vBarSel_loc_0_fu_336_reg[1] [2]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \vBarSel[2]_i_3 
       (.I0(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .I3(\and_ln1341_reg_5283_pp0_iter16_reg_reg[0]__0_n_5 ),
        .I4(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I5(\icmp_ln1336_reg_5231_pp0_iter16_reg_reg_n_5_[0] ),
        .O(\vBarSel[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h333F7F7F00004040)) 
    \vBarSel_1[0]_i_1 
       (.I0(DPtpgBarArray_address0),
        .I1(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I2(\icmp_ln1701_reg_5203_pp0_iter16_reg_reg[0]_0 ),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I4(\vBarSel_1[0]_i_2_n_5 ),
        .I5(\vBarSel_1_reg[0] ),
        .O(\vBarSel_3_loc_0_fu_304_reg[0] ));
  LUT3 #(
    .INIT(8'h08)) 
    \vBarSel_1[0]_i_2 
       (.I0(icmp_ln1701_reg_5203_pp0_iter15_reg),
        .I1(frp_pipeline_valid_U_valid_out[16]),
        .I2(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .O(\vBarSel_1[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \vBarSel_2[0]_i_2 
       (.I0(icmp_ln1518_reg_5213_pp0_iter15_reg),
        .I1(frp_pipeline_valid_U_valid_out[16]),
        .I2(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .O(\icmp_ln1518_reg_5213_pp0_iter15_reg_reg[0]__0_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \vBarSel_2[0]_i_3 
       (.I0(\and_ln1523_reg_5258_pp0_iter16_reg_reg[0]__0_n_5 ),
        .I1(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I2(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I3(frp_pipeline_valid_U_valid_out[17]),
        .I4(\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .I5(\icmp_ln1518_reg_5213_pp0_iter16_reg_reg_n_5_[0] ),
        .O(\and_ln1523_reg_5258_pp0_iter16_reg_reg[0]__0_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF45FFFF)) 
    \vBarSel_2_loc_0_fu_320[0]_i_2 
       (.I0(\icmp_ln1518_reg_5213_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(\and_ln1523_reg_5258_pp0_iter16_reg_reg[0]__0_n_5 ),
        .I2(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I3(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I4(frp_pipeline_valid_U_valid_out[17]),
        .I5(\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .O(\icmp_ln1518_reg_5213_pp0_iter16_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \vBarSel_3_loc_0_fu_304[0]_i_2 
       (.I0(\icmp_ln1701_reg_5203_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I2(\and_ln1706_reg_5254_pp0_iter16_reg_reg[0]__0_n_5 ),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I4(frp_pipeline_valid_U_valid_out[17]),
        .I5(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .O(\icmp_ln1701_reg_5203_pp0_iter16_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0DFFFFFF)) 
    \vBarSel_3_loc_0_fu_304[0]_i_3 
       (.I0(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(\and_ln1706_reg_5254_pp0_iter16_reg_reg[0]__0_n_5 ),
        .I2(\icmp_ln1701_reg_5203_pp0_iter16_reg_reg_n_5_[0] ),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I4(frp_pipeline_valid_U_valid_out[17]),
        .I5(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .O(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88888BB88BB88BB8)) 
    \vBarSel_loc_0_fu_336[0]_i_1 
       (.I0(\vBarSel_loc_0_fu_336_reg[2] [0]),
        .I1(ap_NS_fsm111_out),
        .I2(\vBarSel[2]_i_3_n_5 ),
        .I3(\q0_reg[2]_2 [0]),
        .I4(\vBarSel_loc_0_fu_336[2]_i_3_n_5 ),
        .I5(\icmp_ln1336_reg_5231_pp0_iter16_reg_reg_n_5_[0] ),
        .O(\vBarSel_reg[2] [0]));
  LUT6 #(
    .INIT(64'h888888888BBBB888)) 
    \vBarSel_loc_0_fu_336[1]_i_1 
       (.I0(\vBarSel_loc_0_fu_336_reg[2] [1]),
        .I1(ap_NS_fsm111_out),
        .I2(\vBarSel[2]_i_3_n_5 ),
        .I3(\q0_reg[2]_2 [0]),
        .I4(\q0_reg[2]_2 [1]),
        .I5(\vBarSel_loc_0_fu_336[2]_i_5_n_5 ),
        .O(\vBarSel_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFAAAEAAAAAAAAAA)) 
    \vBarSel_loc_0_fu_336[2]_i_1 
       (.I0(ap_NS_fsm111_out),
        .I1(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I2(\and_ln1341_reg_5283_pp0_iter16_reg_reg[0]__0_n_5 ),
        .I3(\vBarSel_loc_0_fu_336[2]_i_3_n_5 ),
        .I4(\icmp_ln1336_reg_5231_pp0_iter16_reg_reg_n_5_[0] ),
        .I5(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .O(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \vBarSel_loc_0_fu_336[2]_i_2 
       (.I0(\vBarSel_loc_0_fu_336_reg[2] [2]),
        .I1(ap_NS_fsm111_out),
        .I2(\q0_reg[2]_2 [2]),
        .I3(\vBarSel[2]_i_3_n_5 ),
        .I4(\vBarSel_loc_0_fu_336_reg[2]_0 ),
        .I5(\vBarSel_loc_0_fu_336[2]_i_5_n_5 ),
        .O(\vBarSel_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vBarSel_loc_0_fu_336[2]_i_3 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .O(\vBarSel_loc_0_fu_336[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \vBarSel_loc_0_fu_336[2]_i_5 
       (.I0(\icmp_ln1336_reg_5231_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[17]),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .O(\vBarSel_loc_0_fu_336[2]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \vHatch[0]_i_1 
       (.I0(\yCount_V_2[9]_i_4_n_5 ),
        .I1(\vHatch[0]_i_2_n_5 ),
        .I2(vHatch),
        .I3(\yCount_V_2[9]_i_2_n_5 ),
        .O(\vHatch[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    \vHatch[0]_i_2 
       (.I0(icmp_ln1027_reg_5193),
        .I1(\yCount_V_2_reg[0]_1 ),
        .I2(and_ln1404_reg_5223),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I5(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .O(\vHatch[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \vHatch_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vHatch[0]_i_1_n_5 ),
        .Q(vHatch),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \v_reg_5652[13]_i_10 
       (.I0(zext_ln1259_fu_3731_p1[12]),
        .I1(zext_ln1259_fu_3731_p1[10]),
        .I2(zext_ln1259_fu_3731_p1[7]),
        .I3(zext_ln1259_fu_3731_p1[9]),
        .I4(zext_ln1259_fu_3731_p1[11]),
        .I5(zext_ln1259_fu_3731_p1[13]),
        .O(\v_reg_5652[13]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h75)) 
    \v_reg_5652[16]_i_2 
       (.I0(zext_ln1259_fu_3731_p1[19]),
        .I1(zext_ln1259_fu_3731_p1[17]),
        .I2(\v_reg_5652[16]_i_6_n_5 ),
        .O(\v_reg_5652[16]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h75)) 
    \v_reg_5652[16]_i_3 
       (.I0(zext_ln1259_fu_3731_p1[19]),
        .I1(zext_ln1259_fu_3731_p1[17]),
        .I2(\v_reg_5652[16]_i_6_n_5 ),
        .O(\v_reg_5652[16]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \v_reg_5652[16]_i_6 
       (.I0(zext_ln1259_fu_3731_p1[15]),
        .I1(\v_reg_5652[13]_i_10_n_5 ),
        .I2(zext_ln1259_fu_3731_p1[14]),
        .I3(zext_ln1259_fu_3731_p1[16]),
        .O(\v_reg_5652[16]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \v_reg_5652[16]_i_7 
       (.I0(zext_ln1259_fu_3731_p1[10]),
        .I1(zext_ln1259_fu_3731_p1[9]),
        .I2(zext_ln1259_fu_3731_p1[7]),
        .I3(\v_reg_5652[16]_i_8_n_5 ),
        .I4(zext_ln1259_fu_3731_p1[17]),
        .O(\v_reg_5652[16]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \v_reg_5652[16]_i_8 
       (.I0(zext_ln1259_fu_3731_p1[11]),
        .I1(zext_ln1259_fu_3731_p1[12]),
        .I2(zext_ln1259_fu_3731_p1[13]),
        .I3(zext_ln1259_fu_3731_p1[14]),
        .I4(zext_ln1259_fu_3731_p1[16]),
        .I5(zext_ln1259_fu_3731_p1[15]),
        .O(\v_reg_5652[16]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \v_reg_5652[5]_i_8 
       (.I0(zext_ln1259_fu_3731_p1[11]),
        .I1(zext_ln1259_fu_3731_p1[9]),
        .I2(zext_ln1259_fu_3731_p1[7]),
        .I3(zext_ln1259_fu_3731_p1[10]),
        .I4(zext_ln1259_fu_3731_p1[12]),
        .O(\v_reg_5652[5]_i_8_n_5 ));
  FDRE \v_reg_5652_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U69_n_21),
        .Q(v_reg_5652[0]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_18_fu_3780_p4[0]),
        .Q(v_reg_5652[10]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_18_fu_3780_p4[1]),
        .Q(v_reg_5652[11]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_18_fu_3780_p4[2]),
        .Q(v_reg_5652[12]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_18_fu_3780_p4[3]),
        .Q(v_reg_5652[13]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_18_fu_3780_p4[4]),
        .Q(v_reg_5652[14]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_18_fu_3780_p4[5]),
        .Q(v_reg_5652[15]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(tmp_18_fu_3780_p4[6]),
        .Q(v_reg_5652[16]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U69_n_20),
        .Q(v_reg_5652[1]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U69_n_19),
        .Q(v_reg_5652[2]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U69_n_18),
        .Q(v_reg_5652[3]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U69_n_17),
        .Q(v_reg_5652[4]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U69_n_16),
        .Q(v_reg_5652[5]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U69_n_15),
        .Q(v_reg_5652[6]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U69_n_14),
        .Q(v_reg_5652[7]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U69_n_13),
        .Q(v_reg_5652[8]),
        .R(1'b0));
  FDRE \v_reg_5652_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln1261_reg_56570),
        .D(mac_muladd_16ns_6s_24s_24_4_1_U69_n_12),
        .Q(v_reg_5652[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R whiYuv_1_U
       (.D({whiYuv_1_U_n_5,whiYuv_1_U_n_6}),
        .Q(ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754[8]),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 (DPtpgBarSelRgb_CEA_g_U_n_14),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 (DPtpgBarSelYuv_601_v_U_n_18),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_3 (tpgBarSelRgb_g_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_5 (whiYuv_U_n_7),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] (\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_12_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_17_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 (bluYuv_U_n_6),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_1 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_2 (DPtpgBarSelYuv_601_v_U_n_22),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_3 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_4 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_21_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_5 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_6 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_10_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_7 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_8 (DPtpgBarSelRgb_CEA_g_U_n_13),
        .\bckgndId_load_read_reg_5071_reg[0] (whiYuv_1_U_n_8),
        .\bckgndId_load_read_reg_5071_reg[0]_0 (whiYuv_1_U_n_9),
        .\bckgndId_load_read_reg_5071_reg[1] (whiYuv_1_U_n_7),
        .or_ln1449_reg_5295_pp0_iter19_reg(or_ln1449_reg_5295_pp0_iter19_reg),
        .\q0_reg[8]_0 (whiYuv_1_U_n_10),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R_11 whiYuv_U
       (.ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 (\ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 (tpgBarSelYuv_y_U_n_9),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_13_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] (\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 (whiYuv_1_U_n_10),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_11_n_5 ),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] (bluYuv_U_n_9),
        .\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 (\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_11_n_5 ),
        .bckgndId_load_read_reg_5071(bckgndId_load_read_reg_5071[1:0]),
        .\bckgndId_load_read_reg_5071_reg[0] (whiYuv_U_n_9),
        .\bckgndId_load_read_reg_5071_reg[1] (whiYuv_U_n_8),
        .\q0_reg[6] (whiYuv_U_n_10),
        .\q0_reg[8]_0 (whiYuv_U_n_5),
        .\q0_reg[8]_1 (whiYuv_U_n_7),
        .\q0_reg[8]_2 (\q0_reg[8] ),
        .\rampVal_loc_0_fu_348_reg[1] (whiYuv_U_n_6),
        .valid_out(frp_pipeline_valid_U_valid_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \xBar_V[0]_i_1 
       (.I0(sub_ln186_fu_2613_p2[0]),
        .I1(xBar_V[0]),
        .I2(\xBar_V[10]_i_7_n_5 ),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[10]_i_10 
       (.I0(xBar_V[7]),
        .I1(barWidth_cast_cast_reg_5131_reg[7]),
        .O(\xBar_V[10]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_11 
       (.I0(barWidth_cast_cast_reg_5131_reg[9]),
        .I1(xBar_V[9]),
        .I2(xBar_V[10]),
        .I3(barWidth_cast_cast_reg_5131_reg[10]),
        .O(\xBar_V[10]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_12 
       (.I0(barWidth_cast_cast_reg_5131_reg[8]),
        .I1(xBar_V[8]),
        .I2(xBar_V[9]),
        .I3(barWidth_cast_cast_reg_5131_reg[9]),
        .O(\xBar_V[10]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_13 
       (.I0(barWidth_cast_cast_reg_5131_reg[7]),
        .I1(xBar_V[7]),
        .I2(xBar_V[8]),
        .I3(barWidth_cast_cast_reg_5131_reg[8]),
        .O(\xBar_V[10]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \xBar_V[10]_i_2 
       (.I0(bckgndId_load_read_reg_5071[1]),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(tpgBarSelYuv_y_U_n_9),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(icmp_ln1027_reg_5193),
        .I5(\icmp_ln520_reg_5189_reg[0]_0 ),
        .O(\xBar_V[10]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xBar_V[10]_i_3 
       (.I0(xBar_V[10]),
        .I1(\xBar_V[10]_i_6_n_5 ),
        .I2(xBar_V[9]),
        .I3(\xBar_V[10]_i_7_n_5 ),
        .I4(sub_ln186_fu_2613_p2[10]),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'h8000)) 
    \xBar_V[10]_i_6 
       (.I0(xBar_V[7]),
        .I1(\xBar_V[8]_i_2_n_5 ),
        .I2(xBar_V[6]),
        .I3(xBar_V[8]),
        .O(\xBar_V[10]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[10]_i_7 
       (.I0(\xBar_V[10]_i_2_n_5 ),
        .I1(\barWidth_cast_cast_reg_5131_reg[1]_0 ),
        .O(\xBar_V[10]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[10]_i_9 
       (.I0(xBar_V[8]),
        .I1(barWidth_cast_cast_reg_5131_reg[8]),
        .O(\xBar_V[10]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[1]_i_1 
       (.I0(xBar_V[1]),
        .I1(xBar_V[0]),
        .I2(\xBar_V[10]_i_7_n_5 ),
        .I3(sub_ln186_fu_2613_p2[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xBar_V[2]_i_1 
       (.I0(xBar_V[2]),
        .I1(xBar_V[0]),
        .I2(xBar_V[1]),
        .I3(\xBar_V[10]_i_7_n_5 ),
        .I4(sub_ln186_fu_2613_p2[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xBar_V[3]_i_1 
       (.I0(xBar_V[3]),
        .I1(xBar_V[2]),
        .I2(xBar_V[1]),
        .I3(xBar_V[0]),
        .I4(\xBar_V[10]_i_7_n_5 ),
        .I5(sub_ln186_fu_2613_p2[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[4]_i_1 
       (.I0(xBar_V[4]),
        .I1(\xBar_V[4]_i_2_n_5 ),
        .I2(\xBar_V[10]_i_7_n_5 ),
        .I3(sub_ln186_fu_2613_p2[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xBar_V[4]_i_2 
       (.I0(xBar_V[2]),
        .I1(xBar_V[1]),
        .I2(xBar_V[0]),
        .I3(xBar_V[3]),
        .O(\xBar_V[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[5]_i_1 
       (.I0(xBar_V[5]),
        .I1(\xBar_V[5]_i_2_n_5 ),
        .I2(\xBar_V[10]_i_7_n_5 ),
        .I3(sub_ln186_fu_2613_p2[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \xBar_V[5]_i_2 
       (.I0(xBar_V[3]),
        .I1(xBar_V[0]),
        .I2(xBar_V[1]),
        .I3(xBar_V[2]),
        .I4(xBar_V[4]),
        .O(\xBar_V[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[6]_i_1 
       (.I0(xBar_V[6]),
        .I1(\xBar_V[8]_i_2_n_5 ),
        .I2(\xBar_V[10]_i_7_n_5 ),
        .I3(sub_ln186_fu_2613_p2[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xBar_V[7]_i_1 
       (.I0(xBar_V[7]),
        .I1(xBar_V[6]),
        .I2(\xBar_V[8]_i_2_n_5 ),
        .I3(\xBar_V[10]_i_7_n_5 ),
        .I4(sub_ln186_fu_2613_p2[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_10 
       (.I0(barWidth_cast_cast_reg_5131_reg[5]),
        .I1(xBar_V[5]),
        .I2(xBar_V[6]),
        .I3(barWidth_cast_cast_reg_5131_reg[6]),
        .O(\xBar_V[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_11 
       (.I0(barWidth_cast_cast_reg_5131_reg[4]),
        .I1(xBar_V[4]),
        .I2(xBar_V[5]),
        .I3(barWidth_cast_cast_reg_5131_reg[5]),
        .O(\xBar_V[7]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_12 
       (.I0(barWidth_cast_cast_reg_5131_reg[3]),
        .I1(xBar_V[3]),
        .I2(xBar_V[4]),
        .I3(barWidth_cast_cast_reg_5131_reg[4]),
        .O(\xBar_V[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_13 
       (.I0(barWidth_cast_cast_reg_5131_reg[2]),
        .I1(xBar_V[2]),
        .I2(xBar_V[3]),
        .I3(barWidth_cast_cast_reg_5131_reg[3]),
        .O(\xBar_V[7]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xBar_V[7]_i_14 
       (.I0(barWidth_cast_cast_reg_5131_reg[1]),
        .I1(xBar_V[2]),
        .I2(barWidth_cast_cast_reg_5131_reg[2]),
        .O(\xBar_V[7]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xBar_V[7]_i_15 
       (.I0(barWidth_cast_cast_reg_5131_reg[1]),
        .I1(xBar_V[1]),
        .O(\xBar_V[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xBar_V[7]_i_16 
       (.I0(xBar_V[0]),
        .I1(barWidth_cast_cast_reg_5131_reg[0]),
        .O(\xBar_V[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_3 
       (.I0(xBar_V[6]),
        .I1(barWidth_cast_cast_reg_5131_reg[6]),
        .O(\xBar_V[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_4 
       (.I0(xBar_V[5]),
        .I1(barWidth_cast_cast_reg_5131_reg[5]),
        .O(\xBar_V[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_5 
       (.I0(xBar_V[4]),
        .I1(barWidth_cast_cast_reg_5131_reg[4]),
        .O(\xBar_V[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_6 
       (.I0(xBar_V[3]),
        .I1(barWidth_cast_cast_reg_5131_reg[3]),
        .O(\xBar_V[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_7 
       (.I0(xBar_V[2]),
        .I1(barWidth_cast_cast_reg_5131_reg[2]),
        .O(\xBar_V[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_V[7]_i_8 
       (.I0(barWidth_cast_cast_reg_5131_reg[1]),
        .O(\xBar_V[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_9 
       (.I0(barWidth_cast_cast_reg_5131_reg[6]),
        .I1(xBar_V[6]),
        .I2(xBar_V[7]),
        .I3(barWidth_cast_cast_reg_5131_reg[7]),
        .O(\xBar_V[7]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xBar_V[8]_i_1 
       (.I0(xBar_V[8]),
        .I1(xBar_V[7]),
        .I2(\xBar_V[8]_i_2_n_5 ),
        .I3(xBar_V[6]),
        .I4(\xBar_V[10]_i_7_n_5 ),
        .I5(sub_ln186_fu_2613_p2[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xBar_V[8]_i_2 
       (.I0(xBar_V[4]),
        .I1(xBar_V[2]),
        .I2(xBar_V[1]),
        .I3(xBar_V[0]),
        .I4(xBar_V[3]),
        .I5(xBar_V[5]),
        .O(\xBar_V[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[9]_i_1 
       (.I0(xBar_V[9]),
        .I1(\xBar_V[10]_i_6_n_5 ),
        .I2(\xBar_V[10]_i_7_n_5 ),
        .I3(sub_ln186_fu_2613_p2[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[0] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[0]),
        .Q(xBar_V[0]),
        .R(xBar_V0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[10] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[10]),
        .Q(xBar_V[10]),
        .R(xBar_V0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xBar_V_reg[10]_i_8 
       (.CI(\xBar_V_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xBar_V_reg[10]_i_8_CO_UNCONNECTED [7:2],\xBar_V_reg[10]_i_8_n_11 ,\xBar_V_reg[10]_i_8_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xBar_V[10]_i_9_n_5 ,\xBar_V[10]_i_10_n_5 }),
        .O({\NLW_xBar_V_reg[10]_i_8_O_UNCONNECTED [7:3],sub_ln186_fu_2613_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\xBar_V[10]_i_11_n_5 ,\xBar_V[10]_i_12_n_5 ,\xBar_V[10]_i_13_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[1] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[1]),
        .Q(xBar_V[1]),
        .R(xBar_V0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[2] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[2]),
        .Q(xBar_V[2]),
        .R(xBar_V0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[3] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[3]),
        .Q(xBar_V[3]),
        .R(xBar_V0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[4] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[4]),
        .Q(xBar_V[4]),
        .R(xBar_V0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[5] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[5]),
        .Q(xBar_V[5]),
        .R(xBar_V0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[6] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[6]),
        .Q(xBar_V[6]),
        .R(xBar_V0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[7] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[7]),
        .Q(xBar_V[7]),
        .R(xBar_V0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xBar_V_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xBar_V_reg[7]_i_2_n_5 ,\xBar_V_reg[7]_i_2_n_6 ,\xBar_V_reg[7]_i_2_n_7 ,\xBar_V_reg[7]_i_2_n_8 ,\xBar_V_reg[7]_i_2_n_9 ,\xBar_V_reg[7]_i_2_n_10 ,\xBar_V_reg[7]_i_2_n_11 ,\xBar_V_reg[7]_i_2_n_12 }),
        .DI({\xBar_V[7]_i_3_n_5 ,\xBar_V[7]_i_4_n_5 ,\xBar_V[7]_i_5_n_5 ,\xBar_V[7]_i_6_n_5 ,\xBar_V[7]_i_7_n_5 ,\xBar_V[7]_i_8_n_5 ,barWidth_cast_cast_reg_5131_reg[1],xBar_V[0]}),
        .O(sub_ln186_fu_2613_p2[7:0]),
        .S({\xBar_V[7]_i_9_n_5 ,\xBar_V[7]_i_10_n_5 ,\xBar_V[7]_i_11_n_5 ,\xBar_V[7]_i_12_n_5 ,\xBar_V[7]_i_13_n_5 ,\xBar_V[7]_i_14_n_5 ,\xBar_V[7]_i_15_n_5 ,\xBar_V[7]_i_16_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[8] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[8]),
        .Q(xBar_V[8]),
        .R(xBar_V0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[9] 
       (.C(ap_clk),
        .CE(\xBar_V[10]_i_2_n_5 ),
        .D(p_1_in[9]),
        .Q(xBar_V[9]),
        .R(xBar_V0));
  LUT3 #(
    .INIT(8'hF8)) 
    \xCount_V[7]_i_10 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[0]),
        .O(\xCount_V[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \xCount_V[7]_i_2 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .O(\xCount_V[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V[7]_i_3 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[7]),
        .I3(\xCount_V_reg_n_5_[7] ),
        .O(\xCount_V[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V[7]_i_4 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[6]),
        .I3(\xCount_V_reg_n_5_[6] ),
        .O(\xCount_V[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V[7]_i_5 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[5]),
        .I3(\xCount_V_reg_n_5_[5] ),
        .O(\xCount_V[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V[7]_i_6 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[4]),
        .I3(\xCount_V_reg_n_5_[4] ),
        .O(\xCount_V[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V[7]_i_7 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[3]),
        .I3(\xCount_V_reg_n_5_[3] ),
        .O(\xCount_V[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V[7]_i_8 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[2]),
        .I3(\xCount_V_reg_n_5_[2] ),
        .O(\xCount_V[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V[7]_i_9 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[1]),
        .I3(\xCount_V_reg_n_5_[1] ),
        .O(\xCount_V[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \xCount_V[9]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[1]),
        .I1(icmp_ln1027_reg_5193),
        .I2(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .O(\xCount_V[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \xCount_V[9]_i_5 
       (.I0(tpgBarSelYuv_y_U_n_9),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(bckgndId_load_read_reg_5071[0]),
        .O(\bckgndId_load_read_reg_5071_reg[1]_3 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V[9]_i_6 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[9]),
        .I3(\xCount_V_reg_n_5_[9] ),
        .O(\xCount_V[9]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V[9]_i_7 
       (.I0(\xCount_V_reg[8]_0 ),
        .I1(\xCount_V[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[8]),
        .I3(\xCount_V_reg_n_5_[8] ),
        .O(\xCount_V[9]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_1[0]_i_1 
       (.I0(\xCount_V_1_reg_n_5_[0] ),
        .O(\xCount_V_1[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_1[1]_i_1 
       (.I0(\xCount_V_1_reg_n_5_[1] ),
        .I1(\xCount_V_1_reg_n_5_[0] ),
        .O(\xCount_V_1[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \xCount_V_1[2]_i_1 
       (.I0(\xCount_V_1_reg_n_5_[2] ),
        .I1(\xCount_V_1_reg_n_5_[0] ),
        .I2(\xCount_V_1_reg_n_5_[1] ),
        .O(\xCount_V_1[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \xCount_V_1[3]_i_1 
       (.I0(\xCount_V_1_reg_n_5_[3] ),
        .I1(\xCount_V_1_reg_n_5_[1] ),
        .I2(\xCount_V_1_reg_n_5_[0] ),
        .I3(\xCount_V_1_reg_n_5_[2] ),
        .O(\xCount_V_1[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \xCount_V_1[4]_i_1 
       (.I0(\xCount_V_1_reg_n_5_[4] ),
        .I1(\xCount_V_1_reg_n_5_[2] ),
        .I2(\xCount_V_1_reg_n_5_[0] ),
        .I3(\xCount_V_1_reg_n_5_[1] ),
        .I4(\xCount_V_1_reg_n_5_[3] ),
        .O(\xCount_V_1[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \xCount_V_1[5]_i_1 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I1(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[16]),
        .I3(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .O(xCount_V_1[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \xCount_V_1[5]_i_2 
       (.I0(\xCount_V_1_reg_n_5_[5] ),
        .I1(\xCount_V_1_reg_n_5_[3] ),
        .I2(\xCount_V_1_reg_n_5_[1] ),
        .I3(\xCount_V_1_reg_n_5_[0] ),
        .I4(\xCount_V_1_reg_n_5_[2] ),
        .I5(\xCount_V_1_reg_n_5_[4] ),
        .O(\xCount_V_1[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF00000000FFFD)) 
    \xCount_V_1[6]_i_1 
       (.I0(\xCount_V_1[9]_i_7_n_5 ),
        .I1(\xCount_V_1_reg_n_5_[8] ),
        .I2(\xCount_V_1_reg_n_5_[7] ),
        .I3(\xCount_V_1_reg_n_5_[9] ),
        .I4(\xCount_V_1[9]_i_8_n_5 ),
        .I5(\xCount_V_1_reg_n_5_[6] ),
        .O(\xCount_V_1[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFF00000000FD)) 
    \xCount_V_1[7]_i_1 
       (.I0(\xCount_V_1[9]_i_7_n_5 ),
        .I1(\xCount_V_1_reg_n_5_[8] ),
        .I2(\xCount_V_1_reg_n_5_[9] ),
        .I3(\xCount_V_1_reg_n_5_[6] ),
        .I4(\xCount_V_1[9]_i_8_n_5 ),
        .I5(\xCount_V_1_reg_n_5_[7] ),
        .O(\xCount_V_1[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFF00000000D)) 
    \xCount_V_1[8]_i_1 
       (.I0(\xCount_V_1[9]_i_7_n_5 ),
        .I1(\xCount_V_1_reg_n_5_[9] ),
        .I2(\xCount_V_1[9]_i_8_n_5 ),
        .I3(\xCount_V_1_reg_n_5_[6] ),
        .I4(\xCount_V_1_reg_n_5_[7] ),
        .I5(\xCount_V_1_reg_n_5_[8] ),
        .O(\xCount_V_1[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAA00AA00AE00AA00)) 
    \xCount_V_1[9]_i_1 
       (.I0(\icmp_ln1027_reg_5193_pp0_iter15_reg_reg[0]__0_0 ),
        .I1(\xCount_V_1[9]_i_5_n_5 ),
        .I2(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I4(frp_pipeline_valid_U_valid_out[17]),
        .I5(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .O(xCount_V_1[9]));
  LUT4 #(
    .INIT(16'h0040)) 
    \xCount_V_1[9]_i_2 
       (.I0(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I3(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .O(\xCount_V_1[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFC00000001)) 
    \xCount_V_1[9]_i_3 
       (.I0(\xCount_V_1[9]_i_7_n_5 ),
        .I1(\xCount_V_1_reg_n_5_[7] ),
        .I2(\xCount_V_1_reg_n_5_[6] ),
        .I3(\xCount_V_1[9]_i_8_n_5 ),
        .I4(\xCount_V_1_reg_n_5_[8] ),
        .I5(\xCount_V_1_reg_n_5_[9] ),
        .O(\xCount_V_1[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \xCount_V_1[9]_i_4 
       (.I0(icmp_ln1027_reg_5193_pp0_iter15_reg),
        .I1(frp_pipeline_valid_U_valid_out[16]),
        .I2(\icmp_ln520_reg_5189_pp0_iter15_reg_reg_n_5_[0] ),
        .O(\icmp_ln1027_reg_5193_pp0_iter15_reg_reg[0]__0_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \xCount_V_1[9]_i_5 
       (.I0(\xCount_V_1_reg_n_5_[8] ),
        .I1(\xCount_V_1[9]_i_8_n_5 ),
        .I2(\xCount_V_1_reg_n_5_[6] ),
        .I3(\xCount_V_1_reg_n_5_[7] ),
        .I4(\xCount_V_1_reg_n_5_[9] ),
        .O(\xCount_V_1[9]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \xCount_V_1[9]_i_6 
       (.I0(bckgndId_load_read_reg_5071[1]),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(\bSerie_V[27]_i_3_n_5 ),
        .O(\bckgndId_load_read_reg_5071_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \xCount_V_1[9]_i_7 
       (.I0(\icmp_ln1027_reg_5193_pp0_iter16_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(\icmp_ln520_reg_5189_pp0_iter16_reg_reg_n_5_[0] ),
        .O(\xCount_V_1[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xCount_V_1[9]_i_8 
       (.I0(\xCount_V_1_reg_n_5_[5] ),
        .I1(\xCount_V_1_reg_n_5_[3] ),
        .I2(\xCount_V_1_reg_n_5_[1] ),
        .I3(\xCount_V_1_reg_n_5_[0] ),
        .I4(\xCount_V_1_reg_n_5_[2] ),
        .I5(\xCount_V_1_reg_n_5_[4] ),
        .O(\xCount_V_1[9]_i_8_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V_1[9]_i_2_n_5 ),
        .D(\xCount_V_1[0]_i_1_n_5 ),
        .Q(\xCount_V_1_reg_n_5_[0] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V_1[9]_i_2_n_5 ),
        .D(\xCount_V_1[1]_i_1_n_5 ),
        .Q(\xCount_V_1_reg_n_5_[1] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V_1[9]_i_2_n_5 ),
        .D(\xCount_V_1[2]_i_1_n_5 ),
        .Q(\xCount_V_1_reg_n_5_[2] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_V_1[9]_i_2_n_5 ),
        .D(\xCount_V_1[3]_i_1_n_5 ),
        .Q(\xCount_V_1_reg_n_5_[3] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_V_1[9]_i_2_n_5 ),
        .D(\xCount_V_1[4]_i_1_n_5 ),
        .Q(\xCount_V_1_reg_n_5_[4] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_V_1[9]_i_2_n_5 ),
        .D(\xCount_V_1[5]_i_2_n_5 ),
        .Q(\xCount_V_1_reg_n_5_[5] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_V_1[9]_i_2_n_5 ),
        .D(\xCount_V_1[6]_i_1_n_5 ),
        .Q(\xCount_V_1_reg_n_5_[6] ),
        .R(xCount_V_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_V_1[9]_i_2_n_5 ),
        .D(\xCount_V_1[7]_i_1_n_5 ),
        .Q(\xCount_V_1_reg_n_5_[7] ),
        .R(xCount_V_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_V_1[9]_i_2_n_5 ),
        .D(\xCount_V_1[8]_i_1_n_5 ),
        .Q(\xCount_V_1_reg_n_5_[8] ),
        .R(xCount_V_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_V_1[9]_i_2_n_5 ),
        .D(\xCount_V_1[9]_i_3_n_5 ),
        .Q(\xCount_V_1_reg_n_5_[9] ),
        .R(xCount_V_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \xCount_V_2[9]_i_7 
       (.I0(mul_mul_16ns_5ns_21_4_1_U71_n_34),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(bckgndId_load_read_reg_5071[0]),
        .O(\bckgndId_load_read_reg_5071_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .D(xCount_V_2[0]),
        .Q(\xCount_V_2_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .D(xCount_V_2[1]),
        .Q(\xCount_V_2_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .D(xCount_V_2[2]),
        .Q(\xCount_V_2_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .D(xCount_V_2[3]),
        .Q(\xCount_V_2_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .D(xCount_V_2[4]),
        .Q(\xCount_V_2_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .D(xCount_V_2[5]),
        .Q(\xCount_V_2_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .D(xCount_V_2[6]),
        .Q(\xCount_V_2_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .D(xCount_V_2[7]),
        .Q(\xCount_V_2_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .D(xCount_V_2[8]),
        .Q(\xCount_V_2_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_2159_n_6),
        .D(xCount_V_2[9]),
        .Q(\xCount_V_2_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  LUT3 #(
    .INIT(8'hF8)) 
    \xCount_V_3[7]_i_10 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[0]),
        .O(\xCount_V_3[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \xCount_V_3[7]_i_2 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .O(\xCount_V_3[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V_3[7]_i_3 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[7]),
        .I3(\xCount_V_3_reg_n_5_[7] ),
        .O(\xCount_V_3[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V_3[7]_i_4 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[6]),
        .I3(\xCount_V_3_reg_n_5_[6] ),
        .O(\xCount_V_3[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V_3[7]_i_5 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[5]),
        .I3(\xCount_V_3_reg_n_5_[5] ),
        .O(\xCount_V_3[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V_3[7]_i_6 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[4]),
        .I3(\xCount_V_3_reg_n_5_[4] ),
        .O(\xCount_V_3[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V_3[7]_i_7 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[3]),
        .I3(\xCount_V_3_reg_n_5_[3] ),
        .O(\xCount_V_3[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V_3[7]_i_8 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[2]),
        .I3(\xCount_V_3_reg_n_5_[2] ),
        .O(\xCount_V_3[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V_3[7]_i_9 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[1]),
        .I3(\xCount_V_3_reg_n_5_[1] ),
        .O(\xCount_V_3[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \xCount_V_3[9]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[1]),
        .I1(icmp_ln1027_reg_5193),
        .I2(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I3(\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .O(\xCount_V_3[9]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V_3[9]_i_5 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[9]),
        .I3(\xCount_V_3_reg_n_5_[9] ),
        .O(\xCount_V_3[9]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \xCount_V_3[9]_i_6 
       (.I0(\xCount_V_3_reg[8]_0 ),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(barWidthMinSamples_read_reg_4993[8]),
        .I3(\xCount_V_3_reg_n_5_[8] ),
        .O(\xCount_V_3[9]_i_6_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_5 ),
        .D(xCount_V_3[0]),
        .Q(\xCount_V_3_reg_n_5_[0] ),
        .R(xCount_V_30));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_5 ),
        .D(xCount_V_3[1]),
        .Q(\xCount_V_3_reg_n_5_[1] ),
        .R(xCount_V_30));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_5 ),
        .D(xCount_V_3[2]),
        .Q(\xCount_V_3_reg_n_5_[2] ),
        .R(xCount_V_30));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_5 ),
        .D(xCount_V_3[3]),
        .Q(\xCount_V_3_reg_n_5_[3] ),
        .R(xCount_V_30));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_5 ),
        .D(xCount_V_3[4]),
        .Q(\xCount_V_3_reg_n_5_[4] ),
        .R(xCount_V_30));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_5 ),
        .D(xCount_V_3[5]),
        .Q(\xCount_V_3_reg_n_5_[5] ),
        .R(xCount_V_30));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_5 ),
        .D(xCount_V_3[6]),
        .Q(\xCount_V_3_reg_n_5_[6] ),
        .R(xCount_V_30));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_5 ),
        .D(xCount_V_3[7]),
        .Q(\xCount_V_3_reg_n_5_[7] ),
        .R(xCount_V_30));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_3_reg[7]_i_1 
       (.CI(\xCount_V_3_reg_n_5_[0] ),
        .CI_TOP(1'b0),
        .CO({\xCount_V_3_reg[7]_i_1_n_5 ,\xCount_V_3_reg[7]_i_1_n_6 ,\xCount_V_3_reg[7]_i_1_n_7 ,\xCount_V_3_reg[7]_i_1_n_8 ,\xCount_V_3_reg[7]_i_1_n_9 ,\xCount_V_3_reg[7]_i_1_n_10 ,\xCount_V_3_reg[7]_i_1_n_11 ,\xCount_V_3_reg[7]_i_1_n_12 }),
        .DI({\xCount_V_3_reg_n_5_[7] ,\xCount_V_3_reg_n_5_[6] ,\xCount_V_3_reg_n_5_[5] ,\xCount_V_3_reg_n_5_[4] ,\xCount_V_3_reg_n_5_[3] ,\xCount_V_3_reg_n_5_[2] ,\xCount_V_3_reg_n_5_[1] ,\xCount_V_3[7]_i_2_n_5 }),
        .O(xCount_V_3[7:0]),
        .S({\xCount_V_3[7]_i_3_n_5 ,\xCount_V_3[7]_i_4_n_5 ,\xCount_V_3[7]_i_5_n_5 ,\xCount_V_3[7]_i_6_n_5 ,\xCount_V_3[7]_i_7_n_5 ,\xCount_V_3[7]_i_8_n_5 ,\xCount_V_3[7]_i_9_n_5 ,\xCount_V_3[7]_i_10_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_5 ),
        .D(xCount_V_3[8]),
        .Q(\xCount_V_3_reg_n_5_[8] ),
        .R(xCount_V_30));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_5 ),
        .D(xCount_V_3[9]),
        .Q(\xCount_V_3_reg_n_5_[9] ),
        .R(xCount_V_30));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_3_reg[9]_i_3 
       (.CI(\xCount_V_3_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED [7:1],\xCount_V_3_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_3_reg_n_5_[8] }),
        .O({\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED [7:2],xCount_V_3[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_3[9]_i_5_n_5 ,\xCount_V_3[9]_i_6_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_5 ),
        .D(xCount_V[0]),
        .Q(\xCount_V_reg_n_5_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_5 ),
        .D(xCount_V[1]),
        .Q(\xCount_V_reg_n_5_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_5 ),
        .D(xCount_V[2]),
        .Q(\xCount_V_reg_n_5_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_5 ),
        .D(xCount_V[3]),
        .Q(\xCount_V_reg_n_5_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_5 ),
        .D(xCount_V[4]),
        .Q(\xCount_V_reg_n_5_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_5 ),
        .D(xCount_V[5]),
        .Q(\xCount_V_reg_n_5_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_5 ),
        .D(xCount_V[6]),
        .Q(\xCount_V_reg_n_5_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_5 ),
        .D(xCount_V[7]),
        .Q(\xCount_V_reg_n_5_[7] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_reg[7]_i_1 
       (.CI(\xCount_V_reg_n_5_[0] ),
        .CI_TOP(1'b0),
        .CO({\xCount_V_reg[7]_i_1_n_5 ,\xCount_V_reg[7]_i_1_n_6 ,\xCount_V_reg[7]_i_1_n_7 ,\xCount_V_reg[7]_i_1_n_8 ,\xCount_V_reg[7]_i_1_n_9 ,\xCount_V_reg[7]_i_1_n_10 ,\xCount_V_reg[7]_i_1_n_11 ,\xCount_V_reg[7]_i_1_n_12 }),
        .DI({\xCount_V_reg_n_5_[7] ,\xCount_V_reg_n_5_[6] ,\xCount_V_reg_n_5_[5] ,\xCount_V_reg_n_5_[4] ,\xCount_V_reg_n_5_[3] ,\xCount_V_reg_n_5_[2] ,\xCount_V_reg_n_5_[1] ,\xCount_V[7]_i_2_n_5 }),
        .O(xCount_V[7:0]),
        .S({\xCount_V[7]_i_3_n_5 ,\xCount_V[7]_i_4_n_5 ,\xCount_V[7]_i_5_n_5 ,\xCount_V[7]_i_6_n_5 ,\xCount_V[7]_i_7_n_5 ,\xCount_V[7]_i_8_n_5 ,\xCount_V[7]_i_9_n_5 ,\xCount_V[7]_i_10_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_5 ),
        .D(xCount_V[8]),
        .Q(\xCount_V_reg_n_5_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_5 ),
        .D(xCount_V[9]),
        .Q(\xCount_V_reg_n_5_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_reg[9]_i_3 
       (.CI(\xCount_V_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED [7:1],\xCount_V_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_reg_n_5_[8] }),
        .O({\NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED [7:2],xCount_V[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V[9]_i_6_n_5 ,\xCount_V[9]_i_7_n_5 }));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_2_reg_5159_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_2_reg_5159_pp0_iter16_reg_reg[0]_srl8 " *) 
  SRL16E \x_2_reg_5159_pp0_iter16_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter8_reg[0]),
        .Q(\x_2_reg_5159_pp0_iter16_reg_reg[0]_srl8_n_5 ));
  FDRE \x_2_reg_5159_pp0_iter17_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_2_reg_5159_pp0_iter16_reg_reg[0]_srl8_n_5 ),
        .Q(x_2_reg_5159_pp0_iter17_reg),
        .R(1'b0));
  FDRE \x_2_reg_5159_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_2_reg_5159_pp0_iter17_reg),
        .Q(x_2_reg_5159_pp0_iter18_reg),
        .R(1'b0));
  FDRE \x_2_reg_5159_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_2_reg_5159_pp0_iter18_reg),
        .Q(x_2_reg_5159_pp0_iter19_reg),
        .R(1'b0));
  FDRE \x_fu_546_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[0]),
        .Q(\x_fu_546_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[10]),
        .Q(\x_fu_546_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[11]),
        .Q(\x_fu_546_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[12]),
        .Q(\x_fu_546_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[13]),
        .Q(\x_fu_546_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[14]),
        .Q(\x_fu_546_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[15]),
        .Q(\x_fu_546_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[1]),
        .Q(\x_fu_546_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[2]),
        .Q(\x_fu_546_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[3]),
        .Q(\x_fu_546_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[4]),
        .Q(\x_fu_546_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[5]),
        .Q(\x_fu_546_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[6]),
        .Q(\x_fu_546_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[7]),
        .Q(\x_fu_546_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[8]),
        .Q(\x_fu_546_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \x_fu_546_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_546__0[9]),
        .Q(\x_fu_546_reg_n_5_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V[0]_i_1 
       (.I0(yCount_V_reg[0]),
        .O(\yCount_V[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V[1]_i_1 
       (.I0(yCount_V_reg[0]),
        .I1(yCount_V_reg[1]),
        .O(add_ln840_fu_2544_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V[2]_i_1 
       (.I0(yCount_V_reg[2]),
        .I1(yCount_V_reg[1]),
        .I2(yCount_V_reg[0]),
        .O(add_ln840_fu_2544_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V[3]_i_1 
       (.I0(yCount_V_reg[3]),
        .I1(yCount_V_reg[0]),
        .I2(yCount_V_reg[1]),
        .I3(yCount_V_reg[2]),
        .O(add_ln840_fu_2544_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V[4]_i_1 
       (.I0(yCount_V_reg[4]),
        .I1(yCount_V_reg[2]),
        .I2(yCount_V_reg[1]),
        .I3(yCount_V_reg[0]),
        .I4(yCount_V_reg[3]),
        .O(add_ln840_fu_2544_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V[5]_i_1 
       (.I0(yCount_V_reg[5]),
        .I1(yCount_V_reg[3]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[1]),
        .I4(yCount_V_reg[2]),
        .I5(yCount_V_reg[4]),
        .O(add_ln840_fu_2544_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V[6]_i_1 
       (.I0(yCount_V_reg[6]),
        .I1(\yCount_V[9]_i_6_n_5 ),
        .O(add_ln840_fu_2544_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V[7]_i_1 
       (.I0(yCount_V_reg[7]),
        .I1(\yCount_V[9]_i_6_n_5 ),
        .I2(yCount_V_reg[6]),
        .O(add_ln840_fu_2544_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V[8]_i_1 
       (.I0(yCount_V_reg[8]),
        .I1(yCount_V_reg[6]),
        .I2(\yCount_V[9]_i_6_n_5 ),
        .I3(yCount_V_reg[7]),
        .O(add_ln840_fu_2544_p2[8]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount_V[9]_i_10 
       (.I0(yCount_V_reg[3]),
        .I1(sub_i_i_i_read_reg_5002[3]),
        .I2(sub_i_i_i_read_reg_5002[2]),
        .I3(yCount_V_reg[2]),
        .O(\yCount_V[9]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount_V[9]_i_11 
       (.I0(yCount_V_reg[1]),
        .I1(sub_i_i_i_read_reg_5002[1]),
        .I2(sub_i_i_i_read_reg_5002[0]),
        .I3(yCount_V_reg[0]),
        .O(\yCount_V[9]_i_11_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V[9]_i_12 
       (.I0(sub_i_i_i_read_reg_5002[10]),
        .O(\yCount_V[9]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V[9]_i_13 
       (.I0(sub_i_i_i_read_reg_5002[9]),
        .I1(yCount_V_reg[9]),
        .I2(sub_i_i_i_read_reg_5002[8]),
        .I3(yCount_V_reg[8]),
        .O(\yCount_V[9]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V[9]_i_14 
       (.I0(sub_i_i_i_read_reg_5002[7]),
        .I1(yCount_V_reg[7]),
        .I2(sub_i_i_i_read_reg_5002[6]),
        .I3(yCount_V_reg[6]),
        .O(\yCount_V[9]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V[9]_i_15 
       (.I0(sub_i_i_i_read_reg_5002[5]),
        .I1(yCount_V_reg[5]),
        .I2(sub_i_i_i_read_reg_5002[4]),
        .I3(yCount_V_reg[4]),
        .O(\yCount_V[9]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V[9]_i_16 
       (.I0(sub_i_i_i_read_reg_5002[3]),
        .I1(yCount_V_reg[3]),
        .I2(sub_i_i_i_read_reg_5002[2]),
        .I3(yCount_V_reg[2]),
        .O(\yCount_V[9]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V[9]_i_17 
       (.I0(sub_i_i_i_read_reg_5002[1]),
        .I1(yCount_V_reg[1]),
        .I2(sub_i_i_i_read_reg_5002[0]),
        .I3(yCount_V_reg[0]),
        .O(\yCount_V[9]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \yCount_V[9]_i_2 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .I1(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I2(\icmp_ln1336_reg_5231_reg[0]_0 ),
        .I3(icmp_ln1027_reg_5193),
        .I4(\yCount_V_reg[9]_0 ),
        .I5(frp_pipeline_valid_U_valid_out[1]),
        .O(yCount_V0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V[9]_i_3 
       (.I0(yCount_V_reg[9]),
        .I1(yCount_V_reg[7]),
        .I2(\yCount_V[9]_i_6_n_5 ),
        .I3(yCount_V_reg[6]),
        .I4(yCount_V_reg[8]),
        .O(add_ln840_fu_2544_p2[9]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \yCount_V[9]_i_4 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_3 ),
        .I1(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I2(\icmp_ln1336_reg_5231_reg[0]_0 ),
        .I3(icmp_ln1027_reg_5193),
        .I4(frp_pipeline_valid_U_valid_out[1]),
        .I5(\yCount_V_reg[9]_0 ),
        .O(\yCount_V[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V[9]_i_6 
       (.I0(yCount_V_reg[5]),
        .I1(yCount_V_reg[3]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[1]),
        .I4(yCount_V_reg[2]),
        .I5(yCount_V_reg[4]),
        .O(\yCount_V[9]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount_V[9]_i_7 
       (.I0(yCount_V_reg[9]),
        .I1(sub_i_i_i_read_reg_5002[9]),
        .I2(sub_i_i_i_read_reg_5002[8]),
        .I3(yCount_V_reg[8]),
        .O(\yCount_V[9]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount_V[9]_i_8 
       (.I0(yCount_V_reg[7]),
        .I1(sub_i_i_i_read_reg_5002[7]),
        .I2(sub_i_i_i_read_reg_5002[6]),
        .I3(yCount_V_reg[6]),
        .O(\yCount_V[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount_V[9]_i_9 
       (.I0(yCount_V_reg[5]),
        .I1(sub_i_i_i_read_reg_5002[5]),
        .I2(sub_i_i_i_read_reg_5002[4]),
        .I3(yCount_V_reg[4]),
        .O(\yCount_V[9]_i_9_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_1[0]_i_1 
       (.I0(yCount_V_1_reg[0]),
        .O(add_ln840_2_fu_2329_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_1[1]_i_1 
       (.I0(yCount_V_1_reg[1]),
        .I1(yCount_V_1_reg[0]),
        .O(add_ln840_2_fu_2329_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_1[2]_i_1 
       (.I0(yCount_V_1_reg[2]),
        .I1(yCount_V_1_reg[0]),
        .I2(yCount_V_1_reg[1]),
        .O(add_ln840_2_fu_2329_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_1[3]_i_1 
       (.I0(yCount_V_1_reg[3]),
        .I1(yCount_V_1_reg[1]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[2]),
        .O(add_ln840_2_fu_2329_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_1[4]_i_1 
       (.I0(yCount_V_1_reg[4]),
        .I1(yCount_V_1_reg[2]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[1]),
        .I4(yCount_V_1_reg[3]),
        .O(add_ln840_2_fu_2329_p2[4]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \yCount_V_1[5]_i_2 
       (.I0(\yCount_V_1_reg[5]_0 ),
        .I1(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .I2(icmp_ln1701_reg_5203),
        .I3(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I4(icmp_ln1027_reg_5193),
        .I5(frp_pipeline_valid_U_valid_out[1]),
        .O(yCount_V_10));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_1[5]_i_3 
       (.I0(yCount_V_1_reg[5]),
        .I1(yCount_V_1_reg[3]),
        .I2(yCount_V_1_reg[1]),
        .I3(yCount_V_1_reg[0]),
        .I4(yCount_V_1_reg[2]),
        .I5(yCount_V_1_reg[4]),
        .O(add_ln840_2_fu_2329_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \yCount_V_1[5]_i_4 
       (.I0(frp_pipeline_valid_U_valid_out[1]),
        .I1(icmp_ln1027_reg_5193),
        .I2(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I3(icmp_ln1701_reg_5203),
        .I4(\bckgndId_load_read_reg_5071_reg[1]_2 ),
        .O(\yCount_V_1[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V_1[5]_i_5 
       (.I0(yCount_V_1_reg[5]),
        .I1(yCount_V_1_reg[3]),
        .I2(yCount_V_1_reg[1]),
        .I3(yCount_V_1_reg[0]),
        .I4(yCount_V_1_reg[2]),
        .I5(yCount_V_1_reg[4]),
        .O(\yCount_V_1_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln840_2_fu_2329_p2[0]),
        .Q(yCount_V_1_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln840_2_fu_2329_p2[1]),
        .Q(yCount_V_1_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln840_2_fu_2329_p2[2]),
        .Q(yCount_V_1_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln840_2_fu_2329_p2[3]),
        .Q(yCount_V_1_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln840_2_fu_2329_p2[4]),
        .Q(yCount_V_1_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln840_2_fu_2329_p2[5]),
        .Q(yCount_V_1_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_2[0]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .O(add_ln840_3_fu_2438_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[1]_i_1 
       (.I0(yCount_V_2_reg[1]),
        .I1(yCount_V_2_reg[0]),
        .O(add_ln840_3_fu_2438_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_2[2]_i_1 
       (.I0(yCount_V_2_reg[2]),
        .I1(yCount_V_2_reg[0]),
        .I2(yCount_V_2_reg[1]),
        .O(add_ln840_3_fu_2438_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_2[3]_i_1 
       (.I0(yCount_V_2_reg[3]),
        .I1(yCount_V_2_reg[1]),
        .I2(yCount_V_2_reg[0]),
        .I3(yCount_V_2_reg[2]),
        .O(add_ln840_3_fu_2438_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_2[4]_i_1 
       (.I0(yCount_V_2_reg[4]),
        .I1(yCount_V_2_reg[2]),
        .I2(yCount_V_2_reg[0]),
        .I3(yCount_V_2_reg[1]),
        .I4(yCount_V_2_reg[3]),
        .O(add_ln840_3_fu_2438_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_2[5]_i_1 
       (.I0(yCount_V_2_reg[5]),
        .I1(yCount_V_2_reg[3]),
        .I2(yCount_V_2_reg[1]),
        .I3(yCount_V_2_reg[0]),
        .I4(yCount_V_2_reg[2]),
        .I5(yCount_V_2_reg[4]),
        .O(add_ln840_3_fu_2438_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[6]_i_1 
       (.I0(yCount_V_2_reg[6]),
        .I1(\yCount_V_2[9]_i_6_n_5 ),
        .O(add_ln840_3_fu_2438_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_2[7]_i_1 
       (.I0(yCount_V_2_reg[7]),
        .I1(\yCount_V_2[9]_i_6_n_5 ),
        .I2(yCount_V_2_reg[6]),
        .O(add_ln840_3_fu_2438_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_2[8]_i_1 
       (.I0(yCount_V_2_reg[8]),
        .I1(yCount_V_2_reg[6]),
        .I2(\yCount_V_2[9]_i_6_n_5 ),
        .I3(yCount_V_2_reg[7]),
        .O(add_ln840_3_fu_2438_p2[8]));
  LUT4 #(
    .INIT(16'h4FF4)) 
    \yCount_V_2[9]_i_10 
       (.I0(sub_i_i_i_read_reg_5002[2]),
        .I1(yCount_V_2_reg[2]),
        .I2(yCount_V_2_reg[8]),
        .I3(sub_i_i_i_read_reg_5002[8]),
        .O(\yCount_V_2[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \yCount_V_2[9]_i_11 
       (.I0(sub_i_i_i_read_reg_5002[1]),
        .I1(yCount_V_2_reg[1]),
        .I2(sub_i_i_i_read_reg_5002[7]),
        .I3(yCount_V_2_reg[7]),
        .I4(yCount_V_2_reg[3]),
        .I5(sub_i_i_i_read_reg_5002[3]),
        .O(\yCount_V_2[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \yCount_V_2[9]_i_2 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I1(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I2(\yCount_V_2_reg[0]_1 ),
        .I3(and_ln1404_reg_5223),
        .I4(\yCount_V_2[9]_i_5_n_5 ),
        .I5(\yCount_V_3[9]_i_5_n_5 ),
        .O(\yCount_V_2[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_2[9]_i_3 
       (.I0(yCount_V_2_reg[9]),
        .I1(yCount_V_2_reg[7]),
        .I2(\yCount_V_2[9]_i_6_n_5 ),
        .I3(yCount_V_2_reg[6]),
        .I4(yCount_V_2_reg[8]),
        .O(add_ln840_3_fu_2438_p2[9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \yCount_V_2[9]_i_4 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_1 ),
        .I1(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I2(\yCount_V_2_reg[0]_1 ),
        .I3(and_ln1404_reg_5223),
        .I4(\yCount_V_2[9]_i_5_n_5 ),
        .I5(frp_pipeline_valid_U_valid_out[1]),
        .O(\yCount_V_2[9]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \yCount_V_2[9]_i_5 
       (.I0(\yCount_V_2[9]_i_7_n_5 ),
        .I1(\yCount_V_2[9]_i_8_n_5 ),
        .I2(\yCount_V_2[9]_i_9_n_5 ),
        .I3(\yCount_V_2[9]_i_10_n_5 ),
        .I4(\yCount_V_2[9]_i_11_n_5 ),
        .O(\yCount_V_2[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V_2[9]_i_6 
       (.I0(yCount_V_2_reg[5]),
        .I1(yCount_V_2_reg[3]),
        .I2(yCount_V_2_reg[1]),
        .I3(yCount_V_2_reg[0]),
        .I4(yCount_V_2_reg[2]),
        .I5(yCount_V_2_reg[4]),
        .O(\yCount_V_2[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF2FF2FFFFFFFF)) 
    \yCount_V_2[9]_i_7 
       (.I0(sub_i_i_i_read_reg_5002[6]),
        .I1(yCount_V_2_reg[6]),
        .I2(sub_i_i_i_read_reg_5002[9]),
        .I3(yCount_V_2_reg[9]),
        .I4(sub_i_i_i_read_reg_5002[10]),
        .I5(icmp_ln1027_reg_5193),
        .O(\yCount_V_2[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \yCount_V_2[9]_i_8 
       (.I0(sub_i_i_i_read_reg_5002[5]),
        .I1(yCount_V_2_reg[5]),
        .I2(sub_i_i_i_read_reg_5002[2]),
        .I3(yCount_V_2_reg[2]),
        .I4(yCount_V_2_reg[0]),
        .I5(sub_i_i_i_read_reg_5002[0]),
        .O(\yCount_V_2[9]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hDD0D00000000DD0D)) 
    \yCount_V_2[9]_i_9 
       (.I0(yCount_V_2_reg[5]),
        .I1(sub_i_i_i_read_reg_5002[5]),
        .I2(yCount_V_2_reg[6]),
        .I3(sub_i_i_i_read_reg_5002[6]),
        .I4(sub_i_i_i_read_reg_5002[4]),
        .I5(yCount_V_2_reg[4]),
        .O(\yCount_V_2[9]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_5 ),
        .D(add_ln840_3_fu_2438_p2[0]),
        .Q(yCount_V_2_reg[0]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_5 ),
        .D(add_ln840_3_fu_2438_p2[1]),
        .Q(yCount_V_2_reg[1]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_5 ),
        .D(add_ln840_3_fu_2438_p2[2]),
        .Q(yCount_V_2_reg[2]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_5 ),
        .D(add_ln840_3_fu_2438_p2[3]),
        .Q(yCount_V_2_reg[3]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_5 ),
        .D(add_ln840_3_fu_2438_p2[4]),
        .Q(yCount_V_2_reg[4]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_5 ),
        .D(add_ln840_3_fu_2438_p2[5]),
        .Q(yCount_V_2_reg[5]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_5 ),
        .D(add_ln840_3_fu_2438_p2[6]),
        .Q(yCount_V_2_reg[6]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_5 ),
        .D(add_ln840_3_fu_2438_p2[7]),
        .Q(yCount_V_2_reg[7]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_5 ),
        .D(add_ln840_3_fu_2438_p2[8]),
        .Q(yCount_V_2_reg[8]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_5 ),
        .D(add_ln840_3_fu_2438_p2[9]),
        .Q(yCount_V_2_reg[9]),
        .R(yCount_V_20));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[0]_i_1 
       (.I0(yCount_V_3_reg[0]),
        .O(\yCount_V_3[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_3[1]_i_1 
       (.I0(yCount_V_3_reg[0]),
        .I1(yCount_V_3_reg[1]),
        .O(add_ln840_1_fu_2365_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_3[2]_i_1 
       (.I0(yCount_V_3_reg[2]),
        .I1(yCount_V_3_reg[1]),
        .I2(yCount_V_3_reg[0]),
        .O(add_ln840_1_fu_2365_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_3[3]_i_1 
       (.I0(yCount_V_3_reg[3]),
        .I1(yCount_V_3_reg[0]),
        .I2(yCount_V_3_reg[1]),
        .I3(yCount_V_3_reg[2]),
        .O(add_ln840_1_fu_2365_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_3[4]_i_1 
       (.I0(yCount_V_3_reg[4]),
        .I1(yCount_V_3_reg[2]),
        .I2(yCount_V_3_reg[1]),
        .I3(yCount_V_3_reg[0]),
        .I4(yCount_V_3_reg[3]),
        .O(add_ln840_1_fu_2365_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_3[5]_i_1 
       (.I0(yCount_V_3_reg[5]),
        .I1(yCount_V_3_reg[3]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[1]),
        .I4(yCount_V_3_reg[2]),
        .I5(yCount_V_3_reg[4]),
        .O(add_ln840_1_fu_2365_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_3[6]_i_1 
       (.I0(yCount_V_3_reg[6]),
        .I1(\yCount_V_3[9]_i_8_n_5 ),
        .O(add_ln840_1_fu_2365_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_3[7]_i_1 
       (.I0(yCount_V_3_reg[7]),
        .I1(\yCount_V_3[9]_i_8_n_5 ),
        .I2(yCount_V_3_reg[6]),
        .O(add_ln840_1_fu_2365_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_3[8]_i_1 
       (.I0(yCount_V_3_reg[8]),
        .I1(yCount_V_3_reg[6]),
        .I2(\yCount_V_3[9]_i_8_n_5 ),
        .I3(yCount_V_3_reg[7]),
        .O(add_ln840_1_fu_2365_p2[8]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_V_3[9]_i_10 
       (.I0(sub_i_i_i_read_reg_5002[7]),
        .I1(yCount_V_3_reg[7]),
        .I2(sub_i_i_i_read_reg_5002[6]),
        .I3(yCount_V_3_reg[6]),
        .O(\yCount_V_3[9]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_V_3[9]_i_11 
       (.I0(sub_i_i_i_read_reg_5002[5]),
        .I1(yCount_V_3_reg[5]),
        .I2(sub_i_i_i_read_reg_5002[4]),
        .I3(yCount_V_3_reg[4]),
        .O(\yCount_V_3[9]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_V_3[9]_i_12 
       (.I0(sub_i_i_i_read_reg_5002[3]),
        .I1(yCount_V_3_reg[3]),
        .I2(sub_i_i_i_read_reg_5002[2]),
        .I3(yCount_V_3_reg[2]),
        .O(\yCount_V_3[9]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_V_3[9]_i_13 
       (.I0(sub_i_i_i_read_reg_5002[1]),
        .I1(yCount_V_3_reg[1]),
        .I2(sub_i_i_i_read_reg_5002[0]),
        .I3(yCount_V_3_reg[0]),
        .O(\yCount_V_3[9]_i_13_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[9]_i_14 
       (.I0(sub_i_i_i_read_reg_5002[10]),
        .O(\yCount_V_3[9]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V_3[9]_i_15 
       (.I0(yCount_V_3_reg[9]),
        .I1(sub_i_i_i_read_reg_5002[9]),
        .I2(yCount_V_3_reg[8]),
        .I3(sub_i_i_i_read_reg_5002[8]),
        .O(\yCount_V_3[9]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V_3[9]_i_16 
       (.I0(yCount_V_3_reg[7]),
        .I1(sub_i_i_i_read_reg_5002[7]),
        .I2(yCount_V_3_reg[6]),
        .I3(sub_i_i_i_read_reg_5002[6]),
        .O(\yCount_V_3[9]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V_3[9]_i_17 
       (.I0(yCount_V_3_reg[5]),
        .I1(sub_i_i_i_read_reg_5002[5]),
        .I2(yCount_V_3_reg[4]),
        .I3(sub_i_i_i_read_reg_5002[4]),
        .O(\yCount_V_3[9]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V_3[9]_i_18 
       (.I0(yCount_V_3_reg[3]),
        .I1(sub_i_i_i_read_reg_5002[3]),
        .I2(yCount_V_3_reg[2]),
        .I3(sub_i_i_i_read_reg_5002[2]),
        .O(\yCount_V_3[9]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_V_3[9]_i_19 
       (.I0(yCount_V_3_reg[1]),
        .I1(sub_i_i_i_read_reg_5002[1]),
        .I2(yCount_V_3_reg[0]),
        .I3(sub_i_i_i_read_reg_5002[0]),
        .O(\yCount_V_3[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \yCount_V_3[9]_i_2 
       (.I0(\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .I1(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I2(icmp_ln1518_reg_5213),
        .I3(icmp_ln1027_reg_5193),
        .I4(CO),
        .I5(frp_pipeline_valid_U_valid_out[1]),
        .O(yCount_V_30));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_3[9]_i_3 
       (.I0(yCount_V_3_reg[9]),
        .I1(yCount_V_3_reg[7]),
        .I2(\yCount_V_3[9]_i_8_n_5 ),
        .I3(yCount_V_3_reg[6]),
        .I4(yCount_V_3_reg[8]),
        .O(add_ln840_1_fu_2365_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \yCount_V_3[9]_i_5 
       (.I0(icmp_ln1027_reg_5193),
        .I1(frp_pipeline_valid_U_valid_out[1]),
        .O(\yCount_V_3[9]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \yCount_V_3[9]_i_6 
       (.I0(icmp_ln1518_reg_5213),
        .I1(\icmp_ln520_reg_5189_reg[0]_0 ),
        .I2(\bckgndId_load_read_reg_5071_reg[1]_0 ),
        .O(and_ln1523_reg_52580));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V_3[9]_i_8 
       (.I0(yCount_V_3_reg[5]),
        .I1(yCount_V_3_reg[3]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[1]),
        .I4(yCount_V_3_reg[2]),
        .I5(yCount_V_3_reg[4]),
        .O(\yCount_V_3[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_V_3[9]_i_9 
       (.I0(sub_i_i_i_read_reg_5002[9]),
        .I1(yCount_V_3_reg[9]),
        .I2(sub_i_i_i_read_reg_5002[8]),
        .I3(yCount_V_3_reg[8]),
        .O(\yCount_V_3[9]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(\yCount_V_3[0]_i_1_n_5 ),
        .Q(yCount_V_3_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln840_1_fu_2365_p2[1]),
        .Q(yCount_V_3_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln840_1_fu_2365_p2[2]),
        .Q(yCount_V_3_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln840_1_fu_2365_p2[3]),
        .Q(yCount_V_3_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln840_1_fu_2365_p2[4]),
        .Q(yCount_V_3_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln840_1_fu_2365_p2[5]),
        .Q(yCount_V_3_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln840_1_fu_2365_p2[6]),
        .Q(yCount_V_3_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln840_1_fu_2365_p2[7]),
        .Q(yCount_V_3_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln840_1_fu_2365_p2[8]),
        .Q(yCount_V_3_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln840_1_fu_2365_p2[9]),
        .Q(yCount_V_3_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \yCount_V_3_reg[9]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_yCount_V_3_reg[9]_i_4_CO_UNCONNECTED [7:6],CO,\yCount_V_3_reg[9]_i_4_n_8 ,\yCount_V_3_reg[9]_i_4_n_9 ,\yCount_V_3_reg[9]_i_4_n_10 ,\yCount_V_3_reg[9]_i_4_n_11 ,\yCount_V_3_reg[9]_i_4_n_12 }),
        .DI({1'b0,1'b0,1'b0,\yCount_V_3[9]_i_9_n_5 ,\yCount_V_3[9]_i_10_n_5 ,\yCount_V_3[9]_i_11_n_5 ,\yCount_V_3[9]_i_12_n_5 ,\yCount_V_3[9]_i_13_n_5 }),
        .O(\NLW_yCount_V_3_reg[9]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\yCount_V_3[9]_i_14_n_5 ,\yCount_V_3[9]_i_15_n_5 ,\yCount_V_3[9]_i_16_n_5 ,\yCount_V_3[9]_i_17_n_5 ,\yCount_V_3[9]_i_18_n_5 ,\yCount_V_3[9]_i_19_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V0),
        .D(\yCount_V[0]_i_1_n_5 ),
        .Q(yCount_V_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V0),
        .D(add_ln840_fu_2544_p2[1]),
        .Q(yCount_V_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V0),
        .D(add_ln840_fu_2544_p2[2]),
        .Q(yCount_V_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V0),
        .D(add_ln840_fu_2544_p2[3]),
        .Q(yCount_V_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V0),
        .D(add_ln840_fu_2544_p2[4]),
        .Q(yCount_V_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V0),
        .D(add_ln840_fu_2544_p2[5]),
        .Q(yCount_V_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[6] 
       (.C(ap_clk),
        .CE(yCount_V0),
        .D(add_ln840_fu_2544_p2[6]),
        .Q(yCount_V_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[7] 
       (.C(ap_clk),
        .CE(yCount_V0),
        .D(add_ln840_fu_2544_p2[7]),
        .Q(yCount_V_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[8] 
       (.C(ap_clk),
        .CE(yCount_V0),
        .D(add_ln840_fu_2544_p2[8]),
        .Q(yCount_V_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[9] 
       (.C(ap_clk),
        .CE(yCount_V0),
        .D(add_ln840_fu_2544_p2[9]),
        .Q(yCount_V_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \yCount_V_reg[9]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_yCount_V_reg[9]_i_5_CO_UNCONNECTED [7:6],\yCount_V_reg[9]_0 ,\yCount_V_reg[9]_i_5_n_8 ,\yCount_V_reg[9]_i_5_n_9 ,\yCount_V_reg[9]_i_5_n_10 ,\yCount_V_reg[9]_i_5_n_11 ,\yCount_V_reg[9]_i_5_n_12 }),
        .DI({1'b0,1'b0,1'b0,\yCount_V[9]_i_7_n_5 ,\yCount_V[9]_i_8_n_5 ,\yCount_V[9]_i_9_n_5 ,\yCount_V[9]_i_10_n_5 ,\yCount_V[9]_i_11_n_5 }),
        .O(\NLW_yCount_V_reg[9]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\yCount_V[9]_i_12_n_5 ,\yCount_V[9]_i_13_n_5 ,\yCount_V[9]_i_14_n_5 ,\yCount_V[9]_i_15_n_5 ,\yCount_V[9]_i_16_n_5 ,\yCount_V[9]_i_17_n_5 }));
  FDRE \zext_ln1032_cast_reg_5136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1032_cast_reg_5136_reg[0]_0 ),
        .Q(zext_ln1032_cast_reg_5136_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_5136_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1032_cast_reg_5136_reg[1]_0 ),
        .Q(zext_ln1032_cast_reg_5136_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_5136_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1032_cast_reg_5136_reg[2]_0 ),
        .Q(zext_ln1032_cast_reg_5136_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_5136_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1032_cast_reg_5136_reg[3]_0 ),
        .Q(zext_ln1032_cast_reg_5136_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_5136_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .Q(zext_ln1032_cast_reg_5136_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_5136_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1032_cast_reg_5136_reg[5]_0 ),
        .Q(zext_ln1032_cast_reg_5136_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_5136_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1032_cast_reg_5136_reg[6]_0 ),
        .Q(zext_ln1032_cast_reg_5136_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_5136_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1032_cast_reg_5136_reg[7]_0 ),
        .Q(zext_ln1032_cast_reg_5136_reg[7]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_5136_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1032_cast_reg_5136_reg[9]_0 [0]),
        .Q(zext_ln1032_cast_reg_5136_reg[8]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_5136_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1032_cast_reg_5136_reg[9]_0 [1]),
        .Q(zext_ln1032_cast_reg_5136_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \zonePlateVAddr[10]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[2]_0 ),
        .I1(icmp_ln520_reg_5189_pp0_iter3_reg),
        .I2(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .I3(frp_pipeline_valid_U_valid_out[4]),
        .I4(add_ln1296_fu_2668_p2[10]),
        .O(\rampStart_load_reg_1575_reg[7] [2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \zonePlateVAddr[11]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[3]_0 ),
        .I1(icmp_ln520_reg_5189_pp0_iter3_reg),
        .I2(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .I3(frp_pipeline_valid_U_valid_out[4]),
        .I4(add_ln1296_fu_2668_p2[11]),
        .O(\rampStart_load_reg_1575_reg[7] [3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \zonePlateVAddr[12]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .I1(icmp_ln520_reg_5189_pp0_iter3_reg),
        .I2(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .I3(frp_pipeline_valid_U_valid_out[4]),
        .I4(add_ln1296_fu_2668_p2[12]),
        .O(\rampStart_load_reg_1575_reg[7] [4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \zonePlateVAddr[13]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[5]_0 ),
        .I1(icmp_ln520_reg_5189_pp0_iter3_reg),
        .I2(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .I3(frp_pipeline_valid_U_valid_out[4]),
        .I4(add_ln1296_fu_2668_p2[13]),
        .O(\rampStart_load_reg_1575_reg[7] [5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \zonePlateVAddr[14]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[6]_0 ),
        .I1(icmp_ln520_reg_5189_pp0_iter3_reg),
        .I2(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .I3(frp_pipeline_valid_U_valid_out[4]),
        .I4(add_ln1296_fu_2668_p2[14]),
        .O(\rampStart_load_reg_1575_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000080)) 
    \zonePlateVAddr[15]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .I3(icmp_ln520_reg_5189_pp0_iter3_reg),
        .I4(\zonePlateVAddr[15]_i_3_n_5 ),
        .I5(\zonePlateVDelta[15]_i_6_n_5 ),
        .O(zonePlateVAddr0));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_10 
       (.I0(zonePlateVDelta[10]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [10]),
        .O(\zonePlateVAddr[15]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_11 
       (.I0(zonePlateVDelta[9]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [9]),
        .O(\zonePlateVAddr[15]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_12 
       (.I0(zonePlateVDelta[8]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [8]),
        .O(\zonePlateVAddr[15]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \zonePlateVAddr[15]_i_2 
       (.I0(\zext_ln1032_cast_reg_5136_reg[7]_0 ),
        .I1(icmp_ln520_reg_5189_pp0_iter3_reg),
        .I2(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .I3(frp_pipeline_valid_U_valid_out[4]),
        .I4(add_ln1296_fu_2668_p2[15]),
        .O(\rampStart_load_reg_1575_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \zonePlateVAddr[15]_i_3 
       (.I0(tpgBarSelYuv_y_U_n_9),
        .I1(bckgndId_load_read_reg_5071[1]),
        .I2(bckgndId_load_read_reg_5071[0]),
        .O(\zonePlateVAddr[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_5 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[15] [15]),
        .I1(zonePlateVDelta[15]),
        .O(\zonePlateVAddr[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_6 
       (.I0(zonePlateVDelta[14]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [14]),
        .O(\zonePlateVAddr[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_7 
       (.I0(zonePlateVDelta[13]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [13]),
        .O(\zonePlateVAddr[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_8 
       (.I0(zonePlateVDelta[12]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [12]),
        .O(\zonePlateVAddr[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_9 
       (.I0(zonePlateVDelta[11]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [11]),
        .O(\zonePlateVAddr[15]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0080008000000080)) 
    \zonePlateVAddr[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .I3(icmp_ln520_reg_5189_pp0_iter3_reg),
        .I4(\zonePlateVAddr[15]_i_3_n_5 ),
        .I5(\zonePlateVDelta[15]_i_6_n_5 ),
        .O(\ap_CS_fsm_reg[3]_16 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_10 
       (.I0(zonePlateVDelta[0]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [0]),
        .O(\zonePlateVAddr[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_3 
       (.I0(zonePlateVDelta[7]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [7]),
        .O(\zonePlateVAddr[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_4 
       (.I0(zonePlateVDelta[6]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [6]),
        .O(\zonePlateVAddr[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_5 
       (.I0(zonePlateVDelta[5]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [5]),
        .O(\zonePlateVAddr[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_6 
       (.I0(zonePlateVDelta[4]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [4]),
        .O(\zonePlateVAddr[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_7 
       (.I0(zonePlateVDelta[3]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [3]),
        .O(\zonePlateVAddr[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_8 
       (.I0(zonePlateVDelta[2]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [2]),
        .O(\zonePlateVAddr[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_9 
       (.I0(zonePlateVDelta[1]),
        .I1(\zonePlateVAddr_loc_0_fu_340_reg[15] [1]),
        .O(\zonePlateVAddr[7]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \zonePlateVAddr[8]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[0]_0 ),
        .I1(icmp_ln520_reg_5189_pp0_iter3_reg),
        .I2(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .I3(frp_pipeline_valid_U_valid_out[4]),
        .I4(add_ln1296_fu_2668_p2[8]),
        .O(\rampStart_load_reg_1575_reg[7] [0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \zonePlateVAddr[9]_i_1 
       (.I0(\zext_ln1032_cast_reg_5136_reg[1]_0 ),
        .I1(icmp_ln520_reg_5189_pp0_iter3_reg),
        .I2(icmp_ln1285_reg_5235_pp0_iter3_reg),
        .I3(frp_pipeline_valid_U_valid_out[4]),
        .I4(add_ln1296_fu_2668_p2[9]),
        .O(\rampStart_load_reg_1575_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \zonePlateVAddr_loc_0_fu_340[0]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[0] ),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I3(\zonePlateVAddr_loc_0_fu_340_reg[15] [0]),
        .I4(\zonePlateVDelta[15]_i_6_n_5 ),
        .I5(\zonePlateVDelta_reg[7]_0 [0]),
        .O(\zonePlateVAddr_reg[15] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_340[10]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[15]_0 [2]),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [10]),
        .I3(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I4(\zonePlateVAddr_loc_0_fu_340[10]_i_2_n_5 ),
        .O(\zonePlateVAddr_reg[15] [10]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \zonePlateVAddr_loc_0_fu_340[10]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .I1(add_ln1296_fu_2668_p2[10]),
        .I2(\zext_ln1032_cast_reg_5136_reg[2]_0 ),
        .I3(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .O(\zonePlateVAddr_loc_0_fu_340[10]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_340[11]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[15]_0 [3]),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [11]),
        .I3(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I4(\zonePlateVAddr_loc_0_fu_340[11]_i_2_n_5 ),
        .O(\zonePlateVAddr_reg[15] [11]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \zonePlateVAddr_loc_0_fu_340[11]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .I1(add_ln1296_fu_2668_p2[11]),
        .I2(\zext_ln1032_cast_reg_5136_reg[3]_0 ),
        .I3(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .O(\zonePlateVAddr_loc_0_fu_340[11]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_340[12]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[15]_0 [4]),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [12]),
        .I3(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I4(\zonePlateVAddr_loc_0_fu_340[12]_i_2_n_5 ),
        .O(\zonePlateVAddr_reg[15] [12]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \zonePlateVAddr_loc_0_fu_340[12]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .I1(add_ln1296_fu_2668_p2[12]),
        .I2(\zext_ln1032_cast_reg_5136_reg[4]_0 ),
        .I3(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .O(\zonePlateVAddr_loc_0_fu_340[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_340[13]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[15]_0 [5]),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [13]),
        .I3(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I4(\zonePlateVAddr_loc_0_fu_340[13]_i_2_n_5 ),
        .O(\zonePlateVAddr_reg[15] [13]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \zonePlateVAddr_loc_0_fu_340[13]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .I1(add_ln1296_fu_2668_p2[13]),
        .I2(\zext_ln1032_cast_reg_5136_reg[5]_0 ),
        .I3(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .O(\zonePlateVAddr_loc_0_fu_340[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_340[14]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[15]_0 [6]),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [14]),
        .I3(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I4(\zonePlateVAddr_loc_0_fu_340[14]_i_2_n_5 ),
        .O(\zonePlateVAddr_reg[15] [14]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \zonePlateVAddr_loc_0_fu_340[14]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .I1(add_ln1296_fu_2668_p2[14]),
        .I2(\zext_ln1032_cast_reg_5136_reg[6]_0 ),
        .I3(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .O(\zonePlateVAddr_loc_0_fu_340[14]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \zonePlateVAddr_loc_0_fu_340[15]_i_1 
       (.I0(ap_NS_fsm111_out),
        .I1(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I2(\rampVal_3_flag_0_reg_468_reg[0] [2]),
        .O(\ap_CS_fsm_reg[3]_10 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_340[15]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[15]_0 [7]),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [15]),
        .I3(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I4(\zonePlateVAddr_loc_0_fu_340[15]_i_4_n_5 ),
        .O(\zonePlateVAddr_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \zonePlateVAddr_loc_0_fu_340[15]_i_3 
       (.I0(\zonePlateVAddr_loc_0_fu_340[7]_i_2_n_5 ),
        .I1(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .O(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hDDD0)) 
    \zonePlateVAddr_loc_0_fu_340[15]_i_4 
       (.I0(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .I1(\zext_ln1032_cast_reg_5136_reg[7]_0 ),
        .I2(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .I3(add_ln1296_fu_2668_p2[15]),
        .O(\zonePlateVAddr_loc_0_fu_340[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_340[1]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[1] ),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [1]),
        .I3(\zonePlateVAddr_loc_0_fu_340[7]_i_2_n_5 ),
        .I4(\zonePlateVDelta_reg[7]_0 [1]),
        .I5(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .O(\zonePlateVAddr_reg[15] [1]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \zonePlateVAddr_loc_0_fu_340[2]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[2] ),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I3(\zonePlateVAddr_loc_0_fu_340_reg[15] [2]),
        .I4(\zonePlateVDelta[15]_i_6_n_5 ),
        .I5(\zonePlateVDelta_reg[7]_0 [2]),
        .O(\zonePlateVAddr_reg[15] [2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_340[3]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[3] ),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [3]),
        .I3(\zonePlateVAddr_loc_0_fu_340[7]_i_2_n_5 ),
        .I4(\zonePlateVDelta_reg[7]_0 [3]),
        .I5(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .O(\zonePlateVAddr_reg[15] [3]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \zonePlateVAddr_loc_0_fu_340[4]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[4] ),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I3(\zonePlateVAddr_loc_0_fu_340_reg[15] [4]),
        .I4(\zonePlateVDelta[15]_i_6_n_5 ),
        .I5(\zonePlateVDelta_reg[7]_0 [4]),
        .O(\zonePlateVAddr_reg[15] [4]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \zonePlateVAddr_loc_0_fu_340[5]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[5] ),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I3(\zonePlateVAddr_loc_0_fu_340_reg[15] [5]),
        .I4(\zonePlateVDelta[15]_i_6_n_5 ),
        .I5(\zonePlateVDelta_reg[7]_0 [5]),
        .O(\zonePlateVAddr_reg[15] [5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_340[6]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[6] ),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [6]),
        .I3(\zonePlateVAddr_loc_0_fu_340[7]_i_2_n_5 ),
        .I4(\zonePlateVDelta_reg[7]_0 [6]),
        .I5(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .O(\zonePlateVAddr_reg[15] [6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_340[7]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[7] ),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [7]),
        .I3(\zonePlateVAddr_loc_0_fu_340[7]_i_2_n_5 ),
        .I4(\zonePlateVDelta_reg[7]_0 [7]),
        .I5(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .O(\zonePlateVAddr_reg[15] [7]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \zonePlateVAddr_loc_0_fu_340[7]_i_2 
       (.I0(and_ln1292_reg_5239_pp0_iter4_reg),
        .I1(\icmp_ln520_reg_5189_pp0_iter4_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(tpgBarSelYuv_y_U_n_9),
        .I4(bckgndId_load_read_reg_5071[1]),
        .I5(bckgndId_load_read_reg_5071[0]),
        .O(\zonePlateVAddr_loc_0_fu_340[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \zonePlateVAddr_loc_0_fu_340[7]_i_3 
       (.I0(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .I1(\icmp_ln520_reg_5189_pp0_iter4_reg_reg_n_5_[0] ),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(tpgBarSelYuv_y_U_n_9),
        .I4(bckgndId_load_read_reg_5071[1]),
        .I5(bckgndId_load_read_reg_5071[0]),
        .O(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_340[8]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[15]_0 [0]),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [8]),
        .I3(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I4(\zonePlateVAddr_loc_0_fu_340[8]_i_2_n_5 ),
        .O(\zonePlateVAddr_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \zonePlateVAddr_loc_0_fu_340[8]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .I1(add_ln1296_fu_2668_p2[8]),
        .I2(\zext_ln1032_cast_reg_5136_reg[0]_0 ),
        .I3(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .O(\zonePlateVAddr_loc_0_fu_340[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_340[9]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_340_reg[15]_0 [1]),
        .I1(ap_NS_fsm111_out),
        .I2(\zonePlateVAddr_loc_0_fu_340_reg[15] [9]),
        .I3(\zonePlateVAddr_loc_0_fu_340[15]_i_3_n_5 ),
        .I4(\zonePlateVAddr_loc_0_fu_340[9]_i_2_n_5 ),
        .O(\zonePlateVAddr_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \zonePlateVAddr_loc_0_fu_340[9]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_340[7]_i_3_n_5 ),
        .I1(add_ln1296_fu_2668_p2[9]),
        .I2(\zext_ln1032_cast_reg_5136_reg[1]_0 ),
        .I3(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .O(\zonePlateVAddr_loc_0_fu_340[9]_i_2_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zonePlateVAddr_reg[15]_i_4 
       (.CI(\zonePlateVAddr_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_zonePlateVAddr_reg[15]_i_4_CO_UNCONNECTED [7],\zonePlateVAddr_reg[15]_i_4_n_6 ,\zonePlateVAddr_reg[15]_i_4_n_7 ,\zonePlateVAddr_reg[15]_i_4_n_8 ,\zonePlateVAddr_reg[15]_i_4_n_9 ,\zonePlateVAddr_reg[15]_i_4_n_10 ,\zonePlateVAddr_reg[15]_i_4_n_11 ,\zonePlateVAddr_reg[15]_i_4_n_12 }),
        .DI({1'b0,zonePlateVDelta[14:8]}),
        .O(add_ln1296_fu_2668_p2),
        .S({\zonePlateVAddr[15]_i_5_n_5 ,\zonePlateVAddr[15]_i_6_n_5 ,\zonePlateVAddr[15]_i_7_n_5 ,\zonePlateVAddr[15]_i_8_n_5 ,\zonePlateVAddr[15]_i_9_n_5 ,\zonePlateVAddr[15]_i_10_n_5 ,\zonePlateVAddr[15]_i_11_n_5 ,\zonePlateVAddr[15]_i_12_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zonePlateVAddr_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zonePlateVAddr_reg[7]_i_2_n_5 ,\zonePlateVAddr_reg[7]_i_2_n_6 ,\zonePlateVAddr_reg[7]_i_2_n_7 ,\zonePlateVAddr_reg[7]_i_2_n_8 ,\zonePlateVAddr_reg[7]_i_2_n_9 ,\zonePlateVAddr_reg[7]_i_2_n_10 ,\zonePlateVAddr_reg[7]_i_2_n_11 ,\zonePlateVAddr_reg[7]_i_2_n_12 }),
        .DI(zonePlateVDelta[7:0]),
        .O(\zonePlateVDelta_reg[7]_0 ),
        .S({\zonePlateVAddr[7]_i_3_n_5 ,\zonePlateVAddr[7]_i_4_n_5 ,\zonePlateVAddr[7]_i_5_n_5 ,\zonePlateVAddr[7]_i_6_n_5 ,\zonePlateVAddr[7]_i_7_n_5 ,\zonePlateVAddr[7]_i_8_n_5 ,\zonePlateVAddr[7]_i_9_n_5 ,\zonePlateVAddr[7]_i_10_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_11 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[15]),
        .I1(zonePlateVDelta[15]),
        .O(\zonePlateVDelta[15]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_12 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[14]),
        .I1(zonePlateVDelta[14]),
        .O(\zonePlateVDelta[15]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_13 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[13]),
        .I1(zonePlateVDelta[13]),
        .O(\zonePlateVDelta[15]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_14 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[12]),
        .I1(zonePlateVDelta[12]),
        .O(\zonePlateVDelta[15]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_15 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[11]),
        .I1(zonePlateVDelta[11]),
        .O(\zonePlateVDelta[15]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_16 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[10]),
        .I1(zonePlateVDelta[10]),
        .O(\zonePlateVDelta[15]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_17 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[9]),
        .I1(zonePlateVDelta[9]),
        .O(\zonePlateVDelta[15]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_18 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[8]),
        .I1(zonePlateVDelta[8]),
        .O(\zonePlateVDelta[15]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zonePlateVDelta[15]_i_19 
       (.I0(\zonePlateVDelta[15]_i_20 [6]),
        .I1(\zonePlateVDelta[15]_i_20 [14]),
        .I2(\zonePlateVDelta[15]_i_20 [11]),
        .I3(\zonePlateVDelta[15]_i_20 [12]),
        .O(\zonePlateVDelta[15]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zonePlateVDelta[15]_i_22 
       (.I0(\zonePlateVDelta[15]_i_20 [15]),
        .I1(\zonePlateVDelta[15]_i_20 [0]),
        .I2(\zonePlateVDelta[15]_i_20 [3]),
        .I3(\zonePlateVDelta[15]_i_20 [10]),
        .O(\zonePlateVDelta[15]_i_22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta[15]_i_6 
       (.I0(\zonePlateVAddr_loc_0_fu_340[7]_i_2_n_5 ),
        .I1(\icmp_ln1285_reg_5235_pp0_iter4_reg_reg_n_5_[0] ),
        .O(\zonePlateVDelta[15]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \zonePlateVDelta[15]_i_9 
       (.I0(\zonePlateVDelta[15]_i_20 [4]),
        .I1(\zonePlateVDelta[15]_i_20 [2]),
        .I2(\zonePlateVDelta[15]_i_20 [9]),
        .I3(\zonePlateVDelta[15]_i_20 [5]),
        .I4(\zonePlateVDelta[15]_i_19_n_5 ),
        .O(\zonePlateVDelta[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_10 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[0]),
        .I1(zonePlateVDelta[0]),
        .O(\zonePlateVDelta[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_3 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[7]),
        .I1(zonePlateVDelta[7]),
        .O(\zonePlateVDelta[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_4 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[6]),
        .I1(zonePlateVDelta[6]),
        .O(\zonePlateVDelta[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_5 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[5]),
        .I1(zonePlateVDelta[5]),
        .O(\zonePlateVDelta[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_6 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[4]),
        .I1(zonePlateVDelta[4]),
        .O(\zonePlateVDelta[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_7 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[3]),
        .I1(zonePlateVDelta[3]),
        .O(\zonePlateVDelta[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_8 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[2]),
        .I1(zonePlateVDelta[2]),
        .O(\zonePlateVDelta[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_9 
       (.I0(Zplate_Ver_Control_Delta_read_reg_5009[1]),
        .I1(zonePlateVDelta[1]),
        .O(\zonePlateVDelta[7]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [0]),
        .Q(zonePlateVDelta[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [10]),
        .Q(zonePlateVDelta[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [11]),
        .Q(zonePlateVDelta[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [12]),
        .Q(zonePlateVDelta[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [13]),
        .Q(zonePlateVDelta[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [14]),
        .Q(zonePlateVDelta[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [15]),
        .Q(zonePlateVDelta[15]),
        .R(1'b0));
  CARRY8 \zonePlateVDelta_reg[15]_i_8 
       (.CI(\zonePlateVDelta_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_zonePlateVDelta_reg[15]_i_8_CO_UNCONNECTED [7],\zonePlateVDelta_reg[15]_i_8_n_6 ,\zonePlateVDelta_reg[15]_i_8_n_7 ,\zonePlateVDelta_reg[15]_i_8_n_8 ,\zonePlateVDelta_reg[15]_i_8_n_9 ,\zonePlateVDelta_reg[15]_i_8_n_10 ,\zonePlateVDelta_reg[15]_i_8_n_11 ,\zonePlateVDelta_reg[15]_i_8_n_12 }),
        .DI({1'b0,Zplate_Ver_Control_Delta_read_reg_5009[14:8]}),
        .O(\Zplate_Ver_Control_Delta_read_reg_5009_reg[14]_0 ),
        .S({\zonePlateVDelta[15]_i_11_n_5 ,\zonePlateVDelta[15]_i_12_n_5 ,\zonePlateVDelta[15]_i_13_n_5 ,\zonePlateVDelta[15]_i_14_n_5 ,\zonePlateVDelta[15]_i_15_n_5 ,\zonePlateVDelta[15]_i_16_n_5 ,\zonePlateVDelta[15]_i_17_n_5 ,\zonePlateVDelta[15]_i_18_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [1]),
        .Q(zonePlateVDelta[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [2]),
        .Q(zonePlateVDelta[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [3]),
        .Q(zonePlateVDelta[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [4]),
        .Q(zonePlateVDelta[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [5]),
        .Q(zonePlateVDelta[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [6]),
        .Q(zonePlateVDelta[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [7]),
        .Q(zonePlateVDelta[7]),
        .R(1'b0));
  CARRY8 \zonePlateVDelta_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zonePlateVDelta_reg[7]_i_2_n_5 ,\zonePlateVDelta_reg[7]_i_2_n_6 ,\zonePlateVDelta_reg[7]_i_2_n_7 ,\zonePlateVDelta_reg[7]_i_2_n_8 ,\zonePlateVDelta_reg[7]_i_2_n_9 ,\zonePlateVDelta_reg[7]_i_2_n_10 ,\zonePlateVDelta_reg[7]_i_2_n_11 ,\zonePlateVDelta_reg[7]_i_2_n_12 }),
        .DI(Zplate_Ver_Control_Delta_read_reg_5009[7:0]),
        .O(O),
        .S({\zonePlateVDelta[7]_i_3_n_5 ,\zonePlateVDelta[7]_i_4_n_5 ,\zonePlateVDelta[7]_i_5_n_5 ,\zonePlateVDelta[7]_i_6_n_5 ,\zonePlateVDelta[7]_i_7_n_5 ,\zonePlateVDelta[7]_i_8_n_5 ,\zonePlateVDelta[7]_i_9_n_5 ,\zonePlateVDelta[7]_i_10_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [8]),
        .Q(zonePlateVDelta[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_21),
        .D(\zonePlateVDelta_reg[15]_0 [9]),
        .Q(zonePlateVDelta[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
   (\genblk1[18].v2_reg[18] ,
    Q,
    \genblk1[18].v2_reg[18]_0 ,
    \q0_reg[0]_0 ,
    D,
    \q0_reg[1]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[2]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[1]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    \q0_reg[1]_5 ,
    valid_out,
    \q0_reg[2]_2 ,
    DPtpgBarArray_address0,
    ap_clk);
  output \genblk1[18].v2_reg[18] ;
  output [2:0]Q;
  output \genblk1[18].v2_reg[18]_0 ;
  output \q0_reg[0]_0 ;
  output [0:0]D;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  output [1:0]\q0_reg[1]_3 ;
  output [2:0]\q0_reg[2]_1 ;
  output [2:0]\q0_reg[0]_2 ;
  output \q0_reg[0]_3 ;
  output \q0_reg[0]_4 ;
  output \q0_reg[1]_4 ;
  output \q0_reg[0]_5 ;
  output \q0_reg[0]_6 ;
  output \q0_reg[1]_5 ;
  input [1:0]valid_out;
  input [2:0]\q0_reg[2]_2 ;
  input [0:0]DPtpgBarArray_address0;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]DPtpgBarArray_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire \genblk1[18].v2_reg[18] ;
  wire \genblk1[18].v2_reg[18]_0 ;
  wire \q0[1]_i_1__0__0_n_5 ;
  wire \q0[2]_i_1__0__0_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [2:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire [1:0]\q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[2]_0 ;
  wire [2:0]\q0_reg[2]_1 ;
  wire [2:0]\q0_reg[2]_2 ;
  wire [1:0]valid_out;

  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\q0_reg[1]_3 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[0]_i_1__0__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\q0_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \q0[0]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h24)) 
    \q0[0]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \q0[1]_i_1__0__0 
       (.I0(\q0_reg[2]_2 [1]),
        .I1(DPtpgBarArray_address0),
        .I2(\q0_reg[2]_2 [0]),
        .O(\q0[1]_i_1__0__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \q0[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0_reg[2]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \q0[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[0]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h87F0)) 
    \q0[2]_i_1__0__0 
       (.I0(\q0_reg[2]_2 [1]),
        .I1(\q0_reg[2]_2 [0]),
        .I2(\q0_reg[2]_2 [2]),
        .I3(DPtpgBarArray_address0),
        .O(\q0[2]_i_1__0__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h43)) 
    \q0[2]_i_1__1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \q0[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \q0[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[5]_i_1__1 
       (.I0(valid_out[1]),
        .I1(Q[1]),
        .O(\genblk1[18].v2_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[5]_i_1__2 
       (.I0(valid_out[1]),
        .I1(Q[2]),
        .O(\genblk1[18].v2_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[5]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[6]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[1]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \q0[6]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[6]_i_1__6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0_reg[2]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[6]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q0[6]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \q0[7]_i_1__0__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[8]_i_1__0__0 
       (.I0(Q[1]),
        .I1(valid_out[1]),
        .O(\q0_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[8]_i_1__1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[9]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[9]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[1]_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[2]_2 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0[1]_i_1__0__0_n_5 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0[2]_i_1__0__0_n_5 ),
        .Q(Q[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
   (\q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    D,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \p_0_2_0_0_0133364_lcssa373_fu_280_reg[3] ,
    \p_0_2_0_0_0133364_lcssa373_fu_280_reg[8] ,
    \q0_reg[7]_3 ,
    valid_out,
    Q,
    ap_clk,
    \q0_reg[7]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ,
    cmp59_i_read_reg_4954,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_3_0 ,
    ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_5 ,
    icmp_ln1027_reg_5193_pp0_iter19_reg,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_7 );
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  output [5:0]D;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  output \p_0_2_0_0_0133364_lcssa373_fu_280_reg[3] ;
  output \p_0_2_0_0_0133364_lcssa373_fu_280_reg[8] ;
  output \q0_reg[7]_3 ;
  input [0:0]valid_out;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[7]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ;
  input cmp59_i_read_reg_4954;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ;
  input [8:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_4 ;
  input [1:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_3_0 ;
  input ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_4 ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_5 ;
  input icmp_ln1027_reg_5193_pp0_iter19_reg;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_7 ;

  wire [5:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_10_n_5 ;
  wire [1:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7]_1 ;
  wire [8:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_4 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_5 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_7 ;
  wire cmp59_i_read_reg_4954;
  wire icmp_ln1027_reg_5193_pp0_iter19_reg;
  wire \p_0_2_0_0_0133364_lcssa373_fu_280_reg[3] ;
  wire \p_0_2_0_0_0133364_lcssa373_fu_280_reg[8] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire [0:0]valid_out;

  LUT5 #(
    .INIT(32'h00FFFEFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ),
        .I3(\q0_reg[7]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ),
        .O(\q0_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAFFEAAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I1(\q0_reg[7]_0 ),
        .I2(cmp59_i_read_reg_4954),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] [0]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ),
        .O(\q0_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_3 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAFFEAAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I1(\q0_reg[7]_0 ),
        .I2(cmp59_i_read_reg_4954),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] [1]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_2 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2]_3 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] [2]),
        .I2(\q0_reg[7]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hBBBAAABA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] [3]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .I4(\q0_reg[7]_0 ),
        .O(\p_0_2_0_0_0133364_lcssa373_fu_280_reg[3] ));
  LUT6 #(
    .INIT(64'hABBBAAAAABBBBBBB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ),
        .I2(\q0_reg[7]_0 ),
        .I3(cmp59_i_read_reg_4954),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] [4]),
        .O(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5545)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_3 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_4 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_8_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_6 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF540454045404)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] [5]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .I3(\q0_reg[7]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_3_0 [0]),
        .I5(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF0D)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_2 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFF404040)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_10 
       (.I0(cmp59_i_read_reg_4954),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_3_0 [1]),
        .I4(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBABABA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_3 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_15_n_5 ),
        .I2(cmp59_i_read_reg_4954),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_4 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] [6]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_10_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7]_0 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[7]_1 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hBBBAAABA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] [7]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .I4(\q0_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hBBBAAABA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] [8]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .I4(\q0_reg[7]_0 ),
        .O(\p_0_2_0_0_0133364_lcssa373_fu_280_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_4_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_3 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_15 
       (.I0(\q0_reg[7]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFD5D0000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_4 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_5 ),
        .I2(icmp_ln1027_reg_5193_pp0_iter19_reg),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_6 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_7 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_15_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_4_n_5 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(Q),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[7]_4 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    D,
    \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[5] ,
    \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[6] ,
    \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[7] ,
    \q0_reg[7]_1 ,
    \p_0_1_0_0_0131362_lcssa370_fu_276_reg[8] ,
    \cmp59_i_read_reg_4954_reg[0] ,
    \q0_reg[7]_2 ,
    valid_out,
    Q,
    ap_clk,
    \q0_reg[7]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_4_0 ,
    ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out,
    cmp59_i_read_reg_4954,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_1 ,
    bckgndId_load_read_reg_5071,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_7 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_8 );
  output \q0_reg[7]_0 ;
  output [2:0]D;
  output \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[5] ;
  output \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[6] ;
  output \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[7] ;
  output \q0_reg[7]_1 ;
  output \p_0_1_0_0_0131362_lcssa370_fu_276_reg[8] ;
  output \cmp59_i_read_reg_4954_reg[0] ;
  output \q0_reg[7]_2 ;
  input [0:0]valid_out;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[7]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_2 ;
  input [9:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_4_0 ;
  input ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out;
  input cmp59_i_read_reg_4954;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_1 ;
  input [1:0]bckgndId_load_read_reg_5071;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_7 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_8 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[5] ;
  wire \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[6] ;
  wire \ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[7] ;
  wire ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_4_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_3 ;
  wire [9:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_7 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_8 ;
  wire [1:0]bckgndId_load_read_reg_5071;
  wire cmp59_i_read_reg_4954;
  wire \cmp59_i_read_reg_4954_reg[0] ;
  wire \p_0_1_0_0_0131362_lcssa370_fu_276_reg[8] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg_n_5_[6] ;
  wire [0:0]valid_out;

  LUT5 #(
    .INIT(32'h00004C7F)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_4 
       (.I0(cmp59_i_read_reg_4954),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 [0]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ),
        .O(\cmp59_i_read_reg_4954_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFFFF0EE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_3 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h45054000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ),
        .I1(cmp59_i_read_reg_4954),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ),
        .I3(\q0_reg[7]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 [1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_4_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 [2]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ),
        .I3(\q0_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h30AA30AA30AAFFAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_6_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_2 ),
        .O(\q0_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_6 
       (.I0(\q0_reg[7]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 [3]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_5 
       (.I0(\q0_reg[7]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ),
        .I2(cmp59_i_read_reg_4954),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 [4]),
        .O(\q0_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h5404FFFF54045404)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_10 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 [5]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ),
        .I3(\q0_reg[7]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_4_0 ),
        .I5(ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_10_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_2 ),
        .O(\ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[5] ));
  LUT6 #(
    .INIT(64'h4555450040554000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_15 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ),
        .I1(\q0_reg[7]_0 ),
        .I2(cmp59_i_read_reg_4954),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 [6]),
        .I5(\q0_reg_n_5_[6] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_15_n_5 ),
        .O(\ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[6] ));
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_12 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 [7]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ),
        .I2(\q0_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AEAE00FF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_12_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 ),
        .O(\ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFF540454045404)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_11 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 [8]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_4 ),
        .I3(\q0_reg[7]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3_0 ),
        .O(\p_0_1_0_0_0131362_lcssa370_fu_276_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_3 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFAEFFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_4 [9]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_6 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_7 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_8 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_9_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_9 
       (.I0(\q0_reg[7]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_1 ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_3_2 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_9_n_5 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(Q),
        .Q(\q0_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[7]_3 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    D,
    \q0_reg[7]_1 ,
    \cmp59_i_read_reg_4954_reg[0] ,
    \cmp59_i_read_reg_4954_reg[0]_0 ,
    \bckgndId_load_read_reg_5071_reg[1] ,
    \cmp59_i_read_reg_4954_reg[0]_1 ,
    valid_out,
    Q,
    ap_clk,
    \q0_reg[7]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ,
    DPtpgBarSelYuv_709_y_q0,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_1 ,
    cmp126_i_read_reg_4950,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_7 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_8 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_5 ,
    cmp59_i_read_reg_4954);
  output \q0_reg[7]_0 ;
  output [5:0]D;
  output \q0_reg[7]_1 ;
  output \cmp59_i_read_reg_4954_reg[0] ;
  output \cmp59_i_read_reg_4954_reg[0]_0 ;
  output \bckgndId_load_read_reg_5071_reg[1] ;
  output \cmp59_i_read_reg_4954_reg[0]_1 ;
  input [0:0]valid_out;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[7]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ;
  input [4:0]DPtpgBarSelYuv_709_y_q0;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_1 ;
  input cmp126_i_read_reg_4950;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_7 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_8 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_5 ;
  input cmp59_i_read_reg_4954;

  wire [5:0]D;
  wire [4:0]DPtpgBarSelYuv_709_y_q0;
  wire [0:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_7 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_8 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_4 ;
  wire \bckgndId_load_read_reg_5071_reg[1] ;
  wire cmp126_i_read_reg_4950;
  wire cmp59_i_read_reg_4954;
  wire \cmp59_i_read_reg_4954_reg[0] ;
  wire \cmp59_i_read_reg_4954_reg[0]_0 ;
  wire \cmp59_i_read_reg_4954_reg[0]_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_5_[6] ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .O(\cmp59_i_read_reg_4954_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .O(\cmp59_i_read_reg_4954_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCFAACFAACFAA00AA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_1 
       (.I0(DPtpgBarSelYuv_709_y_q0[0]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ),
        .I4(\q0_reg[7]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_4_n_5 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_2 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_3 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCFAACFAACFAA00AA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_1 
       (.I0(DPtpgBarSelYuv_709_y_q0[1]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ),
        .I4(\q0_reg[7]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_3_n_5 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_3 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ),
        .O(\bckgndId_load_read_reg_5071_reg[1] ));
  LUT6 #(
    .INIT(64'hCFAACFAACFAA00AA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_1 
       (.I0(DPtpgBarSelYuv_709_y_q0[2]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ),
        .I4(\q0_reg[7]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_4_n_5 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_6 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_7 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_8 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hA8AAFFFFA8AA0000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_4_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ),
        .I5(DPtpgBarSelYuv_709_y_q0[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_4 
       (.I0(\q0_reg_n_5_[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_5 ),
        .I2(cmp59_i_read_reg_4954),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1010FF10)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_2 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_3 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_4 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2F2F2FF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_0 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_1 ),
        .O(\cmp59_i_read_reg_4954_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hCFAACFAACFAA00AA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_1 
       (.I0(DPtpgBarSelYuv_709_y_q0[4]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ),
        .I4(\q0_reg[7]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_5_n_5 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h545C545C545C000C)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_1 ),
        .I3(cmp126_i_read_reg_4950),
        .I4(\q0_reg[7]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_5_n_5 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ),
        .I1(cmp59_i_read_reg_4954),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_5 ),
        .I3(\q0_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_9_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_3 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_4 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_5 ),
        .O(\q0_reg[7]_1 ));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_2 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_3 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_14_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_4 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_9 
       (.I0(\q0_reg[7]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_5 ),
        .I2(cmp59_i_read_reg_4954),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_9_n_5 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(Q),
        .Q(\q0_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[7]_2 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[9]_0 ,
    \and_ln1756_reg_5543_reg[0] ,
    \q0_reg[7]_0 ,
    \q0_reg[6]_0 ,
    valid_out,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[5]_1 ,
    Q,
    \q0_reg[9]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_1 ,
    cmp126_i_read_reg_4950,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_1 ,
    D);
  output \q0_reg[0]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[9]_0 ;
  output \and_ln1756_reg_5543_reg[0] ;
  output \q0_reg[7]_0 ;
  output [0:0]\q0_reg[6]_0 ;
  input [0:0]valid_out;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input \q0_reg[5]_1 ;
  input [0:0]Q;
  input \q0_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_1 ;
  input cmp126_i_read_reg_4950;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_1 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]Q;
  wire \and_ln1756_reg_5543_reg[0] ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_1 ;
  wire cmp126_i_read_reg_4950;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire [0:0]\q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg_n_5_[7] ;
  wire [0:0]valid_out;

  LUT5 #(
    .INIT(32'h50535050)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_1 ),
        .I3(cmp126_i_read_reg_4950),
        .I4(\q0_reg[5]_0 ),
        .O(\and_ln1756_reg_5543_reg[0] ));
  LUT5 #(
    .INIT(32'h02F3FAFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2 ),
        .I1(\q0_reg_n_5_[7] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_1 ),
        .O(\q0_reg[7]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[0]_1 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(Q),
        .Q(\q0_reg[5]_0 ),
        .R(\q0_reg[5]_1 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(D[0]),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(D[1]),
        .Q(\q0_reg_n_5_[7] ),
        .R(1'b0));
  FDSE \q0_reg[9] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[9]_1 ),
        .Q(\q0_reg[9]_0 ),
        .S(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[9]_0 ,
    D,
    \cmp2_i381_read_reg_5049_reg[0] ,
    \q0_reg[5]_1 ,
    \q0_reg[7]_1 ,
    \q0_reg[9]_1 ,
    \q0_reg[5]_2 ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[5]_3 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[5]_4 ,
    \q0_reg[8]_1 ,
    valid_out,
    \q0_reg[7]_2 ,
    ap_clk,
    \q0_reg[5]_5 ,
    \q0_reg[5]_6 ,
    \q0_reg[8]_2 ,
    \q0_reg[9]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ,
    Q,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ,
    \q0_reg[6]_2 );
  output \q0_reg[7]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[8]_0 ;
  output \q0_reg[9]_0 ;
  output [0:0]D;
  output \cmp2_i381_read_reg_5049_reg[0] ;
  output \q0_reg[5]_1 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[9]_1 ;
  output \q0_reg[5]_2 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[6]_1 ;
  output \q0_reg[5]_3 ;
  output \q0_reg[0]_0 ;
  output [0:0]\q0_reg[0]_1 ;
  output \q0_reg[9]_2 ;
  output \q0_reg[5]_4 ;
  output \q0_reg[8]_1 ;
  input [0:0]valid_out;
  input \q0_reg[7]_2 ;
  input ap_clk;
  input \q0_reg[5]_5 ;
  input \q0_reg[5]_6 ;
  input \q0_reg[8]_2 ;
  input \q0_reg[9]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ;
  input [2:0]Q;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  input [1:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4 ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ;
  input [1:0]\q0_reg[6]_2 ;

  wire [0:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  wire [1:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_10_n_5 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ;
  wire \cmp2_i381_read_reg_5049_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[5]_2 ;
  wire \q0_reg[5]_3 ;
  wire \q0_reg[5]_4 ;
  wire \q0_reg[5]_5 ;
  wire \q0_reg[5]_6 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire [1:0]\q0_reg[6]_2 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;
  wire \q0_reg_n_5_[6] ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'h55C055C055FF55C0)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_9_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 [0]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .O(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7077)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_9 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I1(\q0_reg[0]_1 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .I3(Q[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_3 ),
        .O(\cmp2_i381_read_reg_5049_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_8 
       (.I0(\q0_reg[5]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h8A888A888A888A8A)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_4 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ),
        .I4(\q0_reg[5]_0 ),
        .I5(\q0_reg[5]_2 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_9 
       (.I0(\q0_reg[5]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ),
        .O(\q0_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAAFFAA0C000C000C)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_6 
       (.I0(\q0_reg[5]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .O(\q0_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h55C055C055FF55C0)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_6 
       (.I0(\q0_reg[6]_1 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .O(\q0_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h00002A0A)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I2(\q0_reg[8]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ),
        .O(\q0_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_12 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_0 ),
        .O(\q0_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_6 
       (.I0(\q0_reg[5]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .I4(Q[1]),
        .O(\q0_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_6 
       (.I0(\q0_reg[5]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .O(\q0_reg[5]_4 ));
  LUT4 #(
    .INIT(16'h7077)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_19 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I1(\q0_reg_n_5_[6] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .I3(Q[2]),
        .O(\q0_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_10 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_10_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I2(\q0_reg[7]_0 ),
        .O(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0FFD0FFD0)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_19 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_1 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1] ),
        .I2(\q0_reg[9]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[1]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[7]_i_5_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 ),
        .O(\q0_reg[9]_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[6]_2 [0]),
        .Q(\q0_reg[0]_1 ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[5]_6 ),
        .Q(\q0_reg[5]_0 ),
        .R(\q0_reg[5]_5 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[6]_2 [1]),
        .Q(\q0_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[7]_2 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[8]_2 ),
        .Q(\q0_reg[8]_0 ),
        .R(1'b0));
  FDSE \q0_reg[9] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[9]_3 ),
        .Q(\q0_reg[9]_0 ),
        .S(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
   (\q0_reg[2]_0 ,
    valid_out,
    \q0_reg[2]_1 ,
    ap_clk,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_2 );
  output \q0_reg[2]_0 ;
  input [0:0]valid_out;
  input \q0_reg[2]_1 ;
  input ap_clk;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_2 ;

  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_2 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg_n_5_[2] ;
  wire [0:0]valid_out;

  LUT5 #(
    .INIT(32'hFF010001)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_2 ),
        .I4(\q0_reg_n_5_[2] ),
        .O(\q0_reg[2]_0 ));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[2]_1 ),
        .Q(\q0_reg_n_5_[2] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
   (\q0_reg[5]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_1 ,
    valid_out,
    Q,
    ap_clk,
    D);
  output \q0_reg[5]_0 ;
  output [2:0]\q0_reg[6]_0 ;
  input \q0_reg[5]_1 ;
  input [0:0]valid_out;
  input [0:0]Q;
  input ap_clk;
  input [2:0]D;

  wire [2:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire [2:0]\q0_reg[6]_0 ;
  wire [0:0]valid_out;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(D[0]),
        .Q(\q0_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(D[1]),
        .Q(\q0_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(Q),
        .Q(\q0_reg[5]_0 ),
        .R(\q0_reg[5]_1 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(D[2]),
        .Q(\q0_reg[6]_0 [2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
   (\q0_reg[5]_0 ,
    \q0_reg[2] ,
    D,
    \q0_reg[6]_0 ,
    valid_out,
    Q,
    ap_clk,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_0 ,
    cmp126_i_read_reg_4950,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_2 ,
    \q0_reg[6]_1 );
  output \q0_reg[5]_0 ;
  output \q0_reg[2] ;
  output [0:0]D;
  output [2:0]\q0_reg[6]_0 ;
  input [0:0]valid_out;
  input [1:0]Q;
  input ap_clk;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_0 ;
  input cmp126_i_read_reg_4950;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_2 ;
  input [2:0]\q0_reg[6]_1 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_6 ;
  wire cmp126_i_read_reg_4950;
  wire \q0_reg[2] ;
  wire \q0_reg[5]_0 ;
  wire [2:0]\q0_reg[6]_0 ;
  wire [2:0]\q0_reg[6]_1 ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8AAAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_3 ),
        .O(D));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_4 ),
        .I1(\q0_reg[5]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_6 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_5_n_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h55C055FF55C05500)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_0 ),
        .I1(\q0_reg[5]_0 ),
        .I2(cmp126_i_read_reg_4950),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3]_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_2_2 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \q0[5]_i_1 
       (.I0(Q[1]),
        .I1(valid_out),
        .O(\q0_reg[2] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[6]_1 [0]),
        .Q(\q0_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[6]_1 [1]),
        .Q(\q0_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(Q[0]),
        .Q(\q0_reg[5]_0 ),
        .R(\q0_reg[2] ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[6]_1 [2]),
        .Q(\q0_reg[6]_0 [2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
   (DPtpgBarSelYuv_709_y_q0,
    \cmp2_i381_read_reg_5049_reg[0] ,
    \q0_reg[8]_0 ,
    valid_out,
    \q0_reg[5]_0 ,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[5]_1 ,
    \q0_reg[3]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2_1 );
  output [8:0]DPtpgBarSelYuv_709_y_q0;
  output \cmp2_i381_read_reg_5049_reg[0] ;
  input \q0_reg[8]_0 ;
  input [0:0]valid_out;
  input \q0_reg[5]_0 ;
  input ap_clk;
  input \q0_reg[7]_0 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[1]_0 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[5]_1 ;
  input \q0_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2_1 ;

  wire [8:0]DPtpgBarSelYuv_709_y_q0;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2_1 ;
  wire \cmp2_i381_read_reg_5049_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire [0:0]valid_out;

  LUT4 #(
    .INIT(16'h0BBB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2_1 ),
        .I3(DPtpgBarSelYuv_709_y_q0[8]),
        .O(\cmp2_i381_read_reg_5049_reg[0] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[0]_0 ),
        .Q(DPtpgBarSelYuv_709_y_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[1]_0 ),
        .Q(DPtpgBarSelYuv_709_y_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[2]_0 ),
        .Q(DPtpgBarSelYuv_709_y_q0[2]),
        .R(1'b0));
  FDSE \q0_reg[3] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[3]_0 ),
        .Q(DPtpgBarSelYuv_709_y_q0[3]),
        .S(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[4]_0 ),
        .Q(DPtpgBarSelYuv_709_y_q0[4]),
        .R(1'b0));
  FDSE \q0_reg[5] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[5]_0 ),
        .Q(DPtpgBarSelYuv_709_y_q0[5]),
        .S(\q0_reg[5]_1 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[6]_0 ),
        .Q(DPtpgBarSelYuv_709_y_q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[7]_0 ),
        .Q(DPtpgBarSelYuv_709_y_q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[5]_0 ),
        .Q(DPtpgBarSelYuv_709_y_q0[8]),
        .R(\q0_reg[8]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
   (\q0_reg[9]_0 ,
    valid_out,
    \q0_reg[9]_1 ,
    ap_clk);
  output \q0_reg[9]_0 ;
  input [0:0]valid_out;
  input \q0_reg[9]_1 ;
  input ap_clk;

  wire ap_clk;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire [0:0]valid_out;

  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[9]_1 ),
        .Q(\q0_reg[9]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R_4
   (\q0_reg[9]_0 ,
    valid_out,
    \q0_reg[9]_1 ,
    ap_clk,
    Q,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_0 ,
    bckgndId_load_read_reg_5071,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_2 );
  output \q0_reg[9]_0 ;
  input [0:0]valid_out;
  input \q0_reg[9]_1 ;
  input ap_clk;
  input [0:0]Q;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_0 ;
  input [1:0]bckgndId_load_read_reg_5071;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_1 ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_2 ;

  wire [0:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ;
  wire [1:0]bckgndId_load_read_reg_5071;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg_n_5_[9] ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'h0000230000002000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_10 
       (.I0(\q0_reg_n_5_[9] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_0 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4_2 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFFFFFEA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_10_n_5 ),
        .I1(Q),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ),
        .O(\q0_reg[9]_0 ));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[9]_1 ),
        .Q(\q0_reg_n_5_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
   (\q0_reg[7] ,
    \cmp2_i381_read_reg_5049_reg[0] ,
    \bckgndId_load_read_reg_5071_reg[0] ,
    \q0_reg[9]_0 ,
    Q,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 ,
    bckgndId_load_read_reg_5071,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ,
    valid_out,
    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638,
    ap_clk);
  output \q0_reg[7] ;
  output \cmp2_i381_read_reg_5049_reg[0] ;
  output \bckgndId_load_read_reg_5071_reg[0] ;
  output [1:0]\q0_reg[9]_0 ;
  input [0:0]Q;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 ;
  input [1:0]bckgndId_load_read_reg_5071;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ;
  input [0:0]valid_out;
  input [1:0]ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_1 ;
  wire [1:0]bckgndId_load_read_reg_5071;
  wire \bckgndId_load_read_reg_5071_reg[0] ;
  wire \cmp2_i381_read_reg_5049_reg[0] ;
  wire \q0[6]_i_1__1_n_5 ;
  wire \q0[8]_i_1__2_n_5 ;
  wire \q0_reg[7] ;
  wire [1:0]\q0_reg[9]_0 ;
  wire \q0_reg_n_5_[8] ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'h5555577755555577)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_11 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ),
        .I5(\q0_reg[9]_0 [0]),
        .O(\bckgndId_load_read_reg_5071_reg[0] ));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_9_n_5 ),
        .I1(Q),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ),
        .O(\q0_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFF20EE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_9_n_5 ),
        .O(\cmp2_i381_read_reg_5049_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFDFDFDFFDDDDDD)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_9 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_1 ),
        .I2(\q0_reg_n_5_[8] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_2 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_3 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_4_4 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[6]_i_1__1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[1]),
        .O(\q0[6]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[8]_i_1__2 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[0]),
        .O(\q0[8]_i_1__2_n_5 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0[6]_i_1__1_n_5 ),
        .Q(\q0_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0[8]_i_1__2_n_5 ),
        .Q(\q0_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638[0]),
        .Q(\q0_reg[9]_0 [1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
   (D,
    \q0_reg[6]_0 ,
    \q0_reg[9]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 ,
    Q,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_7 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_0 ,
    bckgndId_load_read_reg_5071,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_1 ,
    valid_out,
    ap_clk,
    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649);
  output [1:0]D;
  output \q0_reg[6]_0 ;
  output [1:0]\q0_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 ;
  input [0:0]Q;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_4 ;
  input [1:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_7 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_0 ;
  input [1:0]bckgndId_load_read_reg_5071;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_1 ;
  input [0:0]valid_out;
  input ap_clk;
  input [1:0]ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649;

  wire [1:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_4 ;
  wire [1:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_7 ;
  wire [1:0]bckgndId_load_read_reg_5071;
  wire \q0[6]_i_1__0_n_5 ;
  wire \q0[9]_i_1__4_n_5 ;
  wire \q0_reg[6]_0 ;
  wire [1:0]\q0_reg[9]_0 ;
  wire \q0_reg_n_5_[6] ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'h4000407040704070)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_10 
       (.I0(\q0_reg_n_5_[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_4 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_6 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_5 [0]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_4 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_10_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 ),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_3 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAABBABAAAAAAAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_8_n_5 ),
        .I2(Q),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_4 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5]_6 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_8 
       (.I0(\q0_reg[9]_0 [0]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_1 ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4544)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_3 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEAEEE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[4]_3 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_4 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_5 [1]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_6 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_7 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5555545755555757)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_6 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_0 ),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(bckgndId_load_read_reg_5071[0]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_2_1 ),
        .I5(\q0_reg_n_5_[6] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[6]_i_1__0 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[0]),
        .O(\q0[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[9]_i_1__4 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[0]),
        .O(\q0[9]_i_1__4_n_5 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0[6]_i_1__0_n_5 ),
        .Q(\q0_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649[0]),
        .Q(\q0_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0[9]_i_1__4_n_5 ),
        .Q(\q0_reg[9]_0 [1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
   (\q0_reg[6]_0 ,
    Q,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 ,
    valid_out,
    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660,
    ap_clk);
  output \q0_reg[6]_0 ;
  output [1:0]Q;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 ;
  input [0:0]valid_out;
  input [1:0]ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 ;
  wire \q0[5]_i_1_n_5 ;
  wire \q0[6]_i_1_n_5 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg_n_5_[6] ;
  wire [0:0]valid_out;

  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_9 
       (.I0(\q0_reg_n_5_[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 ),
        .O(\q0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]),
        .O(\q0[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[0]),
        .O(\q0[6]_i_1_n_5 ));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0[5]_i_1_n_5 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0[6]_i_1_n_5 ),
        .Q(\q0_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
   (\genblk1[18].v2_reg[18] ,
    D,
    \pix_val_V_13_read_reg_5118_reg[8] ,
    \pix_val_V_13_read_reg_5118_reg[8]_0 ,
    \pix_val_V_13_read_reg_5118_reg[8]_1 ,
    \q0_reg[1]_0 ,
    \q0_reg[2] ,
    \select_ln507_cast_cast_reg_5147_reg[9] ,
    \bckgndId_load_read_reg_5071_reg[1] ,
    \q0_reg[1]_1 ,
    ap_clk,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_3 ,
    pix_val_V_13_read_reg_5118,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_3 ,
    \q0_reg[1]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_7 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_8 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_9 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_10 ,
    Q,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_19 ,
    bckgndId_load_read_reg_5071,
    \q0_reg[1]_3 ,
    select_ln507_cast_cast_reg_5147,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 ,
    \q0_reg[1]_4 ,
    valid_out,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_5_0 ,
    \q0_reg[1]_5 );
  output \genblk1[18].v2_reg[18] ;
  output [3:0]D;
  output \pix_val_V_13_read_reg_5118_reg[8] ;
  output \pix_val_V_13_read_reg_5118_reg[8]_0 ;
  output \pix_val_V_13_read_reg_5118_reg[8]_1 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[2] ;
  output \select_ln507_cast_cast_reg_5147_reg[9] ;
  output \bckgndId_load_read_reg_5071_reg[1] ;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_3 ;
  input [0:0]pix_val_V_13_read_reg_5118;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_3 ;
  input \q0_reg[1]_2 ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_5 ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_7 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_8 ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_9 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_10 ;
  input [1:0]Q;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_19 ;
  input [1:0]bckgndId_load_read_reg_5071;
  input \q0_reg[1]_3 ;
  input [0:0]select_ln507_cast_cast_reg_5147;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 ;
  input \q0_reg[1]_4 ;
  input [1:0]valid_out;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_5_0 ;
  input \q0_reg[1]_5 ;

  wire [3:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_5_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_19 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_10 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_6 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_7 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_8 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_9 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_3 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_2 ;
  wire [1:0]bckgndId_load_read_reg_5071;
  wire \bckgndId_load_read_reg_5071_reg[1] ;
  wire \genblk1[18].v2_reg[18] ;
  wire [0:0]pix_val_V_13_read_reg_5118;
  wire \pix_val_V_13_read_reg_5118_reg[8] ;
  wire \pix_val_V_13_read_reg_5118_reg[8]_0 ;
  wire \pix_val_V_13_read_reg_5118_reg[8]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[2] ;
  wire \q0_reg_n_5_[1] ;
  wire [0:0]select_ln507_cast_cast_reg_5147;
  wire \select_ln507_cast_cast_reg_5147_reg[9] ;
  wire [1:0]valid_out;

  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_1 ),
        .I3(\pix_val_V_13_read_reg_5118_reg[8] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_5_n_5 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_5 
       (.I0(\q0_reg[1]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_7 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_8 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_9 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_10 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF04FFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_3 ),
        .I1(pix_val_V_13_read_reg_5118),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_4 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_15_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_6 ),
        .O(\pix_val_V_13_read_reg_5118_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[2]_i_4 
       (.I0(Q[0]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] ),
        .I2(pix_val_V_13_read_reg_5118),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_4 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_6_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_13_n_5 ),
        .O(\q0_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_0 ),
        .I3(\pix_val_V_13_read_reg_5118_reg[8]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_5_n_5 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFDFDDCFCCCFCC)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_8 ),
        .I1(\q0_reg[1]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] ),
        .I3(Q[1]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_10 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[3]_2 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_6_n_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hABABABABAAEFEFEF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_3 ),
        .I2(\q0_reg_n_5_[1] ),
        .I3(\q0_reg[1]_2 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_4 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hEFCC)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_10 ),
        .I1(\q0_reg[1]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_8 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[4]_6 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_15 
       (.I0(\q0_reg_n_5_[1] ),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(\q0_reg[1]_4 ),
        .I3(valid_out[1]),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[1]_i_5_0 ),
        .I5(\q0_reg[1]_2 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_15_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_2 ),
        .O(\pix_val_V_13_read_reg_5118_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54005454)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_0 ),
        .I3(\pix_val_V_13_read_reg_5118_reg[8]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_7_n_5 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAFAE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_13 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_15_n_5 ),
        .I1(select_ln507_cast_cast_reg_5147),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5_0 ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5_1 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_14 
       (.I0(\q0_reg_n_5_[1] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_19 ),
        .I2(\q0_reg[1]_2 ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .I5(\q0_reg[1]_3 ),
        .O(\q0_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hDDDDDFDD)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_13_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_4 ),
        .I3(pix_val_V_13_read_reg_5118),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_3 ),
        .O(\pix_val_V_13_read_reg_5118_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFFBABABABA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_7 
       (.I0(\q0_reg[1]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[2] ),
        .I2(Q[1]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_8 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[0]_10 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[8]_2 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_20 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 ),
        .I1(select_ln507_cast_cast_reg_5147),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_15_n_5 ),
        .O(\select_ln507_cast_cast_reg_5147_reg[9] ));
  LUT6 #(
    .INIT(64'h0020222200000000)) 
    \q0[1]_i_1__4 
       (.I0(valid_out[0]),
        .I1(\q0_reg[1]_5 ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(\q0_reg[1]_4 ),
        .I4(\bckgndId_load_read_reg_5071_reg[1] ),
        .I5(\q0_reg[1]_2 ),
        .O(\genblk1[18].v2_reg[18] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\genblk1[18].v2_reg[18] ),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg_n_5_[1] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF7)) 
    \xCount_V_3[9]_i_4 
       (.I0(bckgndId_load_read_reg_5071[1]),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(\q0_reg[1]_3 ),
        .O(\bckgndId_load_read_reg_5071_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \and_ln1756_reg_5543_reg[0] ,
    \select_ln507_cast1_reg_5153_reg[6] ,
    \q0_reg[1]_3 ,
    D,
    ap_clk,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ,
    Q,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12 ,
    data6,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12_0 ,
    cmp141_i_read_reg_5037);
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  output \and_ln1756_reg_5543_reg[0] ;
  output \select_ln507_cast1_reg_5153_reg[6] ;
  input \q0_reg[1]_3 ;
  input [0:0]D;
  input ap_clk;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ;
  input [0:0]Q;
  input [1:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12 ;
  input [0:0]data6;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12_0 ;
  input cmp141_i_read_reg_5037;

  wire [0:0]D;
  wire [0:0]Q;
  wire \and_ln1756_reg_5543_reg[0] ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_9_n_5 ;
  wire [1:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ;
  wire cmp141_i_read_reg_5037;
  wire [0:0]data6;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \select_ln507_cast1_reg_5153_reg[6] ;

  LUT5 #(
    .INIT(32'hCFFF5555)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ),
        .I2(\q0_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 ),
        .O(\q0_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h00000000AAAA02A2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_6 
       (.I0(\q0_reg[1]_2 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_2 ),
        .O(\q0_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hEEEFEE2022EF2220)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_9_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[2]_2 ),
        .O(\and_ln1756_reg_5543_reg[0] ));
  LUT6 #(
    .INIT(64'hA8AA2022A8882000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_9 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ),
        .I2(\q0_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 ),
        .I4(Q),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12 [0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h007F0000007F7F7F)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_15 
       (.I0(data6),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12_0 ),
        .I2(cmp141_i_read_reg_5037),
        .I3(\q0_reg[1]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12 [1]),
        .O(\select_ln507_cast1_reg_5153_reg[6] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[1]_3 ),
        .D(D),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    \q0_reg[7] ,
    \q0_reg[1]_1 ,
    \q0_reg[9] ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    D,
    ap_clk,
    DPtpgBarSelYuv_709_y_q0,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_7 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_0 ,
    Q,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_2_0 );
  output \q0_reg[1]_0 ;
  output [3:0]\q0_reg[7] ;
  output \q0_reg[1]_1 ;
  output \q0_reg[9] ;
  output \q0_reg[1]_2 ;
  input \q0_reg[1]_3 ;
  input [0:0]D;
  input ap_clk;
  input [3:0]DPtpgBarSelYuv_709_y_q0;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_7 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_0 ;
  input [3:0]Q;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_2_0 ;

  wire [0:0]D;
  wire [3:0]DPtpgBarSelYuv_709_y_q0;
  wire [3:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_7 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire [3:0]\q0_reg[7] ;
  wire \q0_reg[9] ;

  LUT6 #(
    .INIT(64'hCFAACFAACFAA00AA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_1 
       (.I0(DPtpgBarSelYuv_709_y_q0[0]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_3_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0] ),
        .O(\q0_reg[7] [0]));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_1 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_4_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_3 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hC444)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_2_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ),
        .I2(\q0_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_4 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCFAACFAACFAA00AA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_1 
       (.I0(DPtpgBarSelYuv_709_y_q0[1]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_3_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1] ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_0 ),
        .O(\q0_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_1 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_2 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_6_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_4 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_3 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFFFEFEFEFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_3 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_4 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ),
        .I4(\q0_reg[1]_0 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_5 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ),
        .I1(\q0_reg[1]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[1]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_2 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_1 ),
        .O(\q0_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h404C)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_5 
       (.I0(\q0_reg[1]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ),
        .I3(Q[0]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h444FFFFF444F0000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ),
        .I5(DPtpgBarSelYuv_709_y_q0[2]),
        .O(\q0_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h404C)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_2 
       (.I0(\q0_reg[1]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ),
        .I3(Q[1]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEEE22222EEE2EEE2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_1 
       (.I0(DPtpgBarSelYuv_709_y_q0[3]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_3_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_0 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_1 ),
        .O(\q0_reg[7] [3]));
  LUT6 #(
    .INIT(64'hEAEAC0C0EAEAC0F3)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_3 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_7 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_4 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_2 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFEFAFEFFFEFAFE00)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_2 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_5_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_3 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_4 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[7]_6 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_5 
       (.I0(\q0_reg[1]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ),
        .I2(Q[2]),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[7]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ),
        .I1(\q0_reg[1]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ),
        .O(\q0_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h00AE00AE000000AE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[0]_4 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_8_n_5 ),
        .I4(Q[3]),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[9]_1 ),
        .O(\q0_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_8 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[1]_3 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[4]_2 ),
        .I2(\q0_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[2]_0 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[9]_i_8_n_5 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[1]_3 ),
        .D(D),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
   (Q,
    E,
    \q0_reg[9]_0 ,
    ap_clk);
  output [3:0]Q;
  input [0:0]E;
  input [3:0]\q0_reg[9]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire [3:0]\q0_reg[9]_0 ;

  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[9]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[9]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[9]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[9]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
   (D,
    \cmp2_i381_read_reg_5049_reg[0] ,
    \q0_reg[8]_0 ,
    Q,
    \pix_val_V_12_read_reg_5110_reg[9] ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \and_ln1756_reg_5543_reg[0] ,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    \and_ln1756_reg_5543_reg[0]_0 ,
    valid_out,
    \q0_reg[2]_0 ,
    bckgndId_load_read_reg_5071,
    \q0_reg[2]_1 ,
    \q0_reg[2]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 ,
    pix_val_V_12_read_reg_5110,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_5_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_7 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ,
    \q0_reg[9]_0 ,
    ap_clk);
  output [0:0]D;
  output \cmp2_i381_read_reg_5049_reg[0] ;
  output \q0_reg[8]_0 ;
  output [1:0]Q;
  output \pix_val_V_12_read_reg_5110_reg[9] ;
  output \q0_reg[6]_0 ;
  output \q0_reg[6]_1 ;
  output \and_ln1756_reg_5543_reg[0] ;
  output \q0_reg[8]_1 ;
  output \q0_reg[8]_2 ;
  output \and_ln1756_reg_5543_reg[0]_0 ;
  input [0:0]valid_out;
  input \q0_reg[2]_0 ;
  input [0:0]bckgndId_load_read_reg_5071;
  input \q0_reg[2]_1 ;
  input \q0_reg[2]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 ;
  input [0:0]pix_val_V_12_read_reg_5110;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ;
  input [2:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_5_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_7 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ;
  input [3:0]\q0_reg[9]_0 ;
  input ap_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire \and_ln1756_reg_5543_reg[0] ;
  wire \and_ln1756_reg_5543_reg[0]_0 ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_7 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_14_n_5 ;
  wire [2:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_5_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_2 ;
  wire [0:0]bckgndId_load_read_reg_5071;
  wire \cmp2_i381_read_reg_5049_reg[0] ;
  wire [0:0]pix_val_V_12_read_reg_5110;
  wire \pix_val_V_12_read_reg_5110_reg[9] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[2]_2 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire [3:0]\q0_reg[9]_0 ;
  wire \q0_reg_n_5_[6] ;
  wire \q0_reg_n_5_[9] ;
  wire tpgBarSelYuv_v_ce0;
  wire [0:0]valid_out;

  LUT4 #(
    .INIT(16'hAAEA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_7 
       (.I0(\q0_reg[8]_1 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ),
        .O(\and_ln1756_reg_5543_reg[0] ));
  LUT6 #(
    .INIT(64'hA280A2A2A2808080)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_7 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ),
        .I2(\q0_reg_n_5_[6] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_5_0 [1]),
        .O(\q0_reg[6]_1 ));
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_2 ),
        .O(D));
  LUT6 #(
    .INIT(64'hBFBFBFBFFFBFBFBF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2 
       (.I0(\q0_reg[8]_1 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_3 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_4 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7]_5 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h88888888CCC000C0)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_7 
       (.I0(Q[1]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_5_0 [0]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ),
        .O(\q0_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h00000000D000D0D0)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_12 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ),
        .I1(Q[1]),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_7 ),
        .O(\q0_reg[8]_2 ));
  LUT6 #(
    .INIT(64'h44477747FFFFFFFF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_14 
       (.I0(\q0_reg_n_5_[9] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_5_0 [2]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFF57F0540F570054)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[9]_i_14_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[9]_2 ),
        .O(\and_ln1756_reg_5543_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[4]_i_7 
       (.I0(\q0_reg_n_5_[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFFFF08FF08)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[5]_i_5 
       (.I0(Q[1]),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5] ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[5]_0 ),
        .O(\q0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[6]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6] ),
        .I2(\q0_reg_n_5_[6] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[6]_1 ),
        .O(\cmp2_i381_read_reg_5049_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671[9]_i_6 
       (.I0(pix_val_V_12_read_reg_5110),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9] ),
        .I2(\q0_reg_n_5_[9] ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_0 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_1 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671_reg[9]_2 ),
        .O(\pix_val_V_12_read_reg_5110_reg[9] ));
  LUT5 #(
    .INIT(32'h00202222)) 
    \q0[9]_i_1__0__0 
       (.I0(valid_out),
        .I1(\q0_reg[2]_0 ),
        .I2(bckgndId_load_read_reg_5071),
        .I3(\q0_reg[2]_1 ),
        .I4(\q0_reg[2]_2 ),
        .O(tpgBarSelYuv_v_ce0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_v_ce0),
        .D(\q0_reg[9]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_v_ce0),
        .D(\q0_reg[9]_0 [1]),
        .Q(\q0_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_v_ce0),
        .D(\q0_reg[9]_0 [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_v_ce0),
        .D(\q0_reg[9]_0 [3]),
        .Q(\q0_reg_n_5_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
   (\q0_reg[6]_0 ,
    \rampVal_loc_0_fu_348_reg[5] ,
    \q0_reg[3]_0 ,
    \q0_reg[8]_0 ,
    \bckgndId_load_read_reg_5071_reg[2] ,
    E,
    Q,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 ,
    \q0_reg[9]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_2_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_3 ,
    bckgndId_load_read_reg_5071,
    valid_out,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    D,
    ap_clk);
  output \q0_reg[6]_0 ;
  output \rampVal_loc_0_fu_348_reg[5] ;
  output \q0_reg[3]_0 ;
  output \q0_reg[8]_0 ;
  output \bckgndId_load_read_reg_5071_reg[2] ;
  output [0:0]E;
  output [3:0]Q;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 ;
  input \q0_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_2_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_3 ;
  input [6:0]bckgndId_load_read_reg_5071;
  input [0:0]valid_out;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_3 ;
  wire [6:0]bckgndId_load_read_reg_5071;
  wire \bckgndId_load_read_reg_5071_reg[2] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg_n_5_[3] ;
  wire \q0_reg_n_5_[5] ;
  wire \q0_reg_n_5_[6] ;
  wire \q0_reg_n_5_[8] ;
  wire \rampVal_loc_0_fu_348_reg[5] ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'hFF3F3F3FBF3FBF3F)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[3]_i_2 
       (.I0(\q0_reg_n_5_[3] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 ),
        .I5(\q0_reg[9]_0 ),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAA8AAA8AAAAAAA8A)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[5]_3 ),
        .O(\rampVal_loc_0_fu_348_reg[5] ));
  LUT4 #(
    .INIT(16'hE2FF)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_5 
       (.I0(\q0_reg_n_5_[5] ),
        .I1(\q0_reg[9]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFABAAAAAAAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_6_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[6]_3 ),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000C808C808)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_6 
       (.I0(\q0_reg_n_5_[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_1 ),
        .I2(\q0_reg[9]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[3]_2 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_2_0 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[6]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846[8]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_0 ),
        .I1(\q0_reg_n_5_[8] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846_reg[8]_3 ),
        .O(\q0_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0000000000202222)) 
    \q0[9]_i_1__1 
       (.I0(valid_out),
        .I1(\q0_reg[9]_1 ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(\bckgndId_load_read_reg_5071_reg[2] ),
        .I4(\q0_reg[9]_2 ),
        .I5(\q0_reg[9]_0 ),
        .O(E));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\q0_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\q0_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\q0_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \xBar_V[10]_i_5 
       (.I0(bckgndId_load_read_reg_5071[1]),
        .I1(bckgndId_load_read_reg_5071[2]),
        .I2(bckgndId_load_read_reg_5071[3]),
        .I3(bckgndId_load_read_reg_5071[5]),
        .I4(bckgndId_load_read_reg_5071[4]),
        .I5(bckgndId_load_read_reg_5071[6]),
        .O(\bckgndId_load_read_reg_5071_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
   (tpgCheckerBoardArray_q0,
    valid_out,
    ap_clk,
    hBarSel_3_loc_0_fu_316,
    tpgCheckerBoardArray_address0);
  output [0:0]tpgCheckerBoardArray_q0;
  input [0:0]valid_out;
  input ap_clk;
  input [0:0]hBarSel_3_loc_0_fu_316;
  input [0:0]tpgCheckerBoardArray_address0;

  wire ap_clk;
  wire g0_b0_n_5;
  wire [0:0]hBarSel_3_loc_0_fu_316;
  wire [0:0]tpgCheckerBoardArray_address0;
  wire [0:0]tpgCheckerBoardArray_q0;
  wire [0:0]valid_out;

  LUT2 #(
    .INIT(4'h6)) 
    g0_b0
       (.I0(hBarSel_3_loc_0_fu_316),
        .I1(tpgCheckerBoardArray_address0),
        .O(g0_b0_n_5));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(g0_b0_n_5),
        .Q(tpgCheckerBoardArray_q0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
   (\hBarSel_4_loc_0_fu_344_reg[0] ,
    \hBarSel_4_loc_0_fu_344_reg[1] ,
    \hBarSel_4_loc_0_fu_344_reg[2] ,
    D,
    \hBarSel_4_loc_0_fu_344_reg[1]_0 ,
    \q0_reg[9] ,
    bckgndId_load_read_reg_5071,
    \q0_reg[9]_0 ,
    tpgCheckerBoardArray_q0,
    valid_out,
    ap_clk,
    sel);
  output \hBarSel_4_loc_0_fu_344_reg[0] ;
  output \hBarSel_4_loc_0_fu_344_reg[1] ;
  output \hBarSel_4_loc_0_fu_344_reg[2] ;
  output [6:0]D;
  output [1:0]\hBarSel_4_loc_0_fu_344_reg[1]_0 ;
  input [2:0]\q0_reg[9] ;
  input [1:0]bckgndId_load_read_reg_5071;
  input \q0_reg[9]_0 ;
  input [0:0]tpgCheckerBoardArray_q0;
  input [0:0]valid_out;
  input ap_clk;
  input [5:0]sel;

  wire [6:0]D;
  wire ap_clk;
  wire [1:0]bckgndId_load_read_reg_5071;
  wire g0_b0__0_n_5;
  wire g0_b1_n_5;
  wire g0_b2_n_5;
  wire \hBarSel_4_loc_0_fu_344_reg[0] ;
  wire \hBarSel_4_loc_0_fu_344_reg[1] ;
  wire [1:0]\hBarSel_4_loc_0_fu_344_reg[1]_0 ;
  wire \hBarSel_4_loc_0_fu_344_reg[2] ;
  wire [2:0]\q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg_n_5_[0] ;
  wire \q0_reg_n_5_[1] ;
  wire \q0_reg_n_5_[2] ;
  wire [5:0]sel;
  wire [0:0]tpgCheckerBoardArray_q0;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'h0F714D55AAB28EF0)) 
    g0_b0__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(g0_b0__0_n_5));
  LUT6 #(
    .INIT(64'h69E8D433CC2B1796)) 
    g0_b1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(g0_b1_n_5));
  LUT6 #(
    .INIT(64'hAA4D8E0FF071B255)) 
    g0_b2
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(g0_b2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__0 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[2] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[2]_i_1__1 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[2] ),
        .I1(\hBarSel_4_loc_0_fu_344_reg[1] ),
        .I2(\hBarSel_4_loc_0_fu_344_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[3]_i_1 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[2] ),
        .I1(\hBarSel_4_loc_0_fu_344_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[4]_i_1__0 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[1] ),
        .I1(\hBarSel_4_loc_0_fu_344_reg[0] ),
        .I2(\hBarSel_4_loc_0_fu_344_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[5]_i_1__0 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[2] ),
        .I1(\hBarSel_4_loc_0_fu_344_reg[1] ),
        .I2(\hBarSel_4_loc_0_fu_344_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[6]_i_1__2 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[1] ),
        .I1(\hBarSel_4_loc_0_fu_344_reg[2] ),
        .I2(\hBarSel_4_loc_0_fu_344_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1__3 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[0] ),
        .I1(\hBarSel_4_loc_0_fu_344_reg[1] ),
        .I2(\hBarSel_4_loc_0_fu_344_reg[2] ),
        .O(\hBarSel_4_loc_0_fu_344_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[7]_i_1__5 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[2] ),
        .I1(\hBarSel_4_loc_0_fu_344_reg[1] ),
        .I2(\hBarSel_4_loc_0_fu_344_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[9]_i_2__0 
       (.I0(\hBarSel_4_loc_0_fu_344_reg[1] ),
        .I1(\hBarSel_4_loc_0_fu_344_reg[0] ),
        .I2(\hBarSel_4_loc_0_fu_344_reg[2] ),
        .O(\hBarSel_4_loc_0_fu_344_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFAF0000C0A0)) 
    \q0[9]_i_3 
       (.I0(\q0_reg[9] [1]),
        .I1(\q0_reg_n_5_[1] ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(\q0_reg[9]_0 ),
        .I5(tpgCheckerBoardArray_q0),
        .O(\hBarSel_4_loc_0_fu_344_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFCFAF0000C0A0)) 
    \q0[9]_i_4 
       (.I0(\q0_reg[9] [0]),
        .I1(\q0_reg_n_5_[0] ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(\q0_reg[9]_0 ),
        .I5(tpgCheckerBoardArray_q0),
        .O(\hBarSel_4_loc_0_fu_344_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFCFAF0000C0A0)) 
    \q0[9]_i_5 
       (.I0(\q0_reg[9] [2]),
        .I1(\q0_reg_n_5_[2] ),
        .I2(bckgndId_load_read_reg_5071[0]),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(\q0_reg[9]_0 ),
        .I5(tpgCheckerBoardArray_q0),
        .O(\hBarSel_4_loc_0_fu_344_reg[2] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(g0_b0__0_n_5),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(g0_b1_n_5),
        .Q(\q0_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(g0_b2_n_5),
        .Q(\q0_reg_n_5_[2] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
   (D,
    \bckgndId_load_read_reg_5071_reg[1] ,
    \bckgndId_load_read_reg_5071_reg[0] ,
    \bckgndId_load_read_reg_5071_reg[0]_0 ,
    \q0_reg[8]_0 ,
    valid_out,
    \q0_reg[8]_1 ,
    ap_clk,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_4 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_1 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_2 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_3 ,
    or_ln1449_reg_5295_pp0_iter19_reg,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_4 ,
    Q,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_5 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_6 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_7 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_8 );
  output [1:0]D;
  output \bckgndId_load_read_reg_5071_reg[1] ;
  output \bckgndId_load_read_reg_5071_reg[0] ;
  output \bckgndId_load_read_reg_5071_reg[0]_0 ;
  output \q0_reg[8]_0 ;
  input [0:0]valid_out;
  input \q0_reg[8]_1 ;
  input ap_clk;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_4 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_1 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_2 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_3 ;
  input or_ln1449_reg_5295_pp0_iter19_reg;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_4 ;
  input [0:0]Q;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_5 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_6 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_7 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_8 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_1 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_2 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_4 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_6 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_7 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_8 ;
  wire \bckgndId_load_read_reg_5071_reg[0] ;
  wire \bckgndId_load_read_reg_5071_reg[0]_0 ;
  wire \bckgndId_load_read_reg_5071_reg[1] ;
  wire or_ln1449_reg_5295_pp0_iter19_reg;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg_n_5_[8] ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'hAAAE0000AAAEAAAE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_2 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_3 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_4 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_5 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[0]_6 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_3 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ),
        .I2(\q0_reg_n_5_[8] ),
        .I3(or_ln1449_reg_5295_pp0_iter19_reg),
        .O(\q0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_5_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ),
        .O(\bckgndId_load_read_reg_5071_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_5_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ),
        .O(\bckgndId_load_read_reg_5071_reg[0] ));
  LUT3 #(
    .INIT(8'hAB)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[7]_i_6 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_5_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[7] ),
        .O(\bckgndId_load_read_reg_5071_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_1 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8] ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3 
       (.I0(Q),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_5 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_6 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_7 ),
        .I4(\q0_reg[8]_0 ),
        .I5(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_8 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h0000FEEE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_3 ),
        .I2(or_ln1449_reg_5295_pp0_iter19_reg),
        .I3(\q0_reg_n_5_[8] ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[8]_4 ),
        .O(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[8]_i_5_n_5 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[8]_1 ),
        .Q(\q0_reg_n_5_[8] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R_11
   (\q0_reg[8]_0 ,
    \rampVal_loc_0_fu_348_reg[1] ,
    \q0_reg[8]_1 ,
    \bckgndId_load_read_reg_5071_reg[1] ,
    \bckgndId_load_read_reg_5071_reg[0] ,
    \q0_reg[6] ,
    valid_out,
    \q0_reg[8]_2 ,
    ap_clk,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 ,
    bckgndId_load_read_reg_5071,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 ,
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 );
  output \q0_reg[8]_0 ;
  output \rampVal_loc_0_fu_348_reg[1] ;
  output \q0_reg[8]_1 ;
  output \bckgndId_load_read_reg_5071_reg[1] ;
  output \bckgndId_load_read_reg_5071_reg[0] ;
  output \q0_reg[6] ;
  input [0:0]valid_out;
  input \q0_reg[8]_2 ;
  input ap_clk;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ;
  input [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 ;
  input [1:0]bckgndId_load_read_reg_5071;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 ;
  input \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ;

  wire ap_clk;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ;
  wire [0:0]\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ;
  wire \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ;
  wire [1:0]bckgndId_load_read_reg_5071;
  wire \bckgndId_load_read_reg_5071_reg[0] ;
  wire \bckgndId_load_read_reg_5071_reg[1] ;
  wire \q0_reg[6] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \rampVal_loc_0_fu_348_reg[1] ;
  wire [0:0]valid_out;

  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[1]_i_4 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1] ),
        .I1(\q0_reg[8]_1 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[1]_0 ),
        .O(\rampVal_loc_0_fu_348_reg[1] ));
  LUT6 #(
    .INIT(64'h0000101300001010)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_11 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[2]_i_5 ),
        .I1(bckgndId_load_read_reg_5071[0]),
        .I2(bckgndId_load_read_reg_5071[1]),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 ),
        .I4(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ),
        .I5(\q0_reg[8]_0 ),
        .O(\bckgndId_load_read_reg_5071_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[5]_i_5 
       (.I0(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ),
        .I1(\bckgndId_load_read_reg_5071_reg[0] ),
        .O(\bckgndId_load_read_reg_5071_reg[1] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_10 
       (.I0(\q0_reg[8]_0 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3_0 ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[4]_i_3 ),
        .I3(bckgndId_load_read_reg_5071[1]),
        .I4(bckgndId_load_read_reg_5071[0]),
        .O(\q0_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754[6]_i_3 
       (.I0(\q0_reg[8]_1 ),
        .I1(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6] ),
        .I2(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754_reg[5] ),
        .O(\q0_reg[6] ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[8]_2 ),
        .Q(\q0_reg[8]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
   (\cal_tmp[9]__32 ,
    grp_fu_2141_p2,
    trunc_ln520_1_reg_5182_pp0_iter1_reg,
    ap_clk,
    \loop[9].remd_tmp_reg[10][4] ,
    \loop[9].remd_tmp_reg[10][0] ,
    \loop[10].remd_tmp_reg[11][2] );
  output [0:0]\cal_tmp[9]__32 ;
  output [2:0]grp_fu_2141_p2;
  input [8:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;
  input ap_clk;
  input \loop[9].remd_tmp_reg[10][4] ;
  input \loop[9].remd_tmp_reg[10][0] ;
  input \loop[10].remd_tmp_reg[11][2] ;

  wire ap_clk;
  wire [0:0]\cal_tmp[9]__32 ;
  wire [2:0]grp_fu_2141_p2;
  wire \loop[10].remd_tmp_reg[11][2] ;
  wire \loop[9].remd_tmp_reg[10][0] ;
  wire \loop[9].remd_tmp_reg[10][4] ;
  wire [2:0]remd;
  wire [8:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_13 design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.ap_clk(ap_clk),
        .\loop[10].remd_tmp_reg[11][2]_0 (\loop[10].remd_tmp_reg[11][2] ),
        .\loop[8].remd_tmp_reg[9][6]_0 (\cal_tmp[9]__32 ),
        .\loop[9].remd_tmp_reg[10][0]_0 (\loop[9].remd_tmp_reg[10][0] ),
        .\loop[9].remd_tmp_reg[10][4]_0 (\loop[9].remd_tmp_reg[10][4] ),
        .remd(remd),
        .trunc_ln520_1_reg_5182_pp0_iter1_reg(trunc_ln520_1_reg_5182_pp0_iter1_reg));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[0]),
        .Q(grp_fu_2141_p2[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[1]),
        .Q(grp_fu_2141_p2[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[2]),
        .Q(grp_fu_2141_p2[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_10
   (D,
    \loop[7].dividend_tmp_reg[8][9]__0 ,
    \loop[7].dividend_tmp_reg[8][9]__0_0 ,
    grp_fu_2414_p2,
    ap_clk,
    \loop[1].remd_tmp_reg[2][0]__0 ,
    trunc_ln520_1_reg_5182_pp0_iter1_reg,
    trunc_ln520_1_reg_5182,
    \add_ln1244_reg_5266_reg[10] ,
    \cal_tmp[9]__32 ,
    \loop[9].dividend_tmp_reg[10][10] );
  output [3:0]D;
  output \loop[7].dividend_tmp_reg[8][9]__0 ;
  output \loop[7].dividend_tmp_reg[8][9]__0_0 ;
  output [2:0]grp_fu_2414_p2;
  input ap_clk;
  input [4:0]\loop[1].remd_tmp_reg[2][0]__0 ;
  input [0:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;
  input [7:0]trunc_ln520_1_reg_5182;
  input \add_ln1244_reg_5266_reg[10] ;
  input [0:0]\cal_tmp[9]__32 ;
  input \loop[9].dividend_tmp_reg[10][10] ;

  wire [3:0]D;
  wire \add_ln1244_reg_5266_reg[10] ;
  wire ap_clk;
  wire [0:0]\cal_tmp[9]__32 ;
  wire [2:0]grp_fu_2414_p2;
  wire [4:0]\loop[1].remd_tmp_reg[2][0]__0 ;
  wire \loop[7].dividend_tmp_reg[8][9]__0 ;
  wire \loop[7].dividend_tmp_reg[8][9]__0_0 ;
  wire \loop[9].dividend_tmp_reg[10][10] ;
  wire [2:0]remd;
  wire [7:0]trunc_ln520_1_reg_5182;
  wire [0:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.D(D),
        .\add_ln1244_reg_5266_reg[10] (\add_ln1244_reg_5266_reg[10] ),
        .ap_clk(ap_clk),
        .\cal_tmp[9]__32 (\cal_tmp[9]__32 ),
        .\loop[1].remd_tmp_reg[2][0]__0_0 (\loop[1].remd_tmp_reg[2][0]__0 ),
        .\loop[7].dividend_tmp_reg[8][9]__0_0 (\loop[7].dividend_tmp_reg[8][9]__0 ),
        .\loop[7].dividend_tmp_reg[8][9]__0_1 (\loop[7].dividend_tmp_reg[8][9]__0_0 ),
        .\loop[9].dividend_tmp_reg[10][10]_0 (\loop[9].dividend_tmp_reg[10][10] ),
        .remd(remd),
        .trunc_ln520_1_reg_5182(trunc_ln520_1_reg_5182),
        .trunc_ln520_1_reg_5182_pp0_iter1_reg(trunc_ln520_1_reg_5182_pp0_iter1_reg));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[0]),
        .Q(grp_fu_2414_p2[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[1]),
        .Q(grp_fu_2414_p2[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[2]),
        .Q(grp_fu_2414_p2[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_9
   (\loop[9].dividend_tmp_reg[10][10]__0 ,
    grp_fu_2153_p2,
    D,
    ap_clk,
    trunc_ln520_1_reg_5182_pp0_iter1_reg);
  output \loop[9].dividend_tmp_reg[10][10]__0 ;
  output [2:0]grp_fu_2153_p2;
  input [9:0]D;
  input ap_clk;
  input [0:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;

  wire [9:0]D;
  wire ap_clk;
  wire [2:0]grp_fu_2153_p2;
  wire \loop[9].dividend_tmp_reg[10][10]__0 ;
  wire [2:0]remd;
  wire [0:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_12 design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.D(D),
        .ap_clk(ap_clk),
        .\loop[9].dividend_tmp_reg[10][10]__0_0 (\loop[9].dividend_tmp_reg[10][10]__0 ),
        .remd(remd),
        .trunc_ln520_1_reg_5182_pp0_iter1_reg(trunc_ln520_1_reg_5182_pp0_iter1_reg));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[0]),
        .Q(grp_fu_2153_p2[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[1]),
        .Q(grp_fu_2153_p2[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[2]),
        .Q(grp_fu_2153_p2[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider
   (D,
    \loop[7].dividend_tmp_reg[8][9]__0_0 ,
    \loop[7].dividend_tmp_reg[8][9]__0_1 ,
    remd,
    ap_clk,
    \loop[1].remd_tmp_reg[2][0]__0_0 ,
    trunc_ln520_1_reg_5182_pp0_iter1_reg,
    \loop[9].dividend_tmp_reg[10][10]_0 ,
    trunc_ln520_1_reg_5182,
    \add_ln1244_reg_5266_reg[10] ,
    \cal_tmp[9]__32 );
  output [3:0]D;
  output \loop[7].dividend_tmp_reg[8][9]__0_0 ;
  output \loop[7].dividend_tmp_reg[8][9]__0_1 ;
  output [2:0]remd;
  input ap_clk;
  input [4:0]\loop[1].remd_tmp_reg[2][0]__0_0 ;
  input [0:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;
  input \loop[9].dividend_tmp_reg[10][10]_0 ;
  input [7:0]trunc_ln520_1_reg_5182;
  input \add_ln1244_reg_5266_reg[10] ;
  input [0:0]\cal_tmp[9]__32 ;

  wire [3:0]D;
  wire \add_ln1244_reg_5266_reg[10] ;
  wire ap_clk;
  wire [11:11]\cal_tmp[7]__26 ;
  wire [0:0]\cal_tmp[9]__32 ;
  wire [11:11]\cal_tmp[9]__32_0 ;
  wire \loop[0].dividend_tmp_reg[1][10]_srl3_n_5 ;
  wire \loop[0].dividend_tmp_reg[1][9]_srl3_n_5 ;
  wire \loop[0].remd_tmp_reg[1][0]_srl3_n_5 ;
  wire \loop[10].remd_tmp[11][0]_i_1__1_n_5 ;
  wire \loop[10].remd_tmp[11][1]_i_1__1_n_5 ;
  wire \loop[10].remd_tmp[11][2]_i_1__1_n_5 ;
  wire \loop[10].remd_tmp[11][2]_i_2__1_n_5 ;
  wire \loop[10].remd_tmp[11][2]_i_3__1_n_5 ;
  wire \loop[1].dividend_tmp_reg[2][10]__0_n_5 ;
  wire \loop[1].dividend_tmp_reg[2][9]_srl4_n_5 ;
  wire [4:0]\loop[1].remd_tmp_reg[2][0]__0_0 ;
  wire \loop[1].remd_tmp_reg[2][0]__0_n_5 ;
  wire \loop[1].remd_tmp_reg[2][1]__0_n_5 ;
  wire \loop[2].dividend_tmp_reg[3][10]__0_n_5 ;
  wire \loop[2].dividend_tmp_reg[3][9]_srl5_n_5 ;
  wire \loop[2].remd_tmp[3][0]_i_1__1_n_5 ;
  wire \loop[2].remd_tmp[3][1]_i_1__1_n_5 ;
  wire \loop[2].remd_tmp[3][2]_i_1__1_n_5 ;
  wire \loop[2].remd_tmp_reg_n_5_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_5_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_5_[3][2] ;
  wire \loop[3].dividend_tmp_reg[4][10]__0_n_5 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl6_n_5 ;
  wire \loop[3].remd_tmp[4][0]_i_1__1_n_5 ;
  wire \loop[3].remd_tmp[4][1]_i_1__1_n_5 ;
  wire \loop[3].remd_tmp[4][2]_i_1__1_n_5 ;
  wire \loop[3].remd_tmp[4][3]_i_1__1_n_5 ;
  wire \loop[3].remd_tmp_reg_n_5_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_5_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_5_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_5_[4][3] ;
  wire \loop[4].dividend_tmp_reg[5][10]__0_n_5 ;
  wire \loop[4].dividend_tmp_reg[5][9]_srl7_n_5 ;
  wire \loop[4].remd_tmp[5][0]_i_1__1_n_5 ;
  wire \loop[4].remd_tmp[5][1]_i_1__1_n_5 ;
  wire \loop[4].remd_tmp[5][2]_i_1__1_n_5 ;
  wire \loop[4].remd_tmp[5][3]_i_1__1_n_5 ;
  wire \loop[4].remd_tmp[5][4]_i_1__1_n_5 ;
  wire \loop[4].remd_tmp_reg_n_5_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][4] ;
  wire \loop[5].dividend_tmp_reg[6][10]__0_n_5 ;
  wire \loop[5].dividend_tmp_reg[6][9]_srl8_n_5 ;
  wire \loop[5].remd_tmp[6][0]_i_1__1_n_5 ;
  wire \loop[5].remd_tmp[6][1]_i_1__1_n_5 ;
  wire \loop[5].remd_tmp[6][2]_i_1__1_n_5 ;
  wire \loop[5].remd_tmp[6][3]_i_1__1_n_5 ;
  wire \loop[5].remd_tmp[6][4]_i_1__1_n_5 ;
  wire \loop[5].remd_tmp[6][5]_i_1__1_n_5 ;
  wire \loop[5].remd_tmp_reg_n_5_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][10]__0_n_5 ;
  wire \loop[6].dividend_tmp_reg[7][8]_srl8_n_5 ;
  wire \loop[6].dividend_tmp_reg[7][9]_srl9_n_5 ;
  wire \loop[6].remd_tmp[7][0]_i_1__1_n_5 ;
  wire \loop[6].remd_tmp[7][1]_i_1__1_n_5 ;
  wire \loop[6].remd_tmp[7][2]_i_1__1_n_5 ;
  wire \loop[6].remd_tmp[7][2]_i_2__1_n_5 ;
  wire \loop[6].remd_tmp[7][3]_i_1__1_n_5 ;
  wire \loop[6].remd_tmp[7][4]_i_1__1_n_5 ;
  wire \loop[6].remd_tmp[7][5]_i_1__1_n_5 ;
  wire \loop[6].remd_tmp[7][6]_i_1__1_n_5 ;
  wire \loop[6].remd_tmp[7][6]_i_2__1_n_5 ;
  wire \loop[6].remd_tmp_reg_n_5_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][10]__0_n_5 ;
  wire \loop[7].dividend_tmp_reg[8][9]__0_0 ;
  wire \loop[7].dividend_tmp_reg[8][9]__0_1 ;
  wire \loop[7].remd_tmp[8][0]_i_1__1_n_5 ;
  wire \loop[7].remd_tmp[8][1]_i_1__1_n_5 ;
  wire \loop[7].remd_tmp[8][2]_i_1__1_n_5 ;
  wire \loop[7].remd_tmp[8][3]_i_1__1_n_5 ;
  wire \loop[7].remd_tmp[8][4]_i_1__1_n_5 ;
  wire \loop[7].remd_tmp[8][5]_i_1__1_n_5 ;
  wire \loop[7].remd_tmp[8][6]_i_1__1_n_5 ;
  wire \loop[7].remd_tmp[8][7]_i_1__1_n_5 ;
  wire \loop[7].remd_tmp[8][7]_i_2__1_n_5 ;
  wire \loop[7].remd_tmp_reg_n_5_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][7] ;
  wire \loop[8].dividend_tmp_reg_n_5_[9][10] ;
  wire \loop[8].remd_tmp[9][0]_i_1__1_n_5 ;
  wire \loop[8].remd_tmp[9][1]_i_1__1_n_5 ;
  wire \loop[8].remd_tmp[9][2]_i_1__1_n_5 ;
  wire \loop[8].remd_tmp[9][2]_i_2__1_n_5 ;
  wire \loop[8].remd_tmp[9][3]_i_1__1_n_5 ;
  wire \loop[8].remd_tmp[9][4]_i_1__1_n_5 ;
  wire \loop[8].remd_tmp[9][4]_i_2__1_n_5 ;
  wire \loop[8].remd_tmp[9][5]_i_1__1_n_5 ;
  wire \loop[8].remd_tmp[9][6]_i_1__1_n_5 ;
  wire \loop[8].remd_tmp[9][7]_i_1__1_n_5 ;
  wire \loop[8].remd_tmp[9][7]_i_2__1_n_5 ;
  wire \loop[8].remd_tmp[9][8]_i_1__1_n_5 ;
  wire \loop[8].remd_tmp[9][8]_i_2__1_n_5 ;
  wire \loop[8].remd_tmp_reg_n_5_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][8] ;
  wire \loop[9].dividend_tmp_reg[10][10]_0 ;
  wire \loop[9].dividend_tmp_reg_n_5_[10][10] ;
  wire \loop[9].remd_tmp[10][0]_i_1__1_n_5 ;
  wire \loop[9].remd_tmp[10][1]_i_1__1_n_5 ;
  wire \loop[9].remd_tmp[10][2]_i_1__1_n_5 ;
  wire \loop[9].remd_tmp[10][3]_i_1__1_n_5 ;
  wire \loop[9].remd_tmp[10][4]_i_1__1_n_5 ;
  wire \loop[9].remd_tmp[10][5]_i_1__1_n_5 ;
  wire \loop[9].remd_tmp[10][6]_i_1__1_n_5 ;
  wire \loop[9].remd_tmp[10][7]_i_1__1_n_5 ;
  wire \loop[9].remd_tmp[10][8]_i_1__1_n_5 ;
  wire \loop[9].remd_tmp[10][9]_i_1__1_n_5 ;
  wire \loop[9].remd_tmp[10][9]_i_2__1_n_5 ;
  wire \loop[9].remd_tmp_reg_n_5_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][9] ;
  wire [2:0]remd;
  wire [7:0]trunc_ln520_1_reg_5182;
  wire [0:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;

  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \add_ln1244_reg_5266[10]_i_2 
       (.I0(\add_ln1244_reg_5266_reg[10] ),
        .I1(trunc_ln520_1_reg_5182[5]),
        .I2(trunc_ln520_1_reg_5182[6]),
        .I3(trunc_ln520_1_reg_5182[7]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \add_ln1244_reg_5266[4]_i_1 
       (.I0(trunc_ln520_1_reg_5182[0]),
        .I1(trunc_ln520_1_reg_5182[1]),
        .I2(trunc_ln520_1_reg_5182[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hF80007FF)) 
    \add_ln1244_reg_5266[6]_i_1 
       (.I0(trunc_ln520_1_reg_5182[0]),
        .I1(trunc_ln520_1_reg_5182[1]),
        .I2(trunc_ln520_1_reg_5182[2]),
        .I3(trunc_ln520_1_reg_5182[3]),
        .I4(trunc_ln520_1_reg_5182[4]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1244_reg_5266[8]_i_1 
       (.I0(\add_ln1244_reg_5266_reg[10] ),
        .I1(trunc_ln520_1_reg_5182[5]),
        .O(D[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1][10]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\loop[1].remd_tmp_reg[2][0]__0_0 [4]),
        .Q(\loop[0].dividend_tmp_reg[1][10]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1][9]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(\loop[0].dividend_tmp_reg[1][9]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].remd_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].remd_tmp_reg[1][0]_srl3 " *) 
  SRL16E \loop[0].remd_tmp_reg[1][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(\loop[0].remd_tmp_reg[1][0]_srl3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h3626)) 
    \loop[10].remd_tmp[11][0]_i_1__1 
       (.I0(\loop[10].remd_tmp[11][2]_i_2__1_n_5 ),
        .I1(\loop[9].dividend_tmp_reg_n_5_[10][10] ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .O(\loop[10].remd_tmp[11][0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hF01C)) 
    \loop[10].remd_tmp[11][1]_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .I1(\loop[10].remd_tmp[11][2]_i_2__1_n_5 ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .I3(\loop[9].dividend_tmp_reg_n_5_[10][10] ),
        .O(\loop[10].remd_tmp[11][1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h03A8)) 
    \loop[10].remd_tmp[11][2]_i_1__1 
       (.I0(\loop[10].remd_tmp[11][2]_i_2__1_n_5 ),
        .I1(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .I2(\loop[9].dividend_tmp_reg_n_5_[10][10] ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .O(\loop[10].remd_tmp[11][2]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \loop[10].remd_tmp[11][2]_i_2__1 
       (.I0(\loop[9].remd_tmp_reg_n_5_[10][4] ),
        .I1(\loop[9].remd_tmp_reg_n_5_[10][5] ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][2] ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][3] ),
        .I4(\loop[10].remd_tmp[11][2]_i_3__1_n_5 ),
        .O(\loop[10].remd_tmp[11][2]_i_2__1_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \loop[10].remd_tmp[11][2]_i_3__1 
       (.I0(\loop[9].remd_tmp_reg_n_5_[10][7] ),
        .I1(\loop[9].remd_tmp_reg_n_5_[10][6] ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][9] ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][8] ),
        .O(\loop[10].remd_tmp[11][2]_i_3__1_n_5 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][0]_i_1__1_n_5 ),
        .Q(remd[0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][1]_i_1__1_n_5 ),
        .Q(remd[1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][2]_i_1__1_n_5 ),
        .Q(remd[2]),
        .R(1'b0));
  FDRE \loop[1].dividend_tmp_reg[2][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg[1][9]_srl3_n_5 ),
        .Q(\loop[1].dividend_tmp_reg[2][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][9]_srl4 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\loop[1].remd_tmp_reg[2][0]__0_0 [3]),
        .Q(\loop[1].dividend_tmp_reg[2][9]_srl4_n_5 ));
  FDRE \loop[1].remd_tmp_reg[2][0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg[1][10]_srl3_n_5 ),
        .Q(\loop[1].remd_tmp_reg[2][0]__0_n_5 ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].remd_tmp_reg[1][0]_srl3_n_5 ),
        .Q(\loop[1].remd_tmp_reg[2][1]__0_n_5 ),
        .R(1'b0));
  FDRE \loop[2].dividend_tmp_reg[3][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].dividend_tmp_reg[2][9]_srl4_n_5 ),
        .Q(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][9]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(\loop[2].dividend_tmp_reg[3][9]_srl5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \loop[2].remd_tmp[3][0]_i_1__1 
       (.I0(\loop[1].remd_tmp_reg[2][0]__0_n_5 ),
        .I1(\loop[1].remd_tmp_reg[2][1]__0_n_5 ),
        .I2(\loop[1].dividend_tmp_reg[2][10]__0_n_5 ),
        .O(\loop[2].remd_tmp[3][0]_i_1__1_n_5 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \loop[2].remd_tmp[3][1]_i_1__1 
       (.I0(\loop[1].remd_tmp_reg[2][1]__0_n_5 ),
        .I1(\loop[1].dividend_tmp_reg[2][10]__0_n_5 ),
        .I2(\loop[1].remd_tmp_reg[2][0]__0_n_5 ),
        .O(\loop[2].remd_tmp[3][1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \loop[2].remd_tmp[3][2]_i_1__1 
       (.I0(\loop[1].remd_tmp_reg[2][1]__0_n_5 ),
        .I1(\loop[1].dividend_tmp_reg[2][10]__0_n_5 ),
        .I2(\loop[1].remd_tmp_reg[2][0]__0_n_5 ),
        .O(\loop[2].remd_tmp[3][2]_i_1__1_n_5 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][0]_i_1__1_n_5 ),
        .Q(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][1]_i_1__1_n_5 ),
        .Q(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][2]_i_1__1_n_5 ),
        .Q(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .R(1'b0));
  FDRE \loop[3].dividend_tmp_reg[4][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].dividend_tmp_reg[3][9]_srl5_n_5 ),
        .Q(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][9]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\loop[1].remd_tmp_reg[2][0]__0_0 [2]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h03F8)) 
    \loop[3].remd_tmp[4][0]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I3(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .O(\loop[3].remd_tmp[4][0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hF10A)) 
    \loop[3].remd_tmp[4][1]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .I3(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .O(\loop[3].remd_tmp[4][1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h222C)) 
    \loop[3].remd_tmp[4][2]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .I3(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .O(\loop[3].remd_tmp[4][2]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \loop[3].remd_tmp[4][3]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .I3(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .O(\loop[3].remd_tmp[4][3]_i_1__1_n_5 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][0]_i_1__1_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][1]_i_1__1_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][2]_i_1__1_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][3]_i_1__1_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .R(1'b0));
  FDRE \loop[4].dividend_tmp_reg[5][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl6_n_5 ),
        .Q(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][9]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(\loop[4].dividend_tmp_reg[5][9]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h0101FEEE)) 
    \loop[4].remd_tmp[5][0]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .I1(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I4(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'h9999998A)) 
    \loop[4].remd_tmp[5][1]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h1E1E1E10)) 
    \loop[4].remd_tmp[5][2]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][2]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hE01FE000)) 
    \loop[4].remd_tmp[5][3]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][3]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'hFFE00000)) 
    \loop[4].remd_tmp[5][4]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][4]_i_1__1_n_5 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][0]_i_1__1_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][1]_i_1__1_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][2]_i_1__1_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][3]_i_1__1_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][4]_i_1__1_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .R(1'b0));
  FDRE \loop[5].dividend_tmp_reg[6][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].dividend_tmp_reg[5][9]_srl7_n_5 ),
        .Q(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][9]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][9]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\loop[1].remd_tmp_reg[2][0]__0_0 [1]),
        .Q(\loop[5].dividend_tmp_reg[6][9]_srl8_n_5 ));
  LUT6 #(
    .INIT(64'h00000005FFFFFFEA)) 
    \loop[5].remd_tmp[6][0]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I5(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFF0000FFFF0100EE)) 
    \loop[5].remd_tmp[6][1]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][1]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h0F0F0FF00E0E0EF0)) 
    \loop[5].remd_tmp[6][2]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][2]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hC3C3C333C2C2C222)) 
    \loop[5].remd_tmp[6][3]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hA9A9A999A8A8A888)) 
    \loop[5].remd_tmp[6][4]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][4]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEEE00000000)) 
    \loop[5].remd_tmp[6][5]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][5]_i_1__1_n_5 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][0]_i_1__1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][1]_i_1__1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][2]_i_1__1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][3]_i_1__1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][4]_i_1__1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][5]_i_1__1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .R(1'b0));
  FDRE \loop[6].dividend_tmp_reg[7][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].dividend_tmp_reg[6][9]_srl8_n_5 ),
        .Q(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][8]_srl8 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][8]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg),
        .Q(\loop[6].dividend_tmp_reg[7][8]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][9]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][9]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\loop[1].remd_tmp_reg[2][0]__0_0 [0]),
        .Q(\loop[6].dividend_tmp_reg[7][9]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h3626)) 
    \loop[6].remd_tmp[7][0]_i_1__1 
       (.I0(\loop[6].remd_tmp[7][2]_i_2__1_n_5 ),
        .I1(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .O(\loop[6].remd_tmp[7][0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hF01C)) 
    \loop[6].remd_tmp[7][1]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I1(\loop[6].remd_tmp[7][2]_i_2__1_n_5 ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .I3(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h03A8)) 
    \loop[6].remd_tmp[7][2]_i_1__1 
       (.I0(\loop[6].remd_tmp[7][2]_i_2__1_n_5 ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .I2(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .O(\loop[6].remd_tmp[7][2]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \loop[6].remd_tmp[7][2]_i_2__1 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .O(\loop[6].remd_tmp[7][2]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'hFF00000000FEFEFE)) 
    \loop[6].remd_tmp[7][3]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I3(\loop[6].remd_tmp[7][6]_i_2__1_n_5 ),
        .I4(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .O(\loop[6].remd_tmp[7][3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hA999A999A999A888)) 
    \loop[6].remd_tmp[7][4]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I3(\loop[6].remd_tmp[7][6]_i_2__1_n_5 ),
        .I4(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .O(\loop[6].remd_tmp[7][4]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFF80007FFF80000)) 
    \loop[6].remd_tmp[7][5]_i_1__1 
       (.I0(\loop[6].remd_tmp[7][6]_i_2__1_n_5 ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I4(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .O(\loop[6].remd_tmp[7][5]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFEFEFE00000000)) 
    \loop[6].remd_tmp[7][6]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I4(\loop[6].remd_tmp[7][6]_i_2__1_n_5 ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .O(\loop[6].remd_tmp[7][6]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \loop[6].remd_tmp[7][6]_i_2__1 
       (.I0(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .O(\loop[6].remd_tmp[7][6]_i_2__1_n_5 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][0]_i_1__1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][1]_i_1__1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][2]_i_1__1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][3]_i_1__1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][4]_i_1__1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][5]_i_1__1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][6]_i_1__1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].dividend_tmp_reg[7][9]_srl9_n_5 ),
        .Q(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].dividend_tmp_reg[7][8]_srl8_n_5 ),
        .Q(\loop[7].dividend_tmp_reg[8][9]__0_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][0]_i_1__1 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I1(\cal_tmp[7]__26 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hC9)) 
    \loop[7].remd_tmp[8][1]_i_1__1 
       (.I0(\cal_tmp[7]__26 ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I2(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \loop[7].remd_tmp[8][2]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I1(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I2(\cal_tmp[7]__26 ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .O(\loop[7].remd_tmp[8][2]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hA9A9A999)) 
    \loop[7].remd_tmp[8][3]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .I1(\cal_tmp[7]__26 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I4(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEEE01010111)) 
    \loop[7].remd_tmp[8][4]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .I1(\cal_tmp[7]__26 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I4(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I5(\loop[6].remd_tmp_reg_n_5_[7][3] ),
        .O(\loop[7].remd_tmp[8][4]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \loop[7].remd_tmp[8][4]_i_2__1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .I3(\loop[7].remd_tmp[8][7]_i_2__1_n_5 ),
        .O(\cal_tmp[7]__26 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hAA54)) 
    \loop[7].remd_tmp[8][5]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I3(\loop[7].remd_tmp[8][7]_i_2__1_n_5 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hAA98)) 
    \loop[7].remd_tmp[8][6]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I1(\loop[7].remd_tmp[8][7]_i_2__1_n_5 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .O(\loop[7].remd_tmp[8][6]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \loop[7].remd_tmp[8][7]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I1(\loop[7].remd_tmp[8][7]_i_2__1_n_5 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .O(\loop[7].remd_tmp[8][7]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \loop[7].remd_tmp[8][7]_i_2__1 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .I4(\loop[6].remd_tmp_reg_n_5_[7][3] ),
        .O(\loop[7].remd_tmp[8][7]_i_2__1_n_5 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][0]_i_1__1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][1]_i_1__1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][2]_i_1__1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][3]_i_1__1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][4]_i_1__1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][5]_i_1__1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][6]_i_1__1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][7]_i_1__1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .R(1'b0));
  FDRE \loop[8].dividend_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].dividend_tmp_reg[8][9]__0_0 ),
        .Q(\loop[8].dividend_tmp_reg_n_5_[9][10] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h3626)) 
    \loop[8].remd_tmp[9][0]_i_1__1 
       (.I0(\loop[8].remd_tmp[9][2]_i_2__1_n_5 ),
        .I1(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .O(\loop[8].remd_tmp[9][0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hF01C)) 
    \loop[8].remd_tmp[9][1]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I1(\loop[8].remd_tmp[9][2]_i_2__1_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I3(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h03A8)) 
    \loop[8].remd_tmp[9][2]_i_1__1 
       (.I0(\loop[8].remd_tmp[9][2]_i_2__1_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I2(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .O(\loop[8].remd_tmp[9][2]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \loop[8].remd_tmp[9][2]_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][2]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0000E0E0EEE)) 
    \loop[8].remd_tmp[9][3]_i_1__1 
       (.I0(\loop[8].remd_tmp[9][4]_i_2__1_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I3(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFA0004AAAA4444)) 
    \loop[8].remd_tmp[9][4]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .I1(\loop[8].remd_tmp[9][4]_i_2__1_n_5 ),
        .I2(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .O(\loop[8].remd_tmp[9][4]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \loop[8].remd_tmp[9][4]_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .O(\loop[8].remd_tmp[9][4]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFC0000)) 
    \loop[8].remd_tmp[9][5]_i_1__1 
       (.I0(\loop[8].remd_tmp[9][8]_i_2__1_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I4(\loop[8].remd_tmp[9][7]_i_2__1_n_5 ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .O(\loop[8].remd_tmp[9][5]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF5400AAAA5400)) 
    \loop[8].remd_tmp[9][6]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I3(\loop[8].remd_tmp[9][7]_i_2__1_n_5 ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I5(\loop[8].remd_tmp[9][8]_i_2__1_n_5 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0ACA0)) 
    \loop[8].remd_tmp[9][7]_i_1__1 
       (.I0(\loop[8].remd_tmp[9][8]_i_2__1_n_5 ),
        .I1(\loop[8].remd_tmp[9][7]_i_2__1_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .O(\loop[8].remd_tmp[9][7]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h00000057)) 
    \loop[8].remd_tmp[9][7]_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I1(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][7]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \loop[8].remd_tmp[9][8]_i_1__1 
       (.I0(\loop[8].remd_tmp[9][8]_i_2__1_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .O(\loop[8].remd_tmp[9][8]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \loop[8].remd_tmp[9][8]_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I1(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][8]_i_2__1_n_5 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][0]_i_1__1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][1]_i_1__1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][2]_i_1__1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][3]_i_1__1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][4]_i_1__1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][5]_i_1__1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][6]_i_1__1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][7]_i_1__1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][8]_i_1__1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .R(1'b0));
  FDRE \loop[9].dividend_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].dividend_tmp_reg[10][10]_0 ),
        .Q(\loop[9].dividend_tmp_reg_n_5_[10][10] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg[8][9]__0_0 ),
        .I1(\cal_tmp[9]__32 ),
        .O(\loop[7].dividend_tmp_reg[8][9]__0_1 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][0]_i_1__1 
       (.I0(\loop[8].dividend_tmp_reg_n_5_[9][10] ),
        .I1(\cal_tmp[9]__32_0 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hC9)) 
    \loop[9].remd_tmp[10][1]_i_1__1 
       (.I0(\cal_tmp[9]__32_0 ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I2(\loop[8].dividend_tmp_reg_n_5_[9][10] ),
        .O(\loop[9].remd_tmp[10][1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \loop[9].remd_tmp[10][2]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I1(\loop[8].dividend_tmp_reg_n_5_[9][10] ),
        .I2(\cal_tmp[9]__32_0 ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .O(\loop[9].remd_tmp[10][2]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hA9A9A999)) 
    \loop[9].remd_tmp[10][3]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .I1(\cal_tmp[9]__32_0 ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I4(\loop[8].dividend_tmp_reg_n_5_[9][10] ),
        .O(\loop[9].remd_tmp[10][3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEEE01010111)) 
    \loop[9].remd_tmp[10][4]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .I1(\cal_tmp[9]__32_0 ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I4(\loop[8].dividend_tmp_reg_n_5_[9][10] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][3] ),
        .O(\loop[9].remd_tmp[10][4]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \loop[9].remd_tmp[10][4]_i_2__1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2__1_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .O(\cal_tmp[9]__32_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555554)) 
    \loop[9].remd_tmp[10][5]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I5(\loop[9].remd_tmp[10][9]_i_2__1_n_5 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA00005554)) 
    \loop[9].remd_tmp[10][6]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I4(\loop[9].remd_tmp[10][9]_i_2__1_n_5 ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .O(\loop[9].remd_tmp[10][6]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA54)) 
    \loop[9].remd_tmp[10][7]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2__1_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .O(\loop[9].remd_tmp[10][7]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAA8)) 
    \loop[9].remd_tmp[10][8]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2__1_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .O(\loop[9].remd_tmp[10][8]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \loop[9].remd_tmp[10][9]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2__1_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .O(\loop[9].remd_tmp[10][9]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \loop[9].remd_tmp[10][9]_i_2__1 
       (.I0(\loop[8].dividend_tmp_reg_n_5_[9][10] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][3] ),
        .O(\loop[9].remd_tmp[10][9]_i_2__1_n_5 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][0]_i_1__1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][1]_i_1__1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][2]_i_1__1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][3]_i_1__1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][4]_i_1__1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][5]_i_1__1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][6]_i_1__1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][7]_i_1__1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][8]_i_1__1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][9]_i_1__1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_12
   (\loop[9].dividend_tmp_reg[10][10]__0_0 ,
    remd,
    D,
    ap_clk,
    trunc_ln520_1_reg_5182_pp0_iter1_reg);
  output \loop[9].dividend_tmp_reg[10][10]__0_0 ;
  output [2:0]remd;
  input [9:0]D;
  input ap_clk;
  input [0:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;

  wire [9:0]D;
  wire ap_clk;
  wire [11:11]\cal_tmp[7]__26 ;
  wire [11:11]\cal_tmp[9]__32 ;
  wire \loop[0].dividend_tmp_reg[1][10]_srl3_n_5 ;
  wire \loop[0].dividend_tmp_reg[1][9]_srl3_n_5 ;
  wire \loop[0].remd_tmp_reg[1][0]_srl3_n_5 ;
  wire \loop[10].remd_tmp[11][0]_i_1__0_n_5 ;
  wire \loop[10].remd_tmp[11][1]_i_1__0_n_5 ;
  wire \loop[10].remd_tmp[11][2]_i_1__0_n_5 ;
  wire \loop[10].remd_tmp[11][2]_i_2__0_n_5 ;
  wire \loop[10].remd_tmp[11][2]_i_3__0_n_5 ;
  wire \loop[1].dividend_tmp_reg[2][10]__0_n_5 ;
  wire \loop[1].dividend_tmp_reg[2][9]_srl4_n_5 ;
  wire \loop[1].remd_tmp_reg[2][0]__0_n_5 ;
  wire \loop[1].remd_tmp_reg[2][1]__0_n_5 ;
  wire \loop[2].dividend_tmp_reg[3][10]__0_n_5 ;
  wire \loop[2].dividend_tmp_reg[3][9]_srl5_n_5 ;
  wire \loop[2].remd_tmp[3][0]_i_1__0_n_5 ;
  wire \loop[2].remd_tmp[3][1]_i_1__0_n_5 ;
  wire \loop[2].remd_tmp[3][2]_i_1__0_n_5 ;
  wire \loop[2].remd_tmp_reg_n_5_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_5_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_5_[3][2] ;
  wire \loop[3].dividend_tmp_reg[4][10]__0_n_5 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl6_n_5 ;
  wire \loop[3].remd_tmp[4][0]_i_1__0_n_5 ;
  wire \loop[3].remd_tmp[4][1]_i_1__0_n_5 ;
  wire \loop[3].remd_tmp[4][2]_i_1__0_n_5 ;
  wire \loop[3].remd_tmp[4][3]_i_1__0_n_5 ;
  wire \loop[3].remd_tmp_reg_n_5_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_5_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_5_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_5_[4][3] ;
  wire \loop[4].dividend_tmp_reg[5][10]__0_n_5 ;
  wire \loop[4].dividend_tmp_reg[5][9]_srl7_n_5 ;
  wire \loop[4].remd_tmp[5][0]_i_1__0_n_5 ;
  wire \loop[4].remd_tmp[5][1]_i_1__0_n_5 ;
  wire \loop[4].remd_tmp[5][2]_i_1__0_n_5 ;
  wire \loop[4].remd_tmp[5][3]_i_1__0_n_5 ;
  wire \loop[4].remd_tmp[5][4]_i_1__0_n_5 ;
  wire \loop[4].remd_tmp_reg_n_5_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][4] ;
  wire \loop[5].dividend_tmp_reg[6][10]__0_n_5 ;
  wire \loop[5].dividend_tmp_reg[6][9]_srl8_n_5 ;
  wire \loop[5].remd_tmp[6][0]_i_1__0_n_5 ;
  wire \loop[5].remd_tmp[6][1]_i_1__0_n_5 ;
  wire \loop[5].remd_tmp[6][2]_i_1__0_n_5 ;
  wire \loop[5].remd_tmp[6][3]_i_1__0_n_5 ;
  wire \loop[5].remd_tmp[6][4]_i_1__0_n_5 ;
  wire \loop[5].remd_tmp[6][5]_i_1__0_n_5 ;
  wire \loop[5].remd_tmp_reg_n_5_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][10]__0_n_5 ;
  wire \loop[6].dividend_tmp_reg[7][9]_srl9_n_5 ;
  wire \loop[6].remd_tmp[7][0]_i_1__0_n_5 ;
  wire \loop[6].remd_tmp[7][1]_i_1__0_n_5 ;
  wire \loop[6].remd_tmp[7][2]_i_1__0_n_5 ;
  wire \loop[6].remd_tmp[7][2]_i_2__0_n_5 ;
  wire \loop[6].remd_tmp[7][3]_i_1__0_n_5 ;
  wire \loop[6].remd_tmp[7][4]_i_1__0_n_5 ;
  wire \loop[6].remd_tmp[7][5]_i_1__0_n_5 ;
  wire \loop[6].remd_tmp[7][6]_i_1__0_n_5 ;
  wire \loop[6].remd_tmp[7][6]_i_2__0_n_5 ;
  wire \loop[6].remd_tmp_reg_n_5_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][10]__0_n_5 ;
  wire \loop[7].dividend_tmp_reg[8][9]_srl10_n_5 ;
  wire \loop[7].remd_tmp[8][0]_i_1__0_n_5 ;
  wire \loop[7].remd_tmp[8][1]_i_1__0_n_5 ;
  wire \loop[7].remd_tmp[8][2]_i_1__0_n_5 ;
  wire \loop[7].remd_tmp[8][3]_i_1__0_n_5 ;
  wire \loop[7].remd_tmp[8][4]_i_1__0_n_5 ;
  wire \loop[7].remd_tmp[8][5]_i_1__0_n_5 ;
  wire \loop[7].remd_tmp[8][6]_i_1__0_n_5 ;
  wire \loop[7].remd_tmp[8][7]_i_1__0_n_5 ;
  wire \loop[7].remd_tmp[8][7]_i_2__0_n_5 ;
  wire \loop[7].remd_tmp_reg_n_5_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][7] ;
  wire \loop[8].dividend_tmp_reg[9][10]__0_n_5 ;
  wire \loop[8].dividend_tmp_reg[9][9]_srl9_n_5 ;
  wire \loop[8].remd_tmp[9][0]_i_1__0_n_5 ;
  wire \loop[8].remd_tmp[9][1]_i_1__0_n_5 ;
  wire \loop[8].remd_tmp[9][2]_i_1__0_n_5 ;
  wire \loop[8].remd_tmp[9][2]_i_2__0_n_5 ;
  wire \loop[8].remd_tmp[9][3]_i_1__0_n_5 ;
  wire \loop[8].remd_tmp[9][4]_i_1__0_n_5 ;
  wire \loop[8].remd_tmp[9][4]_i_2__0_n_5 ;
  wire \loop[8].remd_tmp[9][5]_i_1__0_n_5 ;
  wire \loop[8].remd_tmp[9][6]_i_1__0_n_5 ;
  wire \loop[8].remd_tmp[9][7]_i_1__0_n_5 ;
  wire \loop[8].remd_tmp[9][7]_i_2__0_n_5 ;
  wire \loop[8].remd_tmp[9][8]_i_1__0_n_5 ;
  wire \loop[8].remd_tmp[9][8]_i_2__0_n_5 ;
  wire \loop[8].remd_tmp_reg_n_5_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][8] ;
  wire \loop[9].dividend_tmp_reg[10][10]__0_0 ;
  wire \loop[9].remd_tmp[10][0]_i_1__0_n_5 ;
  wire \loop[9].remd_tmp[10][1]_i_1__0_n_5 ;
  wire \loop[9].remd_tmp[10][2]_i_1__0_n_5 ;
  wire \loop[9].remd_tmp[10][3]_i_1__0_n_5 ;
  wire \loop[9].remd_tmp[10][4]_i_1__0_n_5 ;
  wire \loop[9].remd_tmp[10][5]_i_1__0_n_5 ;
  wire \loop[9].remd_tmp[10][6]_i_1__0_n_5 ;
  wire \loop[9].remd_tmp[10][7]_i_1__0_n_5 ;
  wire \loop[9].remd_tmp[10][8]_i_1__0_n_5 ;
  wire \loop[9].remd_tmp[10][9]_i_1__0_n_5 ;
  wire \loop[9].remd_tmp[10][9]_i_2__0_n_5 ;
  wire \loop[9].remd_tmp_reg_n_5_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][9] ;
  wire [2:0]remd;
  wire [0:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1][10]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[8]),
        .Q(\loop[0].dividend_tmp_reg[1][10]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].dividend_tmp_reg[1][9]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[7]),
        .Q(\loop[0].dividend_tmp_reg[1][9]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].remd_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[0].remd_tmp_reg[1][0]_srl3 " *) 
  SRL16E \loop[0].remd_tmp_reg[1][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[9]),
        .Q(\loop[0].remd_tmp_reg[1][0]_srl3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h3626)) 
    \loop[10].remd_tmp[11][0]_i_1__0 
       (.I0(\loop[10].remd_tmp[11][2]_i_2__0_n_5 ),
        .I1(\loop[9].dividend_tmp_reg[10][10]__0_0 ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .O(\loop[10].remd_tmp[11][0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hF01C)) 
    \loop[10].remd_tmp[11][1]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .I1(\loop[10].remd_tmp[11][2]_i_2__0_n_5 ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .I3(\loop[9].dividend_tmp_reg[10][10]__0_0 ),
        .O(\loop[10].remd_tmp[11][1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h03A8)) 
    \loop[10].remd_tmp[11][2]_i_1__0 
       (.I0(\loop[10].remd_tmp[11][2]_i_2__0_n_5 ),
        .I1(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .I2(\loop[9].dividend_tmp_reg[10][10]__0_0 ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .O(\loop[10].remd_tmp[11][2]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \loop[10].remd_tmp[11][2]_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_5_[10][4] ),
        .I1(\loop[9].remd_tmp_reg_n_5_[10][5] ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][2] ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][3] ),
        .I4(\loop[10].remd_tmp[11][2]_i_3__0_n_5 ),
        .O(\loop[10].remd_tmp[11][2]_i_2__0_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \loop[10].remd_tmp[11][2]_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_5_[10][7] ),
        .I1(\loop[9].remd_tmp_reg_n_5_[10][6] ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][9] ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][8] ),
        .O(\loop[10].remd_tmp[11][2]_i_3__0_n_5 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][0]_i_1__0_n_5 ),
        .Q(remd[0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][1]_i_1__0_n_5 ),
        .Q(remd[1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][2]_i_1__0_n_5 ),
        .Q(remd[2]),
        .R(1'b0));
  FDRE \loop[1].dividend_tmp_reg[2][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg[1][9]_srl3_n_5 ),
        .Q(\loop[1].dividend_tmp_reg[2][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][9]_srl4 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[6]),
        .Q(\loop[1].dividend_tmp_reg[2][9]_srl4_n_5 ));
  FDRE \loop[1].remd_tmp_reg[2][0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg[1][10]_srl3_n_5 ),
        .Q(\loop[1].remd_tmp_reg[2][0]__0_n_5 ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].remd_tmp_reg[1][0]_srl3_n_5 ),
        .Q(\loop[1].remd_tmp_reg[2][1]__0_n_5 ),
        .R(1'b0));
  FDRE \loop[2].dividend_tmp_reg[3][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].dividend_tmp_reg[2][9]_srl4_n_5 ),
        .Q(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][9]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[5]),
        .Q(\loop[2].dividend_tmp_reg[3][9]_srl5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \loop[2].remd_tmp[3][0]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg[2][0]__0_n_5 ),
        .I1(\loop[1].remd_tmp_reg[2][1]__0_n_5 ),
        .I2(\loop[1].dividend_tmp_reg[2][10]__0_n_5 ),
        .O(\loop[2].remd_tmp[3][0]_i_1__0_n_5 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \loop[2].remd_tmp[3][1]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg[2][1]__0_n_5 ),
        .I1(\loop[1].dividend_tmp_reg[2][10]__0_n_5 ),
        .I2(\loop[1].remd_tmp_reg[2][0]__0_n_5 ),
        .O(\loop[2].remd_tmp[3][1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \loop[2].remd_tmp[3][2]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg[2][1]__0_n_5 ),
        .I1(\loop[1].dividend_tmp_reg[2][10]__0_n_5 ),
        .I2(\loop[1].remd_tmp_reg[2][0]__0_n_5 ),
        .O(\loop[2].remd_tmp[3][2]_i_1__0_n_5 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][0]_i_1__0_n_5 ),
        .Q(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][1]_i_1__0_n_5 ),
        .Q(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][2]_i_1__0_n_5 ),
        .Q(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .R(1'b0));
  FDRE \loop[3].dividend_tmp_reg[4][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].dividend_tmp_reg[3][9]_srl5_n_5 ),
        .Q(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][9]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[4]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h03F8)) 
    \loop[3].remd_tmp[4][0]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I3(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .O(\loop[3].remd_tmp[4][0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hF10A)) 
    \loop[3].remd_tmp[4][1]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .I3(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .O(\loop[3].remd_tmp[4][1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h222C)) 
    \loop[3].remd_tmp[4][2]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .I3(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .O(\loop[3].remd_tmp[4][2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \loop[3].remd_tmp[4][3]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .I3(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .O(\loop[3].remd_tmp[4][3]_i_1__0_n_5 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][0]_i_1__0_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][1]_i_1__0_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][2]_i_1__0_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][3]_i_1__0_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .R(1'b0));
  FDRE \loop[4].dividend_tmp_reg[5][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl6_n_5 ),
        .Q(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][9]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(\loop[4].dividend_tmp_reg[5][9]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h0101FEEE)) 
    \loop[4].remd_tmp[5][0]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .I1(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I4(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h9999998A)) 
    \loop[4].remd_tmp[5][1]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h1E1E1E10)) 
    \loop[4].remd_tmp[5][2]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hE01FE000)) 
    \loop[4].remd_tmp[5][3]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hFFE00000)) 
    \loop[4].remd_tmp[5][4]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][4]_i_1__0_n_5 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][0]_i_1__0_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][1]_i_1__0_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][2]_i_1__0_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][3]_i_1__0_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][4]_i_1__0_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .R(1'b0));
  FDRE \loop[5].dividend_tmp_reg[6][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].dividend_tmp_reg[5][9]_srl7_n_5 ),
        .Q(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][9]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][9]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(\loop[5].dividend_tmp_reg[6][9]_srl8_n_5 ));
  LUT6 #(
    .INIT(64'h00000005FFFFFFEA)) 
    \loop[5].remd_tmp[6][0]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I5(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFF0000FFFF0100EE)) 
    \loop[5].remd_tmp[6][1]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][1]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h0F0F0FF00E0E0EF0)) 
    \loop[5].remd_tmp[6][2]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][2]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hC3C3C333C2C2C222)) 
    \loop[5].remd_tmp[6][3]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hA9A9A999A8A8A888)) 
    \loop[5].remd_tmp[6][4]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][4]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEEE00000000)) 
    \loop[5].remd_tmp[6][5]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][5]_i_1__0_n_5 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][0]_i_1__0_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][1]_i_1__0_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][2]_i_1__0_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][3]_i_1__0_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][4]_i_1__0_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][5]_i_1__0_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .R(1'b0));
  FDRE \loop[6].dividend_tmp_reg[7][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].dividend_tmp_reg[6][9]_srl8_n_5 ),
        .Q(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][9]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][9]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(\loop[6].dividend_tmp_reg[7][9]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h3626)) 
    \loop[6].remd_tmp[7][0]_i_1__0 
       (.I0(\loop[6].remd_tmp[7][2]_i_2__0_n_5 ),
        .I1(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .O(\loop[6].remd_tmp[7][0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hF01C)) 
    \loop[6].remd_tmp[7][1]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I1(\loop[6].remd_tmp[7][2]_i_2__0_n_5 ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .I3(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h03A8)) 
    \loop[6].remd_tmp[7][2]_i_1__0 
       (.I0(\loop[6].remd_tmp[7][2]_i_2__0_n_5 ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .I2(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .O(\loop[6].remd_tmp[7][2]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \loop[6].remd_tmp[7][2]_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .O(\loop[6].remd_tmp[7][2]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hFF00000000FEFEFE)) 
    \loop[6].remd_tmp[7][3]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I3(\loop[6].remd_tmp[7][6]_i_2__0_n_5 ),
        .I4(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .O(\loop[6].remd_tmp[7][3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hA999A999A999A888)) 
    \loop[6].remd_tmp[7][4]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I3(\loop[6].remd_tmp[7][6]_i_2__0_n_5 ),
        .I4(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .O(\loop[6].remd_tmp[7][4]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFF80007FFF80000)) 
    \loop[6].remd_tmp[7][5]_i_1__0 
       (.I0(\loop[6].remd_tmp[7][6]_i_2__0_n_5 ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I4(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .O(\loop[6].remd_tmp[7][5]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFEFEFE00000000)) 
    \loop[6].remd_tmp[7][6]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I4(\loop[6].remd_tmp[7][6]_i_2__0_n_5 ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .O(\loop[6].remd_tmp[7][6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \loop[6].remd_tmp[7][6]_i_2__0 
       (.I0(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .O(\loop[6].remd_tmp[7][6]_i_2__0_n_5 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][0]_i_1__0_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][1]_i_1__0_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][2]_i_1__0_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][3]_i_1__0_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][4]_i_1__0_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][5]_i_1__0_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][6]_i_1__0_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].dividend_tmp_reg[7][9]_srl9_n_5 ),
        .Q(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][9]_srl10 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][9]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(\loop[7].dividend_tmp_reg[8][9]_srl10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][0]_i_1__0 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I1(\cal_tmp[7]__26 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hC9)) 
    \loop[7].remd_tmp[8][1]_i_1__0 
       (.I0(\cal_tmp[7]__26 ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I2(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \loop[7].remd_tmp[8][2]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I1(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I2(\cal_tmp[7]__26 ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .O(\loop[7].remd_tmp[8][2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hA9A9A999)) 
    \loop[7].remd_tmp[8][3]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .I1(\cal_tmp[7]__26 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I4(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEEE01010111)) 
    \loop[7].remd_tmp[8][4]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .I1(\cal_tmp[7]__26 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I4(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I5(\loop[6].remd_tmp_reg_n_5_[7][3] ),
        .O(\loop[7].remd_tmp[8][4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \loop[7].remd_tmp[8][4]_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .I3(\loop[7].remd_tmp[8][7]_i_2__0_n_5 ),
        .O(\cal_tmp[7]__26 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hAA54)) 
    \loop[7].remd_tmp[8][5]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I3(\loop[7].remd_tmp[8][7]_i_2__0_n_5 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hAA98)) 
    \loop[7].remd_tmp[8][6]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I1(\loop[7].remd_tmp[8][7]_i_2__0_n_5 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .O(\loop[7].remd_tmp[8][6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \loop[7].remd_tmp[8][7]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I1(\loop[7].remd_tmp[8][7]_i_2__0_n_5 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .O(\loop[7].remd_tmp[8][7]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \loop[7].remd_tmp[8][7]_i_2__0 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .I4(\loop[6].remd_tmp_reg_n_5_[7][3] ),
        .O(\loop[7].remd_tmp[8][7]_i_2__0_n_5 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][0]_i_1__0_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][1]_i_1__0_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][2]_i_1__0_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][3]_i_1__0_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][4]_i_1__0_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][5]_i_1__0_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][6]_i_1__0_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][7]_i_1__0_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .R(1'b0));
  FDRE \loop[8].dividend_tmp_reg[9][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].dividend_tmp_reg[8][9]_srl10_n_5 ),
        .Q(\loop[8].dividend_tmp_reg[9][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[8].dividend_tmp_reg[9] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[8].dividend_tmp_reg[9][9]_srl9 " *) 
  SRL16E \loop[8].dividend_tmp_reg[9][9]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg),
        .Q(\loop[8].dividend_tmp_reg[9][9]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h3626)) 
    \loop[8].remd_tmp[9][0]_i_1__0 
       (.I0(\loop[8].remd_tmp[9][2]_i_2__0_n_5 ),
        .I1(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .O(\loop[8].remd_tmp[9][0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hF01C)) 
    \loop[8].remd_tmp[9][1]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I1(\loop[8].remd_tmp[9][2]_i_2__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I3(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h03A8)) 
    \loop[8].remd_tmp[9][2]_i_1__0 
       (.I0(\loop[8].remd_tmp[9][2]_i_2__0_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I2(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .O(\loop[8].remd_tmp[9][2]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \loop[8].remd_tmp[9][2]_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][2]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0000E0E0EEE)) 
    \loop[8].remd_tmp[9][3]_i_1__0 
       (.I0(\loop[8].remd_tmp[9][4]_i_2__0_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I3(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFA0004AAAA4444)) 
    \loop[8].remd_tmp[9][4]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .I1(\loop[8].remd_tmp[9][4]_i_2__0_n_5 ),
        .I2(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .O(\loop[8].remd_tmp[9][4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \loop[8].remd_tmp[9][4]_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .O(\loop[8].remd_tmp[9][4]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFC0000)) 
    \loop[8].remd_tmp[9][5]_i_1__0 
       (.I0(\loop[8].remd_tmp[9][8]_i_2__0_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I4(\loop[8].remd_tmp[9][7]_i_2__0_n_5 ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .O(\loop[8].remd_tmp[9][5]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF5400AAAA5400)) 
    \loop[8].remd_tmp[9][6]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I3(\loop[8].remd_tmp[9][7]_i_2__0_n_5 ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I5(\loop[8].remd_tmp[9][8]_i_2__0_n_5 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0ACA0)) 
    \loop[8].remd_tmp[9][7]_i_1__0 
       (.I0(\loop[8].remd_tmp[9][8]_i_2__0_n_5 ),
        .I1(\loop[8].remd_tmp[9][7]_i_2__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .O(\loop[8].remd_tmp[9][7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h00000057)) 
    \loop[8].remd_tmp[9][7]_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I1(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][7]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \loop[8].remd_tmp[9][8]_i_1__0 
       (.I0(\loop[8].remd_tmp[9][8]_i_2__0_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .O(\loop[8].remd_tmp[9][8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \loop[8].remd_tmp[9][8]_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I1(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][8]_i_2__0_n_5 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][0]_i_1__0_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][1]_i_1__0_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][2]_i_1__0_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][3]_i_1__0_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][4]_i_1__0_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][5]_i_1__0_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][6]_i_1__0_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][7]_i_1__0_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][8]_i_1__0_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .R(1'b0));
  FDRE \loop[9].dividend_tmp_reg[10][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].dividend_tmp_reg[9][9]_srl9_n_5 ),
        .Q(\loop[9].dividend_tmp_reg[10][10]__0_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][0]_i_1__0 
       (.I0(\loop[8].dividend_tmp_reg[9][10]__0_n_5 ),
        .I1(\cal_tmp[9]__32 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hC9)) 
    \loop[9].remd_tmp[10][1]_i_1__0 
       (.I0(\cal_tmp[9]__32 ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I2(\loop[8].dividend_tmp_reg[9][10]__0_n_5 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \loop[9].remd_tmp[10][2]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I1(\loop[8].dividend_tmp_reg[9][10]__0_n_5 ),
        .I2(\cal_tmp[9]__32 ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .O(\loop[9].remd_tmp[10][2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hA9A9A999)) 
    \loop[9].remd_tmp[10][3]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .I1(\cal_tmp[9]__32 ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I4(\loop[8].dividend_tmp_reg[9][10]__0_n_5 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEEE01010111)) 
    \loop[9].remd_tmp[10][4]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .I1(\cal_tmp[9]__32 ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I4(\loop[8].dividend_tmp_reg[9][10]__0_n_5 ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][3] ),
        .O(\loop[9].remd_tmp[10][4]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \loop[9].remd_tmp[10][4]_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2__0_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .O(\cal_tmp[9]__32 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555554)) 
    \loop[9].remd_tmp[10][5]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I5(\loop[9].remd_tmp[10][9]_i_2__0_n_5 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA00005554)) 
    \loop[9].remd_tmp[10][6]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I4(\loop[9].remd_tmp[10][9]_i_2__0_n_5 ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .O(\loop[9].remd_tmp[10][6]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA54)) 
    \loop[9].remd_tmp[10][7]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2__0_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .O(\loop[9].remd_tmp[10][7]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAA8)) 
    \loop[9].remd_tmp[10][8]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2__0_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .O(\loop[9].remd_tmp[10][8]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \loop[9].remd_tmp[10][9]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2__0_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .O(\loop[9].remd_tmp[10][9]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \loop[9].remd_tmp[10][9]_i_2__0 
       (.I0(\loop[8].dividend_tmp_reg[9][10]__0_n_5 ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][3] ),
        .O(\loop[9].remd_tmp[10][9]_i_2__0_n_5 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][0]_i_1__0_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][1]_i_1__0_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][2]_i_1__0_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][3]_i_1__0_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][4]_i_1__0_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][5]_i_1__0_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][6]_i_1__0_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][7]_i_1__0_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][8]_i_1__0_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][9]_i_1__0_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_13
   (\loop[8].remd_tmp_reg[9][6]_0 ,
    remd,
    trunc_ln520_1_reg_5182_pp0_iter1_reg,
    ap_clk,
    \loop[9].remd_tmp_reg[10][4]_0 ,
    \loop[9].remd_tmp_reg[10][0]_0 ,
    \loop[10].remd_tmp_reg[11][2]_0 );
  output \loop[8].remd_tmp_reg[9][6]_0 ;
  output [2:0]remd;
  input [8:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;
  input ap_clk;
  input \loop[9].remd_tmp_reg[10][4]_0 ;
  input \loop[9].remd_tmp_reg[10][0]_0 ;
  input \loop[10].remd_tmp_reg[11][2]_0 ;

  wire ap_clk;
  wire [11:11]\cal_tmp[7]__26 ;
  wire \loop[0].dividend_tmp_reg_n_5_[1][10] ;
  wire \loop[0].dividend_tmp_reg_n_5_[1][9] ;
  wire \loop[0].remd_tmp_reg_n_5_[1][0] ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_5 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_5 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_5 ;
  wire \loop[10].remd_tmp[11][2]_i_2_n_5 ;
  wire \loop[10].remd_tmp[11][2]_i_3_n_5 ;
  wire \loop[10].remd_tmp_reg[11][2]_0 ;
  wire \loop[1].dividend_tmp_reg[2][9]_srl2_n_5 ;
  wire \loop[1].dividend_tmp_reg_n_5_[2][10] ;
  wire \loop[1].remd_tmp_reg_n_5_[2][0] ;
  wire \loop[1].remd_tmp_reg_n_5_[2][1] ;
  wire \loop[2].dividend_tmp_reg[3][10]__0_n_5 ;
  wire \loop[2].dividend_tmp_reg[3][9]_srl3_n_5 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_5 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_5 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_5 ;
  wire \loop[2].remd_tmp_reg_n_5_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_5_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_5_[3][2] ;
  wire \loop[3].dividend_tmp_reg[4][10]__0_n_5 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl4_n_5 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_5 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_5 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_5 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_5 ;
  wire \loop[3].remd_tmp_reg_n_5_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_5_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_5_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_5_[4][3] ;
  wire \loop[4].dividend_tmp_reg[5][10]__0_n_5 ;
  wire \loop[4].dividend_tmp_reg[5][9]_srl5_n_5 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_5 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_5 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_5 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_5 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_5 ;
  wire \loop[4].remd_tmp_reg_n_5_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_5_[5][4] ;
  wire \loop[5].dividend_tmp_reg[6][10]__0_n_5 ;
  wire \loop[5].dividend_tmp_reg[6][9]_srl6_n_5 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_5 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_5 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_5 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_5 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_5 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_5 ;
  wire \loop[5].remd_tmp_reg_n_5_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_5_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][10]__0_n_5 ;
  wire \loop[6].dividend_tmp_reg[7][9]_srl7_n_5 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_5 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_5 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_5 ;
  wire \loop[6].remd_tmp[7][2]_i_2_n_5 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_5 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_5 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_5 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_5 ;
  wire \loop[6].remd_tmp[7][6]_i_2_n_5 ;
  wire \loop[6].remd_tmp_reg_n_5_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_5_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][10]__0_n_5 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_5 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_5 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_5 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_5 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_5 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_5 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_5 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_5 ;
  wire \loop[7].remd_tmp[8][7]_i_2_n_5 ;
  wire \loop[7].remd_tmp_reg_n_5_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_5_[8][7] ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_5 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_5 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_5 ;
  wire \loop[8].remd_tmp[9][2]_i_2_n_5 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_5 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_5 ;
  wire \loop[8].remd_tmp[9][4]_i_2_n_5 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_5 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_5 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_5 ;
  wire \loop[8].remd_tmp[9][7]_i_2_n_5 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_5 ;
  wire \loop[8].remd_tmp[9][8]_i_2_n_5 ;
  wire \loop[8].remd_tmp_reg[9][6]_0 ;
  wire \loop[8].remd_tmp_reg_n_5_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_5_[9][8] ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_5 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_5 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_5 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_5 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_5 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_5 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_5 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_5 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_5 ;
  wire \loop[9].remd_tmp[10][9]_i_2_n_5 ;
  wire \loop[9].remd_tmp_reg[10][0]_0 ;
  wire \loop[9].remd_tmp_reg[10][4]_0 ;
  wire \loop[9].remd_tmp_reg_n_5_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_5_[10][9] ;
  wire [2:0]remd;
  wire [8:0]trunc_ln520_1_reg_5182_pp0_iter1_reg;

  FDRE \loop[0].dividend_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[7]),
        .Q(\loop[0].dividend_tmp_reg_n_5_[1][10] ),
        .R(1'b0));
  FDRE \loop[0].dividend_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[6]),
        .Q(\loop[0].dividend_tmp_reg_n_5_[1][9] ),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[8]),
        .Q(\loop[0].remd_tmp_reg_n_5_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h3626)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\loop[10].remd_tmp[11][2]_i_2_n_5 ),
        .I1(\loop[10].remd_tmp_reg[11][2]_0 ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF01C)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .I1(\loop[10].remd_tmp[11][2]_i_2_n_5 ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .I3(\loop[10].remd_tmp_reg[11][2]_0 ),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h03A8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\loop[10].remd_tmp[11][2]_i_2_n_5 ),
        .I1(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .I2(\loop[10].remd_tmp_reg[11][2]_0 ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \loop[10].remd_tmp[11][2]_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_5_[10][4] ),
        .I1(\loop[9].remd_tmp_reg_n_5_[10][5] ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][2] ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][3] ),
        .I4(\loop[10].remd_tmp[11][2]_i_3_n_5 ),
        .O(\loop[10].remd_tmp[11][2]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \loop[10].remd_tmp[11][2]_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_5_[10][7] ),
        .I1(\loop[9].remd_tmp_reg_n_5_[10][6] ),
        .I2(\loop[9].remd_tmp_reg_n_5_[10][9] ),
        .I3(\loop[9].remd_tmp_reg_n_5_[10][8] ),
        .O(\loop[10].remd_tmp[11][2]_i_3_n_5 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_5 ),
        .Q(remd[0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_5 ),
        .Q(remd[1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_5 ),
        .Q(remd[2]),
        .R(1'b0));
  FDRE \loop[1].dividend_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg_n_5_[1][9] ),
        .Q(\loop[1].dividend_tmp_reg_n_5_[2][10] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][9]_srl2 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[5]),
        .Q(\loop[1].dividend_tmp_reg[2][9]_srl2_n_5 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg_n_5_[1][10] ),
        .Q(\loop[1].remd_tmp_reg_n_5_[2][0] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].remd_tmp_reg_n_5_[1][0] ),
        .Q(\loop[1].remd_tmp_reg_n_5_[2][1] ),
        .R(1'b0));
  FDRE \loop[2].dividend_tmp_reg[3][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].dividend_tmp_reg[2][9]_srl2_n_5 ),
        .Q(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][9]_srl3 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[4]),
        .Q(\loop[2].dividend_tmp_reg[3][9]_srl3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_5_[2][0] ),
        .I1(\loop[1].remd_tmp_reg_n_5_[2][1] ),
        .I2(\loop[1].dividend_tmp_reg_n_5_[2][10] ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_5_[2][1] ),
        .I1(\loop[1].dividend_tmp_reg_n_5_[2][10] ),
        .I2(\loop[1].remd_tmp_reg_n_5_[2][0] ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_5_[2][1] ),
        .I1(\loop[1].dividend_tmp_reg_n_5_[2][10] ),
        .I2(\loop[1].remd_tmp_reg_n_5_[2][0] ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_5 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_5 ),
        .Q(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_5 ),
        .Q(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_5 ),
        .Q(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .R(1'b0));
  FDRE \loop[3].dividend_tmp_reg[4][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].dividend_tmp_reg[3][9]_srl3_n_5 ),
        .Q(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][9]_srl4 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[3]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h03F8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I3(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hF10A)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .I3(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h222C)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .I3(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_5_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_5_[3][1] ),
        .I2(\loop[2].dividend_tmp_reg[3][10]__0_n_5 ),
        .I3(\loop[2].remd_tmp_reg_n_5_[3][0] ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_5 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_5 ),
        .Q(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .R(1'b0));
  FDRE \loop[4].dividend_tmp_reg[5][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl4_n_5 ),
        .Q(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][9]_srl5 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[2]),
        .Q(\loop[4].dividend_tmp_reg[5][9]_srl5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h0101FEEE)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .I1(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I4(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h9999998A)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h1E1E1E10)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hE01FE000)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hFFE00000)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_5_[4][0] ),
        .I1(\loop[3].dividend_tmp_reg[4][10]__0_n_5 ),
        .I2(\loop[3].remd_tmp_reg_n_5_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_5_[4][2] ),
        .I4(\loop[3].remd_tmp_reg_n_5_[4][3] ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_5 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_5 ),
        .Q(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .R(1'b0));
  FDRE \loop[5].dividend_tmp_reg[6][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].dividend_tmp_reg[5][9]_srl5_n_5 ),
        .Q(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][9]_srl6 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[1]),
        .Q(\loop[5].dividend_tmp_reg[6][9]_srl6_n_5 ));
  LUT6 #(
    .INIT(64'h00000005FFFFFFEA)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I5(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFF0000FFFF0100EE)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0F0F0FF00E0E0EF0)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hC3C3C333C2C2C222)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hA9A9A999A8A8A888)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEEE00000000)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_5_[5][3] ),
        .I1(\loop[4].remd_tmp_reg_n_5_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_5_[5][1] ),
        .I3(\loop[4].dividend_tmp_reg[5][10]__0_n_5 ),
        .I4(\loop[4].remd_tmp_reg_n_5_[5][0] ),
        .I5(\loop[4].remd_tmp_reg_n_5_[5][4] ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_5 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_5 ),
        .Q(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .R(1'b0));
  FDRE \loop[6].dividend_tmp_reg[7][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].dividend_tmp_reg[6][9]_srl6_n_5 ),
        .Q(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][9]_srl7 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln520_1_reg_5182_pp0_iter1_reg[0]),
        .Q(\loop[6].dividend_tmp_reg[7][9]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h3626)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[6].remd_tmp[7][2]_i_2_n_5 ),
        .I1(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hF01C)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I1(\loop[6].remd_tmp[7][2]_i_2_n_5 ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .I3(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h03A8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[6].remd_tmp[7][2]_i_2_n_5 ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .I2(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \loop[6].remd_tmp[7][2]_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .O(\loop[6].remd_tmp[7][2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF00000000FEFEFE)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I3(\loop[6].remd_tmp[7][6]_i_2_n_5 ),
        .I4(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hA999A999A999A888)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I3(\loop[6].remd_tmp[7][6]_i_2_n_5 ),
        .I4(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFF80007FFF80000)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[6].remd_tmp[7][6]_i_2_n_5 ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I4(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFEFEFE00000000)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_5_[6][4] ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][3] ),
        .I2(\loop[5].remd_tmp_reg_n_5_[6][2] ),
        .I3(\loop[5].remd_tmp_reg_n_5_[6][1] ),
        .I4(\loop[6].remd_tmp[7][6]_i_2_n_5 ),
        .I5(\loop[5].remd_tmp_reg_n_5_[6][5] ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \loop[6].remd_tmp[7][6]_i_2 
       (.I0(\loop[5].dividend_tmp_reg[6][10]__0_n_5 ),
        .I1(\loop[5].remd_tmp_reg_n_5_[6][0] ),
        .O(\loop[6].remd_tmp[7][6]_i_2_n_5 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_5 ),
        .Q(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].dividend_tmp_reg[7][9]_srl7_n_5 ),
        .Q(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I1(\cal_tmp[7]__26 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hC9)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\cal_tmp[7]__26 ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I2(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I1(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I2(\cal_tmp[7]__26 ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hA9A9A999)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .I1(\cal_tmp[7]__26 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I4(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEEE01010111)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .I1(\cal_tmp[7]__26 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I4(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I5(\loop[6].remd_tmp_reg_n_5_[7][3] ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \loop[7].remd_tmp[8][4]_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .I3(\loop[7].remd_tmp[8][7]_i_2_n_5 ),
        .O(\cal_tmp[7]__26 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hAA54)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I3(\loop[7].remd_tmp[8][7]_i_2_n_5 ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hAA98)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I1(\loop[7].remd_tmp[8][7]_i_2_n_5 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_5_[7][5] ),
        .I1(\loop[7].remd_tmp[8][7]_i_2_n_5 ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][4] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][6] ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \loop[7].remd_tmp[8][7]_i_2 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_5 ),
        .I1(\loop[6].remd_tmp_reg_n_5_[7][0] ),
        .I2(\loop[6].remd_tmp_reg_n_5_[7][1] ),
        .I3(\loop[6].remd_tmp_reg_n_5_[7][2] ),
        .I4(\loop[6].remd_tmp_reg_n_5_[7][3] ),
        .O(\loop[7].remd_tmp[8][7]_i_2_n_5 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_5 ),
        .Q(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h3626)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[8].remd_tmp[9][2]_i_2_n_5 ),
        .I1(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF01C)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I1(\loop[8].remd_tmp[9][2]_i_2_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I3(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h03A8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[8].remd_tmp[9][2]_i_2_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I2(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \loop[8].remd_tmp[9][2]_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0000E0E0EEE)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[8].remd_tmp[9][4]_i_2_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I3(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFA0004AAAA4444)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .I1(\loop[8].remd_tmp[9][4]_i_2_n_5 ),
        .I2(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \loop[8].remd_tmp[9][4]_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .O(\loop[8].remd_tmp[9][4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFC0000)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[8].remd_tmp[9][8]_i_2_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I4(\loop[8].remd_tmp[9][7]_i_2_n_5 ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF5400AAAA5400)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I3(\loop[8].remd_tmp[9][7]_i_2_n_5 ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I5(\loop[8].remd_tmp[9][8]_i_2_n_5 ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0ACA0)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[8].remd_tmp[9][8]_i_2_n_5 ),
        .I1(\loop[8].remd_tmp[9][7]_i_2_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I5(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h00000057)) 
    \loop[8].remd_tmp[9][7]_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I1(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[8].remd_tmp[9][8]_i_2_n_5 ),
        .I1(\loop[7].remd_tmp_reg_n_5_[8][5] ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][4] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][7] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][6] ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \loop[8].remd_tmp[9][8]_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_5_[8][0] ),
        .I1(\loop[7].dividend_tmp_reg[8][10]__0_n_5 ),
        .I2(\loop[7].remd_tmp_reg_n_5_[8][1] ),
        .I3(\loop[7].remd_tmp_reg_n_5_[8][3] ),
        .I4(\loop[7].remd_tmp_reg_n_5_[8][2] ),
        .O(\loop[8].remd_tmp[9][8]_i_2_n_5 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_5 ),
        .Q(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hC9)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9][6]_0 ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I2(\loop[9].remd_tmp_reg[10][4]_0 ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I1(\loop[9].remd_tmp_reg[10][4]_0 ),
        .I2(\loop[8].remd_tmp_reg[9][6]_0 ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hA9A9A999)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .I1(\loop[8].remd_tmp_reg[9][6]_0 ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I4(\loop[9].remd_tmp_reg[10][4]_0 ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEEE01010111)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .I1(\loop[8].remd_tmp_reg[9][6]_0 ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I4(\loop[9].remd_tmp_reg[10][4]_0 ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][3] ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \loop[9].remd_tmp[10][4]_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .O(\loop[8].remd_tmp_reg[9][6]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555554)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I5(\loop[9].remd_tmp[10][9]_i_2_n_5 ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA00005554)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I4(\loop[9].remd_tmp[10][9]_i_2_n_5 ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA54)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAA8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_5_[9][7] ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][4] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][5] ),
        .I3(\loop[9].remd_tmp[10][9]_i_2_n_5 ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][6] ),
        .I5(\loop[8].remd_tmp_reg_n_5_[9][8] ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \loop[9].remd_tmp[10][9]_i_2 
       (.I0(\loop[9].remd_tmp_reg[10][4]_0 ),
        .I1(\loop[8].remd_tmp_reg_n_5_[9][0] ),
        .I2(\loop[8].remd_tmp_reg_n_5_[9][1] ),
        .I3(\loop[8].remd_tmp_reg_n_5_[9][2] ),
        .I4(\loop[8].remd_tmp_reg_n_5_[9][3] ),
        .O(\loop[9].remd_tmp[10][9]_i_2_n_5 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp_reg[10][0]_0 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_5 ),
        .Q(\loop[9].remd_tmp_reg_n_5_[10][9] ),
        .R(1'b0));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "5'b00001" *) 
(* ap_ST_fsm_state2 = "5'b00010" *) (* ap_ST_fsm_state3 = "5'b00100" *) (* ap_ST_fsm_state4 = "5'b01000" *) 
(* ap_ST_fsm_state5 = "5'b10000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpg
   (ap_clk,
    ap_rst_n,
    s_axis_video_TDATA,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    fid_in,
    m_axis_video_TDATA,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    fid,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [31:0]s_axis_video_TDATA;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  input [3:0]s_axis_video_TKEEP;
  input [3:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  input fid_in;
  output [31:0]m_axis_video_TDATA;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;
  output [3:0]m_axis_video_TKEEP;
  output [3:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  output fid;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \AXIvideo2MultiPixStream_U0/axi_last_V_2_reg_136 ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179/ap_done_reg1 ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0 ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out ;
  wire \AXIvideo2MultiPixStream_U0/icmp_ln789_fu_273_p2 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire CTRL_s_axi_U_n_10;
  wire CTRL_s_axi_U_n_103;
  wire CTRL_s_axi_U_n_104;
  wire CTRL_s_axi_U_n_105;
  wire CTRL_s_axi_U_n_106;
  wire CTRL_s_axi_U_n_107;
  wire CTRL_s_axi_U_n_108;
  wire CTRL_s_axi_U_n_109;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_110;
  wire CTRL_s_axi_U_n_112;
  wire CTRL_s_axi_U_n_113;
  wire CTRL_s_axi_U_n_114;
  wire CTRL_s_axi_U_n_115;
  wire CTRL_s_axi_U_n_116;
  wire CTRL_s_axi_U_n_117;
  wire CTRL_s_axi_U_n_118;
  wire CTRL_s_axi_U_n_119;
  wire CTRL_s_axi_U_n_12;
  wire CTRL_s_axi_U_n_120;
  wire CTRL_s_axi_U_n_121;
  wire CTRL_s_axi_U_n_122;
  wire CTRL_s_axi_U_n_123;
  wire CTRL_s_axi_U_n_124;
  wire CTRL_s_axi_U_n_125;
  wire CTRL_s_axi_U_n_126;
  wire CTRL_s_axi_U_n_127;
  wire CTRL_s_axi_U_n_128;
  wire CTRL_s_axi_U_n_129;
  wire CTRL_s_axi_U_n_13;
  wire CTRL_s_axi_U_n_130;
  wire CTRL_s_axi_U_n_131;
  wire CTRL_s_axi_U_n_132;
  wire CTRL_s_axi_U_n_133;
  wire CTRL_s_axi_U_n_137;
  wire CTRL_s_axi_U_n_138;
  wire CTRL_s_axi_U_n_139;
  wire CTRL_s_axi_U_n_14;
  wire CTRL_s_axi_U_n_144;
  wire CTRL_s_axi_U_n_146;
  wire CTRL_s_axi_U_n_147;
  wire CTRL_s_axi_U_n_148;
  wire CTRL_s_axi_U_n_149;
  wire CTRL_s_axi_U_n_15;
  wire CTRL_s_axi_U_n_150;
  wire CTRL_s_axi_U_n_151;
  wire CTRL_s_axi_U_n_152;
  wire CTRL_s_axi_U_n_153;
  wire CTRL_s_axi_U_n_154;
  wire CTRL_s_axi_U_n_155;
  wire CTRL_s_axi_U_n_16;
  wire CTRL_s_axi_U_n_17;
  wire CTRL_s_axi_U_n_172;
  wire CTRL_s_axi_U_n_173;
  wire CTRL_s_axi_U_n_174;
  wire CTRL_s_axi_U_n_175;
  wire CTRL_s_axi_U_n_176;
  wire CTRL_s_axi_U_n_177;
  wire CTRL_s_axi_U_n_178;
  wire CTRL_s_axi_U_n_179;
  wire CTRL_s_axi_U_n_18;
  wire CTRL_s_axi_U_n_19;
  wire CTRL_s_axi_U_n_20;
  wire CTRL_s_axi_U_n_206;
  wire CTRL_s_axi_U_n_21;
  wire CTRL_s_axi_U_n_210;
  wire CTRL_s_axi_U_n_212;
  wire CTRL_s_axi_U_n_22;
  wire CTRL_s_axi_U_n_23;
  wire CTRL_s_axi_U_n_24;
  wire CTRL_s_axi_U_n_25;
  wire CTRL_s_axi_U_n_26;
  wire CTRL_s_axi_U_n_338;
  wire CTRL_s_axi_U_n_339;
  wire CTRL_s_axi_U_n_340;
  wire CTRL_s_axi_U_n_341;
  wire CTRL_s_axi_U_n_342;
  wire CTRL_s_axi_U_n_343;
  wire CTRL_s_axi_U_n_344;
  wire CTRL_s_axi_U_n_345;
  wire CTRL_s_axi_U_n_346;
  wire CTRL_s_axi_U_n_347;
  wire CTRL_s_axi_U_n_348;
  wire CTRL_s_axi_U_n_349;
  wire CTRL_s_axi_U_n_35;
  wire CTRL_s_axi_U_n_350;
  wire CTRL_s_axi_U_n_351;
  wire CTRL_s_axi_U_n_352;
  wire CTRL_s_axi_U_n_353;
  wire CTRL_s_axi_U_n_354;
  wire CTRL_s_axi_U_n_355;
  wire CTRL_s_axi_U_n_356;
  wire CTRL_s_axi_U_n_357;
  wire CTRL_s_axi_U_n_359;
  wire CTRL_s_axi_U_n_36;
  wire CTRL_s_axi_U_n_361;
  wire CTRL_s_axi_U_n_362;
  wire CTRL_s_axi_U_n_37;
  wire CTRL_s_axi_U_n_38;
  wire CTRL_s_axi_U_n_39;
  wire CTRL_s_axi_U_n_40;
  wire CTRL_s_axi_U_n_41;
  wire CTRL_s_axi_U_n_42;
  wire CTRL_s_axi_U_n_43;
  wire CTRL_s_axi_U_n_44;
  wire CTRL_s_axi_U_n_49;
  wire CTRL_s_axi_U_n_50;
  wire CTRL_s_axi_U_n_51;
  wire CTRL_s_axi_U_n_52;
  wire CTRL_s_axi_U_n_53;
  wire CTRL_s_axi_U_n_7;
  wire CTRL_s_axi_U_n_70;
  wire CTRL_s_axi_U_n_71;
  wire CTRL_s_axi_U_n_72;
  wire CTRL_s_axi_U_n_8;
  wire CTRL_s_axi_U_n_83;
  wire CTRL_s_axi_U_n_84;
  wire CTRL_s_axi_U_n_86;
  wire CTRL_s_axi_U_n_9;
  wire \MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1 ;
  wire [15:0]ZplateHorContDelta;
  wire [15:0]ZplateHorContStart;
  wire [15:0]ZplateVerContDelta;
  wire [13:4]add_i_fu_842_p2;
  wire [0:0]add_ln1404_fu_884_p2;
  wire [31:1]add_ln457_fu_553_p2;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg_n_5;
  wire [29:0]axi_data_2_lcssa_reg_146;
  wire [29:0]axi_data_V_5_fu_104;
  wire [9:7]barWidthMinSamples_fu_806_p2;
  wire [15:0]bck_motion_en;
  wire [7:0]bckgndId;
  wire cmp8_fu_706_p2;
  wire [7:0]colorFormat;
  wire [31:0]count;
  wire count0;
  wire count_new_0_reg_328;
  wire count_new_0_reg_3280;
  wire \count_new_0_reg_328[0]_i_1_n_5 ;
  wire \count_new_0_reg_328[31]_i_10_n_5 ;
  wire \count_new_0_reg_328[31]_i_11_n_5 ;
  wire \count_new_0_reg_328[31]_i_12_n_5 ;
  wire \count_new_0_reg_328[31]_i_4_n_5 ;
  wire \count_new_0_reg_328[31]_i_5_n_5 ;
  wire \count_new_0_reg_328[31]_i_6_n_5 ;
  wire \count_new_0_reg_328[31]_i_7_n_5 ;
  wire \count_new_0_reg_328[31]_i_9_n_5 ;
  wire \count_new_0_reg_328_reg[16]_i_1_n_10 ;
  wire \count_new_0_reg_328_reg[16]_i_1_n_11 ;
  wire \count_new_0_reg_328_reg[16]_i_1_n_12 ;
  wire \count_new_0_reg_328_reg[16]_i_1_n_5 ;
  wire \count_new_0_reg_328_reg[16]_i_1_n_6 ;
  wire \count_new_0_reg_328_reg[16]_i_1_n_7 ;
  wire \count_new_0_reg_328_reg[16]_i_1_n_8 ;
  wire \count_new_0_reg_328_reg[16]_i_1_n_9 ;
  wire \count_new_0_reg_328_reg[24]_i_1_n_10 ;
  wire \count_new_0_reg_328_reg[24]_i_1_n_11 ;
  wire \count_new_0_reg_328_reg[24]_i_1_n_12 ;
  wire \count_new_0_reg_328_reg[24]_i_1_n_5 ;
  wire \count_new_0_reg_328_reg[24]_i_1_n_6 ;
  wire \count_new_0_reg_328_reg[24]_i_1_n_7 ;
  wire \count_new_0_reg_328_reg[24]_i_1_n_8 ;
  wire \count_new_0_reg_328_reg[24]_i_1_n_9 ;
  wire \count_new_0_reg_328_reg[31]_i_3_n_10 ;
  wire \count_new_0_reg_328_reg[31]_i_3_n_11 ;
  wire \count_new_0_reg_328_reg[31]_i_3_n_12 ;
  wire \count_new_0_reg_328_reg[31]_i_3_n_7 ;
  wire \count_new_0_reg_328_reg[31]_i_3_n_8 ;
  wire \count_new_0_reg_328_reg[31]_i_3_n_9 ;
  wire \count_new_0_reg_328_reg[8]_i_1_n_10 ;
  wire \count_new_0_reg_328_reg[8]_i_1_n_11 ;
  wire \count_new_0_reg_328_reg[8]_i_1_n_12 ;
  wire \count_new_0_reg_328_reg[8]_i_1_n_5 ;
  wire \count_new_0_reg_328_reg[8]_i_1_n_6 ;
  wire \count_new_0_reg_328_reg[8]_i_1_n_7 ;
  wire \count_new_0_reg_328_reg[8]_i_1_n_8 ;
  wire \count_new_0_reg_328_reg[8]_i_1_n_9 ;
  wire \count_new_0_reg_328_reg_n_5_[0] ;
  wire \count_new_0_reg_328_reg_n_5_[10] ;
  wire \count_new_0_reg_328_reg_n_5_[11] ;
  wire \count_new_0_reg_328_reg_n_5_[12] ;
  wire \count_new_0_reg_328_reg_n_5_[13] ;
  wire \count_new_0_reg_328_reg_n_5_[14] ;
  wire \count_new_0_reg_328_reg_n_5_[15] ;
  wire \count_new_0_reg_328_reg_n_5_[16] ;
  wire \count_new_0_reg_328_reg_n_5_[17] ;
  wire \count_new_0_reg_328_reg_n_5_[18] ;
  wire \count_new_0_reg_328_reg_n_5_[19] ;
  wire \count_new_0_reg_328_reg_n_5_[1] ;
  wire \count_new_0_reg_328_reg_n_5_[20] ;
  wire \count_new_0_reg_328_reg_n_5_[21] ;
  wire \count_new_0_reg_328_reg_n_5_[22] ;
  wire \count_new_0_reg_328_reg_n_5_[23] ;
  wire \count_new_0_reg_328_reg_n_5_[24] ;
  wire \count_new_0_reg_328_reg_n_5_[25] ;
  wire \count_new_0_reg_328_reg_n_5_[26] ;
  wire \count_new_0_reg_328_reg_n_5_[27] ;
  wire \count_new_0_reg_328_reg_n_5_[28] ;
  wire \count_new_0_reg_328_reg_n_5_[29] ;
  wire \count_new_0_reg_328_reg_n_5_[2] ;
  wire \count_new_0_reg_328_reg_n_5_[30] ;
  wire \count_new_0_reg_328_reg_n_5_[31] ;
  wire \count_new_0_reg_328_reg_n_5_[3] ;
  wire \count_new_0_reg_328_reg_n_5_[4] ;
  wire \count_new_0_reg_328_reg_n_5_[5] ;
  wire \count_new_0_reg_328_reg_n_5_[6] ;
  wire \count_new_0_reg_328_reg_n_5_[7] ;
  wire \count_new_0_reg_328_reg_n_5_[8] ;
  wire \count_new_0_reg_328_reg_n_5_[9] ;
  wire fid;
  wire fid_in;
  wire grp_reg_unsigned_short_s_fu_537_ap_ce;
  wire grp_reg_unsigned_short_s_fu_537_n_8;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  wire [29:0]grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TDATA;
  wire grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_339_n_100;
  wire grp_v_tpgHlsDataFlow_fu_339_n_13;
  wire grp_v_tpgHlsDataFlow_fu_339_n_15;
  wire grp_v_tpgHlsDataFlow_fu_339_n_16;
  wire grp_v_tpgHlsDataFlow_fu_339_n_17;
  wire grp_v_tpgHlsDataFlow_fu_339_n_55;
  wire grp_v_tpgHlsDataFlow_fu_339_n_56;
  wire grp_v_tpgHlsDataFlow_fu_339_n_57;
  wire grp_v_tpgHlsDataFlow_fu_339_n_58;
  wire grp_v_tpgHlsDataFlow_fu_339_n_59;
  wire grp_v_tpgHlsDataFlow_fu_339_n_60;
  wire grp_v_tpgHlsDataFlow_fu_339_n_61;
  wire grp_v_tpgHlsDataFlow_fu_339_n_62;
  wire grp_v_tpgHlsDataFlow_fu_339_n_63;
  wire grp_v_tpgHlsDataFlow_fu_339_n_64;
  wire grp_v_tpgHlsDataFlow_fu_339_n_65;
  wire grp_v_tpgHlsDataFlow_fu_339_n_66;
  wire grp_v_tpgHlsDataFlow_fu_339_n_67;
  wire grp_v_tpgHlsDataFlow_fu_339_n_68;
  wire grp_v_tpgHlsDataFlow_fu_339_n_69;
  wire grp_v_tpgHlsDataFlow_fu_339_n_70;
  wire grp_v_tpgHlsDataFlow_fu_339_n_71;
  wire grp_v_tpgHlsDataFlow_fu_339_n_72;
  wire grp_v_tpgHlsDataFlow_fu_339_n_73;
  wire grp_v_tpgHlsDataFlow_fu_339_n_74;
  wire grp_v_tpgHlsDataFlow_fu_339_n_76;
  wire grp_v_tpgHlsDataFlow_fu_339_n_77;
  wire grp_v_tpgHlsDataFlow_fu_339_n_78;
  wire grp_v_tpgHlsDataFlow_fu_339_n_79;
  wire grp_v_tpgHlsDataFlow_fu_339_n_80;
  wire grp_v_tpgHlsDataFlow_fu_339_n_81;
  wire grp_v_tpgHlsDataFlow_fu_339_n_82;
  wire grp_v_tpgHlsDataFlow_fu_339_n_83;
  wire grp_v_tpgHlsDataFlow_fu_339_n_84;
  wire grp_v_tpgHlsDataFlow_fu_339_n_85;
  wire grp_v_tpgHlsDataFlow_fu_339_n_86;
  wire grp_v_tpgHlsDataFlow_fu_339_n_87;
  wire grp_v_tpgHlsDataFlow_fu_339_n_88;
  wire grp_v_tpgHlsDataFlow_fu_339_n_91;
  wire grp_v_tpgHlsDataFlow_fu_339_n_95;
  wire grp_v_tpgHlsDataFlow_fu_339_n_96;
  wire grp_v_tpgHlsDataFlow_fu_339_n_97;
  wire grp_v_tpgHlsDataFlow_fu_339_n_98;
  wire grp_v_tpgHlsDataFlow_fu_339_n_99;
  wire [15:0]height;
  wire icmp_fu_836_p2;
  wire icmp_ln455_reg_611;
  wire icmp_ln993_1_fu_235_p2;
  wire icmp_ln993_fu_229_p2;
  wire interrupt;
  wire [29:0]\^m_axis_video_TDATA ;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]motionSpeed;
  wire p_0_in;
  wire [29:0]p_1_in;
  wire [15:0]passthruEndX;
  wire [15:0]passthruEndY;
  wire [15:0]passthruStartX;
  wire [15:0]passthruStartY;
  wire regslice_both_m_axis_video_V_data_V_U_n_10;
  wire regslice_both_s_axis_video_V_data_V_U_n_10;
  wire regslice_both_s_axis_video_V_data_V_U_n_11;
  wire regslice_both_s_axis_video_V_data_V_U_n_12;
  wire regslice_both_s_axis_video_V_data_V_U_n_13;
  wire regslice_both_s_axis_video_V_data_V_U_n_14;
  wire regslice_both_s_axis_video_V_data_V_U_n_15;
  wire regslice_both_s_axis_video_V_data_V_U_n_16;
  wire regslice_both_s_axis_video_V_data_V_U_n_17;
  wire regslice_both_s_axis_video_V_data_V_U_n_18;
  wire regslice_both_s_axis_video_V_data_V_U_n_19;
  wire regslice_both_s_axis_video_V_data_V_U_n_20;
  wire regslice_both_s_axis_video_V_data_V_U_n_21;
  wire regslice_both_s_axis_video_V_data_V_U_n_22;
  wire regslice_both_s_axis_video_V_data_V_U_n_23;
  wire regslice_both_s_axis_video_V_data_V_U_n_24;
  wire regslice_both_s_axis_video_V_data_V_U_n_25;
  wire regslice_both_s_axis_video_V_data_V_U_n_26;
  wire regslice_both_s_axis_video_V_data_V_U_n_27;
  wire regslice_both_s_axis_video_V_data_V_U_n_28;
  wire regslice_both_s_axis_video_V_data_V_U_n_29;
  wire regslice_both_s_axis_video_V_data_V_U_n_30;
  wire regslice_both_s_axis_video_V_data_V_U_n_31;
  wire regslice_both_s_axis_video_V_data_V_U_n_32;
  wire regslice_both_s_axis_video_V_data_V_U_n_33;
  wire regslice_both_s_axis_video_V_data_V_U_n_34;
  wire regslice_both_s_axis_video_V_data_V_U_n_35;
  wire regslice_both_s_axis_video_V_data_V_U_n_36;
  wire regslice_both_s_axis_video_V_data_V_U_n_37;
  wire regslice_both_s_axis_video_V_data_V_U_n_8;
  wire regslice_both_s_axis_video_V_data_V_U_n_9;
  wire regslice_both_s_axis_video_V_last_V_U_n_5;
  wire regslice_both_s_axis_video_V_last_V_U_n_7;
  wire regslice_both_s_axis_video_V_user_V_U_n_6;
  wire regslice_both_s_axis_video_V_user_V_U_n_7;
  wire s;
  wire \s[0]_i_10_n_5 ;
  wire \s[0]_i_11_n_5 ;
  wire \s[0]_i_12_n_5 ;
  wire \s[0]_i_13_n_5 ;
  wire \s[0]_i_14_n_5 ;
  wire \s[0]_i_15_n_5 ;
  wire \s[0]_i_16_n_5 ;
  wire \s[0]_i_17_n_5 ;
  wire \s[0]_i_18_n_5 ;
  wire \s[0]_i_19_n_5 ;
  wire \s[0]_i_20_n_5 ;
  wire \s[0]_i_21_n_5 ;
  wire \s[0]_i_4_n_5 ;
  wire \s[0]_i_6_n_5 ;
  wire \s[0]_i_7_n_5 ;
  wire \s[0]_i_8_n_5 ;
  wire \s[0]_i_9_n_5 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [31:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire \s_reg[0]_i_2_n_10 ;
  wire \s_reg[0]_i_2_n_11 ;
  wire \s_reg[0]_i_2_n_12 ;
  wire \s_reg[0]_i_2_n_13 ;
  wire \s_reg[0]_i_2_n_14 ;
  wire \s_reg[0]_i_2_n_15 ;
  wire \s_reg[0]_i_2_n_16 ;
  wire \s_reg[0]_i_2_n_17 ;
  wire \s_reg[0]_i_2_n_18 ;
  wire \s_reg[0]_i_2_n_19 ;
  wire \s_reg[0]_i_2_n_20 ;
  wire \s_reg[0]_i_2_n_5 ;
  wire \s_reg[0]_i_2_n_6 ;
  wire \s_reg[0]_i_2_n_7 ;
  wire \s_reg[0]_i_2_n_8 ;
  wire \s_reg[0]_i_2_n_9 ;
  wire \s_reg[0]_i_3_n_10 ;
  wire \s_reg[0]_i_3_n_11 ;
  wire \s_reg[0]_i_3_n_12 ;
  wire \s_reg[0]_i_3_n_7 ;
  wire \s_reg[0]_i_3_n_8 ;
  wire \s_reg[0]_i_3_n_9 ;
  wire \s_reg[0]_i_5_n_10 ;
  wire \s_reg[0]_i_5_n_11 ;
  wire \s_reg[0]_i_5_n_12 ;
  wire \s_reg[0]_i_5_n_5 ;
  wire \s_reg[0]_i_5_n_6 ;
  wire \s_reg[0]_i_5_n_7 ;
  wire \s_reg[0]_i_5_n_8 ;
  wire \s_reg[0]_i_5_n_9 ;
  wire \s_reg[16]_i_1_n_10 ;
  wire \s_reg[16]_i_1_n_11 ;
  wire \s_reg[16]_i_1_n_12 ;
  wire \s_reg[16]_i_1_n_13 ;
  wire \s_reg[16]_i_1_n_14 ;
  wire \s_reg[16]_i_1_n_15 ;
  wire \s_reg[16]_i_1_n_16 ;
  wire \s_reg[16]_i_1_n_17 ;
  wire \s_reg[16]_i_1_n_18 ;
  wire \s_reg[16]_i_1_n_19 ;
  wire \s_reg[16]_i_1_n_20 ;
  wire \s_reg[16]_i_1_n_5 ;
  wire \s_reg[16]_i_1_n_6 ;
  wire \s_reg[16]_i_1_n_7 ;
  wire \s_reg[16]_i_1_n_8 ;
  wire \s_reg[16]_i_1_n_9 ;
  wire \s_reg[24]_i_1_n_10 ;
  wire \s_reg[24]_i_1_n_11 ;
  wire \s_reg[24]_i_1_n_12 ;
  wire \s_reg[24]_i_1_n_13 ;
  wire \s_reg[24]_i_1_n_14 ;
  wire \s_reg[24]_i_1_n_15 ;
  wire \s_reg[24]_i_1_n_16 ;
  wire \s_reg[24]_i_1_n_17 ;
  wire \s_reg[24]_i_1_n_18 ;
  wire \s_reg[24]_i_1_n_19 ;
  wire \s_reg[24]_i_1_n_20 ;
  wire \s_reg[24]_i_1_n_6 ;
  wire \s_reg[24]_i_1_n_7 ;
  wire \s_reg[24]_i_1_n_8 ;
  wire \s_reg[24]_i_1_n_9 ;
  wire \s_reg[8]_i_1_n_10 ;
  wire \s_reg[8]_i_1_n_11 ;
  wire \s_reg[8]_i_1_n_12 ;
  wire \s_reg[8]_i_1_n_13 ;
  wire \s_reg[8]_i_1_n_14 ;
  wire \s_reg[8]_i_1_n_15 ;
  wire \s_reg[8]_i_1_n_16 ;
  wire \s_reg[8]_i_1_n_17 ;
  wire \s_reg[8]_i_1_n_18 ;
  wire \s_reg[8]_i_1_n_19 ;
  wire \s_reg[8]_i_1_n_20 ;
  wire \s_reg[8]_i_1_n_5 ;
  wire \s_reg[8]_i_1_n_6 ;
  wire \s_reg[8]_i_1_n_7 ;
  wire \s_reg[8]_i_1_n_8 ;
  wire \s_reg[8]_i_1_n_9 ;
  wire \s_reg_n_5_[0] ;
  wire \s_reg_n_5_[1] ;
  wire \s_reg_n_5_[2] ;
  wire [11:0]sub_fu_199_p2;
  wire [10:0]sub_i_i_i_fu_872_p2;
  wire switch_le_fu_223_p2;
  wire [28:0]tmp_1_fu_569_p4;
  wire \tpgBackground_U0/ap_CS_fsm_state1 ;
  wire \tpgBackground_U0/cmp2_i381_reg_1484 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_52170 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_175406_out ;
  wire [0:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U_valid_out ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_fu_2081_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1050_fu_2255_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1285_reg_52350 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1336_reg_5231 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1629_reg_52070 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln520_fu_2075_p2254_in ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/xCount_V0 ;
  wire [14:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_fu_546 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_fu_5461 ;
  wire [8:8]\tpgBackground_U0/pix_val_V_10_reg_1524 ;
  wire [9:0]\tpgBackground_U0/rampStart_load_reg_1575 ;
  wire [6:6]\tpgBackground_U0/select_ln507_reg_1504 ;
  wire [15:0]\tpgBackground_U0/y_fu_284_reg ;
  wire [15:0]width;
  wire [7:6]\NLW_count_new_0_reg_328_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_count_new_0_reg_328_reg[31]_i_3_O_UNCONNECTED ;
  wire [7:7]\NLW_s_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:7]\NLW_s_reg[24]_i_1_CO_UNCONNECTED ;

  assign m_axis_video_TDATA[31] = \<const0> ;
  assign m_axis_video_TDATA[30] = \<const0> ;
  assign m_axis_video_TDATA[29:0] = \^m_axis_video_TDATA [29:0];
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_CTRL_s_axi CTRL_s_axi_U
       (.B({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_fu_546 [14],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_fu_546 [6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_fu_546 [0]}),
        .D({CTRL_s_axi_U_n_7,CTRL_s_axi_U_n_8,CTRL_s_axi_U_n_9,CTRL_s_axi_U_n_10,CTRL_s_axi_U_n_11,CTRL_s_axi_U_n_12,CTRL_s_axi_U_n_13,CTRL_s_axi_U_n_14,CTRL_s_axi_U_n_15,CTRL_s_axi_U_n_16,CTRL_s_axi_U_n_17,CTRL_s_axi_U_n_18,CTRL_s_axi_U_n_19,CTRL_s_axi_U_n_20,CTRL_s_axi_U_n_21,CTRL_s_axi_U_n_22}),
        .DI({CTRL_s_axi_U_n_148,CTRL_s_axi_U_n_149,CTRL_s_axi_U_n_150,CTRL_s_axi_U_n_151,CTRL_s_axi_U_n_152,CTRL_s_axi_U_n_153,CTRL_s_axi_U_n_154,CTRL_s_axi_U_n_155}),
        .E(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_52170 ),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .O({grp_v_tpgHlsDataFlow_fu_339_n_57,grp_v_tpgHlsDataFlow_fu_339_n_58,grp_v_tpgHlsDataFlow_fu_339_n_59,grp_v_tpgHlsDataFlow_fu_339_n_60,grp_v_tpgHlsDataFlow_fu_339_n_61,grp_v_tpgHlsDataFlow_fu_339_n_62,grp_v_tpgHlsDataFlow_fu_339_n_63,grp_v_tpgHlsDataFlow_fu_339_n_64}),
        .Q(bckgndId),
        .S({CTRL_s_axi_U_n_103,CTRL_s_axi_U_n_104,CTRL_s_axi_U_n_105,CTRL_s_axi_U_n_106,CTRL_s_axi_U_n_107,CTRL_s_axi_U_n_108,CTRL_s_axi_U_n_109,CTRL_s_axi_U_n_110}),
        .SR(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/xCount_V0 ),
        .SS(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_175406_out ),
        .\ap_CS_fsm_reg[0] (CTRL_s_axi_U_n_146),
        .\ap_CS_fsm_reg[0]_0 (CTRL_s_axi_U_n_147),
        .ap_ce_reg_reg({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] (grp_v_tpgHlsDataFlow_fu_339_n_16),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ({grp_v_tpgHlsDataFlow_fu_339_n_76,grp_v_tpgHlsDataFlow_fu_339_n_77,grp_v_tpgHlsDataFlow_fu_339_n_78,grp_v_tpgHlsDataFlow_fu_339_n_79,grp_v_tpgHlsDataFlow_fu_339_n_80,grp_v_tpgHlsDataFlow_fu_339_n_81,grp_v_tpgHlsDataFlow_fu_339_n_82,grp_v_tpgHlsDataFlow_fu_339_n_83,grp_v_tpgHlsDataFlow_fu_339_n_84,grp_v_tpgHlsDataFlow_fu_339_n_85}),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_0 (grp_v_tpgHlsDataFlow_fu_339_n_74),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_1 (grp_v_tpgHlsDataFlow_fu_339_n_87),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_2 (grp_v_tpgHlsDataFlow_fu_339_n_73),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_3 (grp_v_tpgHlsDataFlow_fu_339_n_17),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9]_4 (grp_v_tpgHlsDataFlow_fu_339_n_86),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\cmp103_reg_393_reg[0] (CTRL_s_axi_U_n_212),
        .\cmp103_reg_393_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_339_n_56),
        .\cmp126_i_reg_1565_reg[0] (grp_v_tpgHlsDataFlow_fu_339_n_15),
        .\cmp19230_reg_403_reg[0] (CTRL_s_axi_U_n_210),
        .\cmp19230_reg_403_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_339_n_55),
        .\cmp19230_reg_403_reg[0]_1 (\MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1 ),
        .cmp2_i381_reg_1484(\tpgBackground_U0/cmp2_i381_reg_1484 ),
        .\cmp2_i381_reg_1484_reg[0] (CTRL_s_axi_U_n_345),
        .\cmp2_i381_reg_1484_reg[0]_0 (CTRL_s_axi_U_n_356),
        .\cmp59_i_reg_1560_reg[0] (\tpgBackground_U0/ap_CS_fsm_state1 ),
        .\cmp59_i_reg_1560_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_339_n_13),
        .cmp8_fu_706_p2(cmp8_fu_706_p2),
        .grp_reg_unsigned_short_s_fu_537_ap_ce(grp_reg_unsigned_short_s_fu_537_ap_ce),
        .icmp_fu_836_p2(icmp_fu_836_p2),
        .icmp_ln1027_fu_2081_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_fu_2081_p2 ),
        .icmp_ln1050_fu_2255_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1050_fu_2255_p2 ),
        .icmp_ln1285_reg_52350(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1285_reg_52350 ),
        .icmp_ln1336_reg_5231(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1336_reg_5231 ),
        .icmp_ln1629_reg_52070(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1629_reg_52070 ),
        .icmp_ln520_fu_2075_p2254_in(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln520_fu_2075_p2254_in ),
        .\icmp_ln691_reg_1630_reg[0] (\tpgBackground_U0/y_fu_284_reg ),
        .icmp_ln789_fu_273_p2(\AXIvideo2MultiPixStream_U0/icmp_ln789_fu_273_p2 ),
        .icmp_ln993_1_fu_235_p2(icmp_ln993_1_fu_235_p2),
        .icmp_ln993_fu_229_p2(icmp_ln993_fu_229_p2),
        .\int_ZplateHorContDelta_reg[15]_0 (ZplateHorContDelta),
        .\int_ZplateHorContStart_reg[15]_0 (ZplateHorContStart),
        .\int_ZplateVerContDelta_reg[15]_0 (ZplateVerContDelta),
        .int_ap_start_reg_0(ap_NS_fsm[1]),
        .\int_bck_motion_en_reg[15]_0 (bck_motion_en),
        .\int_bckgndId_reg[0]_0 (CTRL_s_axi_U_n_70),
        .\int_bckgndId_reg[1]_0 (CTRL_s_axi_U_n_43),
        .\int_bckgndId_reg[1]_1 (CTRL_s_axi_U_n_51),
        .\int_bckgndId_reg[2]_0 (CTRL_s_axi_U_n_23),
        .\int_bckgndId_reg[2]_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 ),
        .\int_bckgndId_reg[2]_2 (CTRL_s_axi_U_n_71),
        .\int_bckgndId_reg[2]_3 (CTRL_s_axi_U_n_359),
        .\int_bckgndId_reg[3]_0 (CTRL_s_axi_U_n_26),
        .\int_bckgndId_reg[3]_1 (CTRL_s_axi_U_n_37),
        .\int_bckgndId_reg[3]_2 (CTRL_s_axi_U_n_49),
        .\int_bckgndId_reg[3]_3 (CTRL_s_axi_U_n_50),
        .\int_bckgndId_reg[3]_4 (CTRL_s_axi_U_n_52),
        .\int_bckgndId_reg[4]_0 (CTRL_s_axi_U_n_24),
        .\int_bckgndId_reg[4]_1 (CTRL_s_axi_U_n_36),
        .\int_bckgndId_reg[7]_0 (CTRL_s_axi_U_n_38),
        .\int_bckgndId_reg[7]_1 (CTRL_s_axi_U_n_362),
        .\int_colorFormat_reg[2]_0 (CTRL_s_axi_U_n_72),
        .\int_colorFormat_reg[3]_0 (CTRL_s_axi_U_n_83),
        .\int_colorFormat_reg[3]_1 (CTRL_s_axi_U_n_84),
        .\int_colorFormat_reg[3]_2 (CTRL_s_axi_U_n_361),
        .\int_colorFormat_reg[7]_0 (colorFormat),
        .\int_height_reg[0]_0 (add_ln1404_fu_884_p2),
        .\int_height_reg[11]_0 (sub_i_i_i_fu_872_p2),
        .\int_height_reg[15]_0 (CTRL_s_axi_U_n_86),
        .\int_height_reg[15]_1 (height),
        .\int_height_reg[15]_2 ({CTRL_s_axi_U_n_112,CTRL_s_axi_U_n_113,CTRL_s_axi_U_n_114,CTRL_s_axi_U_n_115,CTRL_s_axi_U_n_116,CTRL_s_axi_U_n_117,CTRL_s_axi_U_n_118}),
        .\int_motionSpeed_reg[7]_0 (motionSpeed),
        .\int_passthruEndX_reg[15]_0 (passthruEndX),
        .\int_passthruEndY_reg[15]_0 ({CTRL_s_axi_U_n_172,CTRL_s_axi_U_n_173,CTRL_s_axi_U_n_174,CTRL_s_axi_U_n_175,CTRL_s_axi_U_n_176,CTRL_s_axi_U_n_177,CTRL_s_axi_U_n_178,CTRL_s_axi_U_n_179}),
        .\int_passthruEndY_reg[15]_1 (passthruEndY),
        .\int_passthruStartX_reg[15]_0 (passthruStartX),
        .\int_passthruStartY_reg[15]_0 (passthruStartY),
        .\int_width_reg[0]_0 (CTRL_s_axi_U_n_53),
        .\int_width_reg[12]_0 (barWidthMinSamples_fu_806_p2),
        .\int_width_reg[13]_0 ({add_i_fu_842_p2,CTRL_s_axi_U_n_206}),
        .\int_width_reg[15]_0 (width),
        .\int_width_reg[15]_1 ({CTRL_s_axi_U_n_127,CTRL_s_axi_U_n_128,CTRL_s_axi_U_n_129,CTRL_s_axi_U_n_130,CTRL_s_axi_U_n_131,CTRL_s_axi_U_n_132,CTRL_s_axi_U_n_133}),
        .\int_width_reg[8]_0 ({CTRL_s_axi_U_n_119,CTRL_s_axi_U_n_120,CTRL_s_axi_U_n_121,CTRL_s_axi_U_n_122,CTRL_s_axi_U_n_123,CTRL_s_axi_U_n_124,CTRL_s_axi_U_n_125,CTRL_s_axi_U_n_126}),
        .\int_width_reg[9]_0 ({sub_fu_199_p2[11:9],CTRL_s_axi_U_n_137,CTRL_s_axi_U_n_138,CTRL_s_axi_U_n_139,sub_fu_199_p2[5:2],CTRL_s_axi_U_n_144,sub_fu_199_p2[0]}),
        .interrupt(interrupt),
        .pix_val_V_10_reg_1524(\tpgBackground_U0/pix_val_V_10_reg_1524 ),
        .rampStart_load_reg_1575(\tpgBackground_U0/rampStart_load_reg_1575 ),
        .\rampStart_load_reg_1575_reg[0] (CTRL_s_axi_U_n_341),
        .\rampStart_load_reg_1575_reg[1] (CTRL_s_axi_U_n_342),
        .\rampStart_load_reg_1575_reg[2] (CTRL_s_axi_U_n_339),
        .\rampStart_load_reg_1575_reg[3] (CTRL_s_axi_U_n_343),
        .\rampStart_load_reg_1575_reg[5] (CTRL_s_axi_U_n_338),
        .\rampStart_load_reg_1575_reg[6] (CTRL_s_axi_U_n_340),
        .\rampStart_load_reg_1575_reg[8] (CTRL_s_axi_U_n_357),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .\select_ln214_reg_1582_reg[0] (CTRL_s_axi_U_n_39),
        .\select_ln214_reg_1582_reg[0]_0 (CTRL_s_axi_U_n_346),
        .\select_ln214_reg_1582_reg[1] (CTRL_s_axi_U_n_40),
        .\select_ln214_reg_1582_reg[1]_0 (CTRL_s_axi_U_n_347),
        .\select_ln214_reg_1582_reg[2] (CTRL_s_axi_U_n_348),
        .\select_ln214_reg_1582_reg[3] (CTRL_s_axi_U_n_349),
        .\select_ln214_reg_1582_reg[4] (CTRL_s_axi_U_n_350),
        .\select_ln214_reg_1582_reg[5] (CTRL_s_axi_U_n_351),
        .\select_ln214_reg_1582_reg[6] (CTRL_s_axi_U_n_42),
        .\select_ln214_reg_1582_reg[6]_0 (CTRL_s_axi_U_n_352),
        .\select_ln214_reg_1582_reg[7] (CTRL_s_axi_U_n_353),
        .\select_ln214_reg_1582_reg[8] (CTRL_s_axi_U_n_354),
        .\select_ln214_reg_1582_reg[9] (CTRL_s_axi_U_n_35),
        .\select_ln214_reg_1582_reg[9]_0 (CTRL_s_axi_U_n_355),
        .\select_ln507_cast_reg_1494_reg[2] (CTRL_s_axi_U_n_25),
        .select_ln507_reg_1504(\tpgBackground_U0/select_ln507_reg_1504 ),
        .\select_ln507_reg_1504_reg[6] (CTRL_s_axi_U_n_41),
        .\select_ln507_reg_1504_reg[6]_0 (CTRL_s_axi_U_n_44),
        .\select_ln507_reg_1504_reg[6]_1 (CTRL_s_axi_U_n_344),
        .switch_le_fu_223_p2(switch_le_fu_223_p2),
        .valid_out(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U_valid_out ),
        .x_fu_5461(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_fu_5461 ),
        .\zonePlateVDelta_reg[15] ({grp_v_tpgHlsDataFlow_fu_339_n_65,grp_v_tpgHlsDataFlow_fu_339_n_66,grp_v_tpgHlsDataFlow_fu_339_n_67,grp_v_tpgHlsDataFlow_fu_339_n_68,grp_v_tpgHlsDataFlow_fu_339_n_69,grp_v_tpgHlsDataFlow_fu_339_n_70,grp_v_tpgHlsDataFlow_fu_339_n_71,grp_v_tpgHlsDataFlow_fu_339_n_72}));
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_339_n_100),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done),
        .R(grp_v_tpgHlsDataFlow_fu_339_n_98));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_339_n_88),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg_n_5),
        .R(grp_v_tpgHlsDataFlow_fu_339_n_98));
  LUT2 #(
    .INIT(4'h8)) 
    \count[31]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln455_reg_611),
        .O(count0));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \count_new_0_reg_328[0]_i_1 
       (.I0(\count_new_0_reg_328[31]_i_4_n_5 ),
        .I1(\count_new_0_reg_328[31]_i_5_n_5 ),
        .I2(\count_new_0_reg_328[31]_i_6_n_5 ),
        .I3(\count_new_0_reg_328[31]_i_7_n_5 ),
        .I4(count[0]),
        .O(\count_new_0_reg_328[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \count_new_0_reg_328[31]_i_10 
       (.I0(add_ln457_fu_553_p2[7]),
        .I1(add_ln457_fu_553_p2[4]),
        .I2(count[0]),
        .I3(add_ln457_fu_553_p2[13]),
        .O(\count_new_0_reg_328[31]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_328[31]_i_11 
       (.I0(add_ln457_fu_553_p2[31]),
        .I1(add_ln457_fu_553_p2[10]),
        .I2(add_ln457_fu_553_p2[19]),
        .I3(add_ln457_fu_553_p2[2]),
        .O(\count_new_0_reg_328[31]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_328[31]_i_12 
       (.I0(add_ln457_fu_553_p2[16]),
        .I1(add_ln457_fu_553_p2[22]),
        .I2(add_ln457_fu_553_p2[21]),
        .I3(add_ln457_fu_553_p2[5]),
        .O(\count_new_0_reg_328[31]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \count_new_0_reg_328[31]_i_4 
       (.I0(add_ln457_fu_553_p2[14]),
        .I1(add_ln457_fu_553_p2[1]),
        .I2(add_ln457_fu_553_p2[12]),
        .I3(add_ln457_fu_553_p2[24]),
        .I4(\count_new_0_reg_328[31]_i_9_n_5 ),
        .O(\count_new_0_reg_328[31]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_328[31]_i_5 
       (.I0(add_ln457_fu_553_p2[9]),
        .I1(add_ln457_fu_553_p2[26]),
        .I2(add_ln457_fu_553_p2[25]),
        .I3(add_ln457_fu_553_p2[29]),
        .I4(\count_new_0_reg_328[31]_i_10_n_5 ),
        .O(\count_new_0_reg_328[31]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \count_new_0_reg_328[31]_i_6 
       (.I0(add_ln457_fu_553_p2[11]),
        .I1(add_ln457_fu_553_p2[30]),
        .I2(add_ln457_fu_553_p2[6]),
        .I3(add_ln457_fu_553_p2[3]),
        .I4(\count_new_0_reg_328[31]_i_11_n_5 ),
        .O(\count_new_0_reg_328[31]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_328[31]_i_7 
       (.I0(add_ln457_fu_553_p2[23]),
        .I1(add_ln457_fu_553_p2[17]),
        .I2(add_ln457_fu_553_p2[15]),
        .I3(add_ln457_fu_553_p2[27]),
        .I4(\count_new_0_reg_328[31]_i_12_n_5 ),
        .O(\count_new_0_reg_328[31]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_328[31]_i_9 
       (.I0(add_ln457_fu_553_p2[28]),
        .I1(add_ln457_fu_553_p2[8]),
        .I2(add_ln457_fu_553_p2[18]),
        .I3(add_ln457_fu_553_p2[20]),
        .O(\count_new_0_reg_328[31]_i_9_n_5 ));
  FDRE \count_new_0_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(\count_new_0_reg_328[0]_i_1_n_5 ),
        .Q(\count_new_0_reg_328_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_new_0_reg_328_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[10]),
        .Q(\count_new_0_reg_328_reg_n_5_[10] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[11]),
        .Q(\count_new_0_reg_328_reg_n_5_[11] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[12]),
        .Q(\count_new_0_reg_328_reg_n_5_[12] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[13]),
        .Q(\count_new_0_reg_328_reg_n_5_[13] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[14]),
        .Q(\count_new_0_reg_328_reg_n_5_[14] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[15]),
        .Q(\count_new_0_reg_328_reg_n_5_[15] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[16]),
        .Q(\count_new_0_reg_328_reg_n_5_[16] ),
        .R(count_new_0_reg_328));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \count_new_0_reg_328_reg[16]_i_1 
       (.CI(\count_new_0_reg_328_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\count_new_0_reg_328_reg[16]_i_1_n_5 ,\count_new_0_reg_328_reg[16]_i_1_n_6 ,\count_new_0_reg_328_reg[16]_i_1_n_7 ,\count_new_0_reg_328_reg[16]_i_1_n_8 ,\count_new_0_reg_328_reg[16]_i_1_n_9 ,\count_new_0_reg_328_reg[16]_i_1_n_10 ,\count_new_0_reg_328_reg[16]_i_1_n_11 ,\count_new_0_reg_328_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_553_p2[16:9]),
        .S(count[16:9]));
  FDRE \count_new_0_reg_328_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[17]),
        .Q(\count_new_0_reg_328_reg_n_5_[17] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[18]),
        .Q(\count_new_0_reg_328_reg_n_5_[18] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[19]),
        .Q(\count_new_0_reg_328_reg_n_5_[19] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[1]),
        .Q(\count_new_0_reg_328_reg_n_5_[1] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[20]),
        .Q(\count_new_0_reg_328_reg_n_5_[20] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[21]),
        .Q(\count_new_0_reg_328_reg_n_5_[21] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[22]),
        .Q(\count_new_0_reg_328_reg_n_5_[22] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[23]),
        .Q(\count_new_0_reg_328_reg_n_5_[23] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[24]),
        .Q(\count_new_0_reg_328_reg_n_5_[24] ),
        .R(count_new_0_reg_328));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \count_new_0_reg_328_reg[24]_i_1 
       (.CI(\count_new_0_reg_328_reg[16]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\count_new_0_reg_328_reg[24]_i_1_n_5 ,\count_new_0_reg_328_reg[24]_i_1_n_6 ,\count_new_0_reg_328_reg[24]_i_1_n_7 ,\count_new_0_reg_328_reg[24]_i_1_n_8 ,\count_new_0_reg_328_reg[24]_i_1_n_9 ,\count_new_0_reg_328_reg[24]_i_1_n_10 ,\count_new_0_reg_328_reg[24]_i_1_n_11 ,\count_new_0_reg_328_reg[24]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_553_p2[24:17]),
        .S(count[24:17]));
  FDRE \count_new_0_reg_328_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[25]),
        .Q(\count_new_0_reg_328_reg_n_5_[25] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[26]),
        .Q(\count_new_0_reg_328_reg_n_5_[26] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[27]),
        .Q(\count_new_0_reg_328_reg_n_5_[27] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[28]),
        .Q(\count_new_0_reg_328_reg_n_5_[28] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[29]),
        .Q(\count_new_0_reg_328_reg_n_5_[29] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[2]),
        .Q(\count_new_0_reg_328_reg_n_5_[2] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[30]),
        .Q(\count_new_0_reg_328_reg_n_5_[30] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[31]),
        .Q(\count_new_0_reg_328_reg_n_5_[31] ),
        .R(count_new_0_reg_328));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \count_new_0_reg_328_reg[31]_i_3 
       (.CI(\count_new_0_reg_328_reg[24]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_new_0_reg_328_reg[31]_i_3_CO_UNCONNECTED [7:6],\count_new_0_reg_328_reg[31]_i_3_n_7 ,\count_new_0_reg_328_reg[31]_i_3_n_8 ,\count_new_0_reg_328_reg[31]_i_3_n_9 ,\count_new_0_reg_328_reg[31]_i_3_n_10 ,\count_new_0_reg_328_reg[31]_i_3_n_11 ,\count_new_0_reg_328_reg[31]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_new_0_reg_328_reg[31]_i_3_O_UNCONNECTED [7],add_ln457_fu_553_p2[31:25]}),
        .S({1'b0,count[31:25]}));
  FDRE \count_new_0_reg_328_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[3]),
        .Q(\count_new_0_reg_328_reg_n_5_[3] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[4]),
        .Q(\count_new_0_reg_328_reg_n_5_[4] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[5]),
        .Q(\count_new_0_reg_328_reg_n_5_[5] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[6]),
        .Q(\count_new_0_reg_328_reg_n_5_[6] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[7]),
        .Q(\count_new_0_reg_328_reg_n_5_[7] ),
        .R(count_new_0_reg_328));
  FDRE \count_new_0_reg_328_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[8]),
        .Q(\count_new_0_reg_328_reg_n_5_[8] ),
        .R(count_new_0_reg_328));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \count_new_0_reg_328_reg[8]_i_1 
       (.CI(count[0]),
        .CI_TOP(1'b0),
        .CO({\count_new_0_reg_328_reg[8]_i_1_n_5 ,\count_new_0_reg_328_reg[8]_i_1_n_6 ,\count_new_0_reg_328_reg[8]_i_1_n_7 ,\count_new_0_reg_328_reg[8]_i_1_n_8 ,\count_new_0_reg_328_reg[8]_i_1_n_9 ,\count_new_0_reg_328_reg[8]_i_1_n_10 ,\count_new_0_reg_328_reg[8]_i_1_n_11 ,\count_new_0_reg_328_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_553_p2[8:1]),
        .S(count[8:1]));
  FDRE \count_new_0_reg_328_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3280),
        .D(add_ln457_fu_553_p2[9]),
        .Q(\count_new_0_reg_328_reg_n_5_[9] ),
        .R(count_new_0_reg_328));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[0] ),
        .Q(count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[10] ),
        .Q(count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[11] ),
        .Q(count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[12] ),
        .Q(count[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[13] ),
        .Q(count[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[14] ),
        .Q(count[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[15] ),
        .Q(count[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[16] ),
        .Q(count[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[17] ),
        .Q(count[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[18] ),
        .Q(count[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[19] ),
        .Q(count[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[1] ),
        .Q(count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[20] ),
        .Q(count[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[21] ),
        .Q(count[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[22] ),
        .Q(count[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[23] ),
        .Q(count[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[24] ),
        .Q(count[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[25] ),
        .Q(count[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[26] ),
        .Q(count[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[27] ),
        .Q(count[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[28] ),
        .Q(count[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[29] ),
        .Q(count[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[2] ),
        .Q(count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[30] ),
        .Q(count[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[31] ),
        .Q(count[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[3] ),
        .Q(count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[4] ),
        .Q(count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[5] ),
        .Q(count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[6] ),
        .Q(count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[7] ),
        .Q(count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[8] ),
        .Q(count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_328_reg_n_5_[9] ),
        .Q(count[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_537
       (.CO(p_0_in),
        .D(bck_motion_en),
        .E(count_new_0_reg_3280),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[1] (grp_reg_unsigned_short_s_fu_537_n_8),
        .ap_clk(ap_clk),
        .count_new_0_reg_328(count_new_0_reg_328),
        .grp_reg_unsigned_short_s_fu_537_ap_ce(grp_reg_unsigned_short_s_fu_537_ap_ce),
        .icmp_ln455_reg_611(icmp_ln455_reg_611),
        .s(s),
        .\s_reg[0] (\count_new_0_reg_328[31]_i_7_n_5 ),
        .\s_reg[0]_0 (\count_new_0_reg_328[31]_i_6_n_5 ),
        .\s_reg[0]_1 (\count_new_0_reg_328[31]_i_5_n_5 ),
        .\s_reg[0]_2 (\count_new_0_reg_328[31]_i_4_n_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_339
       (.B({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_fu_546 [14],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_fu_546 [6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_fu_546 [0]}),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg(grp_v_tpgHlsDataFlow_fu_339_n_97),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .B_V_data_1_sel_wr_reg(grp_v_tpgHlsDataFlow_fu_339_n_99),
        .D(add_ln1404_fu_884_p2),
        .DI({CTRL_s_axi_U_n_148,CTRL_s_axi_U_n_149,CTRL_s_axi_U_n_150,CTRL_s_axi_U_n_151,CTRL_s_axi_U_n_152,CTRL_s_axi_U_n_153,CTRL_s_axi_U_n_154,CTRL_s_axi_U_n_155}),
        .DSP_ALU_INST(ZplateHorContDelta),
        .E(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_52170 ),
        .O({grp_v_tpgHlsDataFlow_fu_339_n_57,grp_v_tpgHlsDataFlow_fu_339_n_58,grp_v_tpgHlsDataFlow_fu_339_n_59,grp_v_tpgHlsDataFlow_fu_339_n_60,grp_v_tpgHlsDataFlow_fu_339_n_61,grp_v_tpgHlsDataFlow_fu_339_n_62,grp_v_tpgHlsDataFlow_fu_339_n_63,grp_v_tpgHlsDataFlow_fu_339_n_64}),
        .Q(bckgndId),
        .S({CTRL_s_axi_U_n_103,CTRL_s_axi_U_n_104,CTRL_s_axi_U_n_105,CTRL_s_axi_U_n_106,CTRL_s_axi_U_n_107,CTRL_s_axi_U_n_108,CTRL_s_axi_U_n_109,CTRL_s_axi_U_n_110}),
        .SR(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/xCount_V0 ),
        .SS(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_175406_out ),
        .\Zplate_Hor_Control_Start_read_reg_5066_reg[15] (ZplateHorContStart),
        .\Zplate_Ver_Control_Delta_read_reg_5009_reg[14] ({grp_v_tpgHlsDataFlow_fu_339_n_65,grp_v_tpgHlsDataFlow_fu_339_n_66,grp_v_tpgHlsDataFlow_fu_339_n_67,grp_v_tpgHlsDataFlow_fu_339_n_68,grp_v_tpgHlsDataFlow_fu_339_n_69,grp_v_tpgHlsDataFlow_fu_339_n_70,grp_v_tpgHlsDataFlow_fu_339_n_71,grp_v_tpgHlsDataFlow_fu_339_n_72}),
        .\Zplate_Ver_Control_Delta_read_reg_5009_reg[15] (ZplateVerContDelta),
        .\add_ln1404_reg_1555_reg[16] (height),
        .\add_ln1404_reg_1555_reg[16]_0 ({CTRL_s_axi_U_n_112,CTRL_s_axi_U_n_113,CTRL_s_axi_U_n_114,CTRL_s_axi_U_n_115,CTRL_s_axi_U_n_116,CTRL_s_axi_U_n_117,CTRL_s_axi_U_n_118}),
        .\ap_CS_fsm_reg[0] (\tpgBackground_U0/ap_CS_fsm_state1 ),
        .\ap_CS_fsm_reg[0]_0 (\MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1 ),
        .\ap_CS_fsm_reg[3] (ap_NS_fsm[4:3]),
        .\ap_CS_fsm_reg[3]_0 (grp_v_tpgHlsDataFlow_fu_339_n_96),
        .\ap_CS_fsm_reg[3]_1 (grp_v_tpgHlsDataFlow_fu_339_n_98),
        .\ap_CS_fsm_reg[4] ({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[4]_0 (regslice_both_m_axis_video_V_data_V_U_n_10),
        .ap_clk(ap_clk),
        .ap_done_cache(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_s_axis_video_V_user_V_U_n_6),
        .ap_done_reg1(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179/ap_done_reg1 ),
        .ap_done_reg_reg(grp_v_tpgHlsDataFlow_fu_339_n_100),
        .ap_done_reg_reg_0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg_n_5),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] (CTRL_s_axi_U_n_341),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] (CTRL_s_axi_U_n_342),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] (CTRL_s_axi_U_n_339),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] (CTRL_s_axi_U_n_343),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] (CTRL_s_axi_U_n_344),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] (CTRL_s_axi_U_n_338),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] (CTRL_s_axi_U_n_340),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] (CTRL_s_axi_U_n_356),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] (CTRL_s_axi_U_n_357),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 (CTRL_s_axi_U_n_345),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] (CTRL_s_axi_U_n_346),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] (CTRL_s_axi_U_n_347),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] (CTRL_s_axi_U_n_348),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] (CTRL_s_axi_U_n_349),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] (CTRL_s_axi_U_n_350),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] (CTRL_s_axi_U_n_351),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] (CTRL_s_axi_U_n_352),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] (CTRL_s_axi_U_n_353),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] (CTRL_s_axi_U_n_354),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] (CTRL_s_axi_U_n_362),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 (CTRL_s_axi_U_n_355),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] (CTRL_s_axi_U_n_39),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] (CTRL_s_axi_U_n_40),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] (CTRL_s_axi_U_n_44),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] (CTRL_s_axi_U_n_36),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] (CTRL_s_axi_U_n_41),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] (CTRL_s_axi_U_n_42),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] (CTRL_s_axi_U_n_25),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] (CTRL_s_axi_U_n_35),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] (CTRL_s_axi_U_n_52),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] (CTRL_s_axi_U_n_26),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] (CTRL_s_axi_U_n_72),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 (CTRL_s_axi_U_n_37),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] (CTRL_s_axi_U_n_50),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] (CTRL_s_axi_U_n_23),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 (CTRL_s_axi_U_n_43),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg(grp_v_tpgHlsDataFlow_fu_339_n_88),
        .\axi_data_2_lcssa_reg_146_reg[29] (axi_data_2_lcssa_reg_146),
        .\axi_data_V_5_fu_104_reg[29] (axi_data_V_5_fu_104),
        .\axi_data_V_5_fu_104_reg[29]_0 (p_1_in),
        .\axi_data_V_fu_100_reg[29] ({regslice_both_s_axis_video_V_data_V_U_n_8,regslice_both_s_axis_video_V_data_V_U_n_9,regslice_both_s_axis_video_V_data_V_U_n_10,regslice_both_s_axis_video_V_data_V_U_n_11,regslice_both_s_axis_video_V_data_V_U_n_12,regslice_both_s_axis_video_V_data_V_U_n_13,regslice_both_s_axis_video_V_data_V_U_n_14,regslice_both_s_axis_video_V_data_V_U_n_15,regslice_both_s_axis_video_V_data_V_U_n_16,regslice_both_s_axis_video_V_data_V_U_n_17,regslice_both_s_axis_video_V_data_V_U_n_18,regslice_both_s_axis_video_V_data_V_U_n_19,regslice_both_s_axis_video_V_data_V_U_n_20,regslice_both_s_axis_video_V_data_V_U_n_21,regslice_both_s_axis_video_V_data_V_U_n_22,regslice_both_s_axis_video_V_data_V_U_n_23,regslice_both_s_axis_video_V_data_V_U_n_24,regslice_both_s_axis_video_V_data_V_U_n_25,regslice_both_s_axis_video_V_data_V_U_n_26,regslice_both_s_axis_video_V_data_V_U_n_27,regslice_both_s_axis_video_V_data_V_U_n_28,regslice_both_s_axis_video_V_data_V_U_n_29,regslice_both_s_axis_video_V_data_V_U_n_30,regslice_both_s_axis_video_V_data_V_U_n_31,regslice_both_s_axis_video_V_data_V_U_n_32,regslice_both_s_axis_video_V_data_V_U_n_33,regslice_both_s_axis_video_V_data_V_U_n_34,regslice_both_s_axis_video_V_data_V_U_n_35,regslice_both_s_axis_video_V_data_V_U_n_36,regslice_both_s_axis_video_V_data_V_U_n_37}),
        .axi_last_V_2_reg_136(\AXIvideo2MultiPixStream_U0/axi_last_V_2_reg_136 ),
        .\axi_last_V_fu_104_reg[0] (regslice_both_s_axis_video_V_last_V_U_n_5),
        .\axi_last_V_fu_52_reg[0] (regslice_both_s_axis_video_V_last_V_U_n_7),
        .\barWidthMinSamples_reg_1529_reg[9] ({barWidthMinSamples_fu_806_p2,sub_fu_199_p2[10:9],CTRL_s_axi_U_n_137,CTRL_s_axi_U_n_138,CTRL_s_axi_U_n_139,sub_fu_199_p2[5:4]}),
        .\barWidth_reg_1539_reg[10] ({add_i_fu_842_p2,CTRL_s_axi_U_n_206}),
        .\cmp103_reg_393_reg[0] (grp_v_tpgHlsDataFlow_fu_339_n_56),
        .\cmp103_reg_393_reg[0]_0 (CTRL_s_axi_U_n_212),
        .\cmp126_i_reg_1565_reg[0] (grp_v_tpgHlsDataFlow_fu_339_n_15),
        .\cmp126_i_reg_1565_reg[0]_0 (CTRL_s_axi_U_n_147),
        .\cmp141_i_reg_1570_reg[0] (CTRL_s_axi_U_n_361),
        .\cmp19230_reg_403_reg[0] (grp_v_tpgHlsDataFlow_fu_339_n_55),
        .\cmp19230_reg_403_reg[0]_0 (CTRL_s_axi_U_n_210),
        .cmp2_i381_reg_1484(\tpgBackground_U0/cmp2_i381_reg_1484 ),
        .\cmp2_i381_reg_1484_reg[0] (CTRL_s_axi_U_n_84),
        .\cmp59_i_reg_1560_reg[0] (grp_v_tpgHlsDataFlow_fu_339_n_13),
        .\cmp59_i_reg_1560_reg[0]_0 (CTRL_s_axi_U_n_146),
        .cmp8_fu_706_p2(cmp8_fu_706_p2),
        .\colorFormatLocal_read_reg_5045_reg[7] (colorFormat),
        .fid(fid),
        .fid_in(fid_in),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg(grp_v_tpgHlsDataFlow_fu_339_n_95),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0 ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg(regslice_both_s_axis_video_V_user_V_U_n_7),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg(grp_v_tpgHlsDataFlow_fu_339_n_91),
        .grp_v_tpgHlsDataFlow_fu_339_ap_start_reg(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER),
        .\hBarSel_2_reg[0] (\s_reg_n_5_[0] ),
        .\hBarSel_2_reg[2] ({\s_reg_n_5_[2] ,\s_reg_n_5_[1] }),
        .icmp_fu_836_p2(icmp_fu_836_p2),
        .icmp_ln1027_fu_2081_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_fu_2081_p2 ),
        .icmp_ln1050_fu_2255_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1050_fu_2255_p2 ),
        .\icmp_ln1050_reg_5243_reg[0] (CTRL_s_axi_U_n_24),
        .icmp_ln1285_reg_52350(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1285_reg_52350 ),
        .icmp_ln1336_reg_5231(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1336_reg_5231 ),
        .\icmp_ln1336_reg_5231_reg[0] (CTRL_s_axi_U_n_359),
        .\icmp_ln1518_reg_5213_reg[0] (CTRL_s_axi_U_n_38),
        .icmp_ln1629_reg_52070(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1629_reg_52070 ),
        .icmp_ln520_fu_2075_p2254_in(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln520_fu_2075_p2254_in ),
        .\icmp_ln520_reg_5189_reg[0] (CTRL_s_axi_U_n_53),
        .\icmp_ln691_reg_1630_reg[0] (passthruStartY),
        .icmp_ln789_fu_273_p2(\AXIvideo2MultiPixStream_U0/icmp_ln789_fu_273_p2 ),
        .\icmp_ln975_reg_422_reg[0] (grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TDATA),
        .icmp_ln993_1_fu_235_p2(icmp_ln993_1_fu_235_p2),
        .icmp_ln993_fu_229_p2(icmp_ln993_fu_229_p2),
        .\int_width_reg[13] (grp_v_tpgHlsDataFlow_fu_339_n_74),
        .\int_width_reg[13]_0 (grp_v_tpgHlsDataFlow_fu_339_n_86),
        .\int_width_reg[4] (grp_v_tpgHlsDataFlow_fu_339_n_87),
        .\int_width_reg[6] (grp_v_tpgHlsDataFlow_fu_339_n_73),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\or_ln691_reg_5247_reg[0]_i_2 (passthruEndX),
        .\or_ln691_reg_5247_reg[0]_i_3 (passthruStartX),
        .pix_val_V_10_reg_1524(\tpgBackground_U0/pix_val_V_10_reg_1524 ),
        .\pix_val_V_reg_1519_reg[9] (grp_v_tpgHlsDataFlow_fu_339_n_17),
        .rampStart_load_reg_1575(\tpgBackground_U0/rampStart_load_reg_1575 ),
        .\rampStart_reg[7] (motionSpeed),
        .\rampStart_reg[9] (CTRL_s_axi_U_n_86),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .\select_ln214_reg_1582_reg[9] ({grp_v_tpgHlsDataFlow_fu_339_n_76,grp_v_tpgHlsDataFlow_fu_339_n_77,grp_v_tpgHlsDataFlow_fu_339_n_78,grp_v_tpgHlsDataFlow_fu_339_n_79,grp_v_tpgHlsDataFlow_fu_339_n_80,grp_v_tpgHlsDataFlow_fu_339_n_81,grp_v_tpgHlsDataFlow_fu_339_n_82,grp_v_tpgHlsDataFlow_fu_339_n_83,grp_v_tpgHlsDataFlow_fu_339_n_84,grp_v_tpgHlsDataFlow_fu_339_n_85}),
        .\select_ln507_cast_reg_1494_reg[2] (grp_v_tpgHlsDataFlow_fu_339_n_16),
        .select_ln507_reg_1504(\tpgBackground_U0/select_ln507_reg_1504 ),
        .\select_ln507_reg_1504_reg[6] (CTRL_s_axi_U_n_83),
        .\sub40_i_reg_1550_reg[16] (width),
        .\sub40_i_reg_1550_reg[16]_0 ({CTRL_s_axi_U_n_127,CTRL_s_axi_U_n_128,CTRL_s_axi_U_n_129,CTRL_s_axi_U_n_130,CTRL_s_axi_U_n_131,CTRL_s_axi_U_n_132,CTRL_s_axi_U_n_133}),
        .\sub40_i_reg_1550_reg[8] ({CTRL_s_axi_U_n_119,CTRL_s_axi_U_n_120,CTRL_s_axi_U_n_121,CTRL_s_axi_U_n_122,CTRL_s_axi_U_n_123,CTRL_s_axi_U_n_124,CTRL_s_axi_U_n_125,CTRL_s_axi_U_n_126}),
        .\sub_i_i_i_reg_1545_reg[10] (sub_i_i_i_fu_872_p2),
        .\sub_reg_388_reg[11] ({sub_fu_199_p2[11],sub_fu_199_p2[3:2],CTRL_s_axi_U_n_144,sub_fu_199_p2[0]}),
        .switch_le_fu_223_p2(switch_le_fu_223_p2),
        .\ult_reg_1625_reg[0] ({CTRL_s_axi_U_n_172,CTRL_s_axi_U_n_173,CTRL_s_axi_U_n_174,CTRL_s_axi_U_n_175,CTRL_s_axi_U_n_176,CTRL_s_axi_U_n_177,CTRL_s_axi_U_n_178,CTRL_s_axi_U_n_179}),
        .\ult_reg_1625_reg[0]_0 (passthruEndY),
        .valid_out(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U_valid_out ),
        .\xBar_V_reg[0] (CTRL_s_axi_U_n_51),
        .x_fu_5461(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_fu_5461 ),
        .\yCount_V_1_reg[5] (CTRL_s_axi_U_n_70),
        .\yCount_V_2_reg[0] (CTRL_s_axi_U_n_49),
        .\yCount_V_3_reg[9] (CTRL_s_axi_U_n_71),
        .\y_fu_284_reg[15] (\tpgBackground_U0/y_fu_284_reg ),
        .\zonePlateVDelta_reg[15] ({CTRL_s_axi_U_n_7,CTRL_s_axi_U_n_8,CTRL_s_axi_U_n_9,CTRL_s_axi_U_n_10,CTRL_s_axi_U_n_11,CTRL_s_axi_U_n_12,CTRL_s_axi_U_n_13,CTRL_s_axi_U_n_14,CTRL_s_axi_U_n_15,CTRL_s_axi_U_n_16,CTRL_s_axi_U_n_17,CTRL_s_axi_U_n_18,CTRL_s_axi_U_n_19,CTRL_s_axi_U_n_20,CTRL_s_axi_U_n_21,CTRL_s_axi_U_n_22}));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_tpgHlsDataFlow_fu_339_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_339_n_96),
        .Q(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln455_reg_611_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_537_n_8),
        .Q(icmp_ln455_reg_611),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[29]_0 (grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TDATA),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .B_V_data_1_sel_wr_reg_0(grp_v_tpgHlsDataFlow_fu_339_n_99),
        .\B_V_data_1_state_reg[0]_0 (m_axis_video_TVALID),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_m_axis_video_V_data_V_U_n_10),
        .D(ap_NS_fsm[0]),
        .Q({ap_CS_fsm_state5,\ap_CS_fsm_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .m_axis_video_TDATA(\^m_axis_video_TDATA ),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_0 regslice_both_m_axis_video_V_user_V_U
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both_1 regslice_both_s_axis_video_V_data_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg_0(grp_v_tpgHlsDataFlow_fu_339_n_97),
        .\B_V_data_1_state_reg[1]_0 (s_axis_video_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_2_lcssa_reg_146_reg[29] (p_1_in),
        .\axi_data_V_5_fu_104_reg[0] (grp_v_tpgHlsDataFlow_fu_339_n_95),
        .\axi_data_V_5_fu_104_reg[29] ({regslice_both_s_axis_video_V_data_V_U_n_8,regslice_both_s_axis_video_V_data_V_U_n_9,regslice_both_s_axis_video_V_data_V_U_n_10,regslice_both_s_axis_video_V_data_V_U_n_11,regslice_both_s_axis_video_V_data_V_U_n_12,regslice_both_s_axis_video_V_data_V_U_n_13,regslice_both_s_axis_video_V_data_V_U_n_14,regslice_both_s_axis_video_V_data_V_U_n_15,regslice_both_s_axis_video_V_data_V_U_n_16,regslice_both_s_axis_video_V_data_V_U_n_17,regslice_both_s_axis_video_V_data_V_U_n_18,regslice_both_s_axis_video_V_data_V_U_n_19,regslice_both_s_axis_video_V_data_V_U_n_20,regslice_both_s_axis_video_V_data_V_U_n_21,regslice_both_s_axis_video_V_data_V_U_n_22,regslice_both_s_axis_video_V_data_V_U_n_23,regslice_both_s_axis_video_V_data_V_U_n_24,regslice_both_s_axis_video_V_data_V_U_n_25,regslice_both_s_axis_video_V_data_V_U_n_26,regslice_both_s_axis_video_V_data_V_U_n_27,regslice_both_s_axis_video_V_data_V_U_n_28,regslice_both_s_axis_video_V_data_V_U_n_29,regslice_both_s_axis_video_V_data_V_U_n_30,regslice_both_s_axis_video_V_data_V_U_n_31,regslice_both_s_axis_video_V_data_V_U_n_32,regslice_both_s_axis_video_V_data_V_U_n_33,regslice_both_s_axis_video_V_data_V_U_n_34,regslice_both_s_axis_video_V_data_V_U_n_35,regslice_both_s_axis_video_V_data_V_U_n_36,regslice_both_s_axis_video_V_data_V_U_n_37}),
        .\axi_data_V_5_fu_104_reg[29]_0 (axi_data_2_lcssa_reg_146),
        .\axi_data_V_fu_100_reg[0] (grp_v_tpgHlsDataFlow_fu_339_n_91),
        .\axi_data_V_fu_100_reg[29] (axi_data_V_5_fu_104),
        .s_axis_video_TDATA(s_axis_video_TDATA[29:0]),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_2 regslice_both_s_axis_video_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_7),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_2_reg_136(\AXIvideo2MultiPixStream_U0/axi_last_V_2_reg_136 ),
        .\axi_last_V_2_reg_136_reg[0] (regslice_both_s_axis_video_V_last_V_U_n_5),
        .\axi_last_V_fu_104_reg[0] (grp_v_tpgHlsDataFlow_fu_339_n_91),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out ),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_3 regslice_both_s_axis_video_V_user_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_7),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_6),
        .ap_clk(ap_clk),
        .ap_done_cache(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_reg1(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179/ap_done_reg1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0 ),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_10 
       (.I0(tmp_1_fu_569_p4[21]),
        .I1(tmp_1_fu_569_p4[20]),
        .O(\s[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_11 
       (.I0(tmp_1_fu_569_p4[19]),
        .I1(tmp_1_fu_569_p4[18]),
        .O(\s[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_12 
       (.I0(tmp_1_fu_569_p4[17]),
        .I1(tmp_1_fu_569_p4[16]),
        .O(\s[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_13 
       (.I0(tmp_1_fu_569_p4[0]),
        .I1(tmp_1_fu_569_p4[1]),
        .O(\s[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_14 
       (.I0(tmp_1_fu_569_p4[15]),
        .I1(tmp_1_fu_569_p4[14]),
        .O(\s[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_15 
       (.I0(tmp_1_fu_569_p4[13]),
        .I1(tmp_1_fu_569_p4[12]),
        .O(\s[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_16 
       (.I0(tmp_1_fu_569_p4[11]),
        .I1(tmp_1_fu_569_p4[10]),
        .O(\s[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_17 
       (.I0(tmp_1_fu_569_p4[9]),
        .I1(tmp_1_fu_569_p4[8]),
        .O(\s[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_18 
       (.I0(tmp_1_fu_569_p4[7]),
        .I1(tmp_1_fu_569_p4[6]),
        .O(\s[0]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_19 
       (.I0(tmp_1_fu_569_p4[5]),
        .I1(tmp_1_fu_569_p4[4]),
        .O(\s[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_20 
       (.I0(tmp_1_fu_569_p4[3]),
        .I1(tmp_1_fu_569_p4[2]),
        .O(\s[0]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[0]_i_21 
       (.I0(tmp_1_fu_569_p4[0]),
        .I1(tmp_1_fu_569_p4[1]),
        .O(\s[0]_i_21_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_4 
       (.I0(\s_reg_n_5_[0] ),
        .O(\s[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_6 
       (.I0(tmp_1_fu_569_p4[28]),
        .O(\s[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_7 
       (.I0(tmp_1_fu_569_p4[27]),
        .I1(tmp_1_fu_569_p4[26]),
        .O(\s[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_8 
       (.I0(tmp_1_fu_569_p4[25]),
        .I1(tmp_1_fu_569_p4[24]),
        .O(\s[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_9 
       (.I0(tmp_1_fu_569_p4[23]),
        .I1(tmp_1_fu_569_p4[22]),
        .O(\s[0]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[0]_i_2_n_20 ),
        .Q(\s_reg_n_5_[0] ),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[0]_i_2_n_5 ,\s_reg[0]_i_2_n_6 ,\s_reg[0]_i_2_n_7 ,\s_reg[0]_i_2_n_8 ,\s_reg[0]_i_2_n_9 ,\s_reg[0]_i_2_n_10 ,\s_reg[0]_i_2_n_11 ,\s_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\s_reg[0]_i_2_n_13 ,\s_reg[0]_i_2_n_14 ,\s_reg[0]_i_2_n_15 ,\s_reg[0]_i_2_n_16 ,\s_reg[0]_i_2_n_17 ,\s_reg[0]_i_2_n_18 ,\s_reg[0]_i_2_n_19 ,\s_reg[0]_i_2_n_20 }),
        .S({tmp_1_fu_569_p4[4:0],\s_reg_n_5_[2] ,\s_reg_n_5_[1] ,\s[0]_i_4_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \s_reg[0]_i_3 
       (.CI(\s_reg[0]_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[0]_i_3_CO_UNCONNECTED [7],p_0_in,\s_reg[0]_i_3_n_7 ,\s_reg[0]_i_3_n_8 ,\s_reg[0]_i_3_n_9 ,\s_reg[0]_i_3_n_10 ,\s_reg[0]_i_3_n_11 ,\s_reg[0]_i_3_n_12 }),
        .DI({1'b0,tmp_1_fu_569_p4[28],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,\s[0]_i_6_n_5 ,\s[0]_i_7_n_5 ,\s[0]_i_8_n_5 ,\s[0]_i_9_n_5 ,\s[0]_i_10_n_5 ,\s[0]_i_11_n_5 ,\s[0]_i_12_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \s_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[0]_i_5_n_5 ,\s_reg[0]_i_5_n_6 ,\s_reg[0]_i_5_n_7 ,\s_reg[0]_i_5_n_8 ,\s_reg[0]_i_5_n_9 ,\s_reg[0]_i_5_n_10 ,\s_reg[0]_i_5_n_11 ,\s_reg[0]_i_5_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s[0]_i_13_n_5 }),
        .O(\NLW_s_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({\s[0]_i_14_n_5 ,\s[0]_i_15_n_5 ,\s[0]_i_16_n_5 ,\s[0]_i_17_n_5 ,\s[0]_i_18_n_5 ,\s[0]_i_19_n_5 ,\s[0]_i_20_n_5 ,\s[0]_i_21_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[8]_i_1_n_18 ),
        .Q(tmp_1_fu_569_p4[7]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[8]_i_1_n_17 ),
        .Q(tmp_1_fu_569_p4[8]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[8]_i_1_n_16 ),
        .Q(tmp_1_fu_569_p4[9]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[8]_i_1_n_15 ),
        .Q(tmp_1_fu_569_p4[10]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[8]_i_1_n_14 ),
        .Q(tmp_1_fu_569_p4[11]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[8]_i_1_n_13 ),
        .Q(tmp_1_fu_569_p4[12]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[16]_i_1_n_20 ),
        .Q(tmp_1_fu_569_p4[13]),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[16]_i_1 
       (.CI(\s_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[16]_i_1_n_5 ,\s_reg[16]_i_1_n_6 ,\s_reg[16]_i_1_n_7 ,\s_reg[16]_i_1_n_8 ,\s_reg[16]_i_1_n_9 ,\s_reg[16]_i_1_n_10 ,\s_reg[16]_i_1_n_11 ,\s_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[16]_i_1_n_13 ,\s_reg[16]_i_1_n_14 ,\s_reg[16]_i_1_n_15 ,\s_reg[16]_i_1_n_16 ,\s_reg[16]_i_1_n_17 ,\s_reg[16]_i_1_n_18 ,\s_reg[16]_i_1_n_19 ,\s_reg[16]_i_1_n_20 }),
        .S(tmp_1_fu_569_p4[20:13]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[16]_i_1_n_19 ),
        .Q(tmp_1_fu_569_p4[14]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[16]_i_1_n_18 ),
        .Q(tmp_1_fu_569_p4[15]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[16]_i_1_n_17 ),
        .Q(tmp_1_fu_569_p4[16]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[0]_i_2_n_19 ),
        .Q(\s_reg_n_5_[1] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[16]_i_1_n_16 ),
        .Q(tmp_1_fu_569_p4[17]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[16]_i_1_n_15 ),
        .Q(tmp_1_fu_569_p4[18]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[16]_i_1_n_14 ),
        .Q(tmp_1_fu_569_p4[19]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[16]_i_1_n_13 ),
        .Q(tmp_1_fu_569_p4[20]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[24]_i_1_n_20 ),
        .Q(tmp_1_fu_569_p4[21]),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[24]_i_1 
       (.CI(\s_reg[16]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[24]_i_1_CO_UNCONNECTED [7],\s_reg[24]_i_1_n_6 ,\s_reg[24]_i_1_n_7 ,\s_reg[24]_i_1_n_8 ,\s_reg[24]_i_1_n_9 ,\s_reg[24]_i_1_n_10 ,\s_reg[24]_i_1_n_11 ,\s_reg[24]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[24]_i_1_n_13 ,\s_reg[24]_i_1_n_14 ,\s_reg[24]_i_1_n_15 ,\s_reg[24]_i_1_n_16 ,\s_reg[24]_i_1_n_17 ,\s_reg[24]_i_1_n_18 ,\s_reg[24]_i_1_n_19 ,\s_reg[24]_i_1_n_20 }),
        .S(tmp_1_fu_569_p4[28:21]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[24]_i_1_n_19 ),
        .Q(tmp_1_fu_569_p4[22]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[24]_i_1_n_18 ),
        .Q(tmp_1_fu_569_p4[23]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[24]_i_1_n_17 ),
        .Q(tmp_1_fu_569_p4[24]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[24]_i_1_n_16 ),
        .Q(tmp_1_fu_569_p4[25]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[24]_i_1_n_15 ),
        .Q(tmp_1_fu_569_p4[26]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[0]_i_2_n_18 ),
        .Q(\s_reg_n_5_[2] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[24]_i_1_n_14 ),
        .Q(tmp_1_fu_569_p4[27]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[24]_i_1_n_13 ),
        .Q(tmp_1_fu_569_p4[28]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[0]_i_2_n_17 ),
        .Q(tmp_1_fu_569_p4[0]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[0]_i_2_n_16 ),
        .Q(tmp_1_fu_569_p4[1]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[0]_i_2_n_15 ),
        .Q(tmp_1_fu_569_p4[2]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[0]_i_2_n_14 ),
        .Q(tmp_1_fu_569_p4[3]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[0]_i_2_n_13 ),
        .Q(tmp_1_fu_569_p4[4]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[8]_i_1_n_20 ),
        .Q(tmp_1_fu_569_p4[5]),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[8]_i_1 
       (.CI(\s_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[8]_i_1_n_5 ,\s_reg[8]_i_1_n_6 ,\s_reg[8]_i_1_n_7 ,\s_reg[8]_i_1_n_8 ,\s_reg[8]_i_1_n_9 ,\s_reg[8]_i_1_n_10 ,\s_reg[8]_i_1_n_11 ,\s_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[8]_i_1_n_13 ,\s_reg[8]_i_1_n_14 ,\s_reg[8]_i_1_n_15 ,\s_reg[8]_i_1_n_16 ,\s_reg[8]_i_1_n_17 ,\s_reg[8]_i_1_n_18 ,\s_reg[8]_i_1_n_19 ,\s_reg[8]_i_1_n_20 }),
        .S(tmp_1_fu_569_p4[12:5]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_328),
        .D(\s_reg[8]_i_1_n_19 ),
        .Q(tmp_1_fu_569_p4[6]),
        .R(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow
   (valid_out,
    B,
    icmp_ln1027_fu_2081_p2,
    icmp_ln1050_fu_2255_p2,
    icmp_ln1336_reg_5231,
    icmp_ln520_fu_2075_p2254_in,
    \cmp59_i_reg_1560_reg[0] ,
    cmp2_i381_reg_1484,
    \cmp126_i_reg_1565_reg[0] ,
    \select_ln507_cast_reg_1494_reg[2] ,
    \pix_val_V_reg_1519_reg[9] ,
    pix_val_V_10_reg_1524,
    select_ln507_reg_1504,
    \ap_CS_fsm_reg[0] ,
    fid,
    \ap_CS_fsm_reg[0]_0 ,
    rampStart_load_reg_1575,
    \y_fu_284_reg[15] ,
    ap_done_cache,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg,
    axi_last_V_2_reg_136,
    grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST,
    \cmp19230_reg_403_reg[0] ,
    \cmp103_reg_393_reg[0] ,
    O,
    \Zplate_Ver_Control_Delta_read_reg_5009_reg[14] ,
    \int_width_reg[6] ,
    \int_width_reg[13] ,
    x_fu_5461,
    \select_ln214_reg_1582_reg[9] ,
    \int_width_reg[13]_0 ,
    \int_width_reg[4] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0,
    B_V_data_1_sel0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg,
    \ap_CS_fsm_reg[3] ,
    B_V_data_1_sel_wr01_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg,
    \ap_CS_fsm_reg[3]_0 ,
    B_V_data_1_sel_rd_reg,
    \ap_CS_fsm_reg[3]_1 ,
    B_V_data_1_sel_wr_reg,
    ap_done_reg_reg,
    \axi_data_V_5_fu_104_reg[29] ,
    \axi_data_2_lcssa_reg_146_reg[29] ,
    \icmp_ln975_reg_422_reg[0] ,
    ap_clk,
    ap_rst_n_inv,
    DSP_ALU_INST,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] ,
    icmp_ln1285_reg_52350,
    Q,
    \yCount_V_1_reg[5] ,
    \yCount_V_2_reg[0] ,
    \icmp_ln1336_reg_5231_reg[0] ,
    icmp_ln789_fu_273_p2,
    cmp8_fu_706_p2,
    \cmp141_i_reg_1570_reg[0] ,
    icmp_fu_836_p2,
    switch_le_fu_223_p2,
    icmp_ln993_fu_229_p2,
    icmp_ln993_1_fu_235_p2,
    \cmp2_i381_reg_1484_reg[0] ,
    \select_ln507_reg_1504_reg[6] ,
    D,
    \add_ln1404_reg_1555_reg[16] ,
    S,
    \add_ln1404_reg_1555_reg[16]_0 ,
    \sub40_i_reg_1550_reg[16] ,
    \sub40_i_reg_1550_reg[8] ,
    \sub40_i_reg_1550_reg[16]_0 ,
    DI,
    \ult_reg_1625_reg[0] ,
    \axi_last_V_fu_104_reg[0] ,
    ap_done_cache_reg,
    \axi_last_V_fu_52_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg,
    \cmp59_i_reg_1560_reg[0]_0 ,
    \cmp126_i_reg_1565_reg[0]_0 ,
    \cmp19230_reg_403_reg[0]_0 ,
    \cmp103_reg_393_reg[0]_0 ,
    \yCount_V_3_reg[9] ,
    \icmp_ln1518_reg_5213_reg[0] ,
    \icmp_ln1050_reg_5243_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] ,
    icmp_ln1629_reg_52070,
    \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] ,
    \icmp_ln520_reg_5189_reg[0] ,
    \or_ln691_reg_5247_reg[0]_i_3 ,
    \or_ln691_reg_5247_reg[0]_i_2 ,
    \hBarSel_2_reg[2] ,
    ap_rst_n,
    \hBarSel_2_reg[0] ,
    ap_done_reg_reg_0,
    grp_v_tpgHlsDataFlow_fu_339_ap_start_reg,
    ap_done_reg1,
    s_axis_video_TVALID_int_regslice,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \rampStart_reg[9] ,
    m_axis_video_TREADY_int_regslice,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done,
    \icmp_ln691_reg_1630_reg[0] ,
    \ult_reg_1625_reg[0]_0 ,
    fid_in,
    s_axis_video_TLAST_int_regslice,
    B_V_data_1_sel,
    B_V_data_1_sel_wr,
    \xBar_V_reg[0] ,
    \Zplate_Ver_Control_Delta_read_reg_5009_reg[15] ,
    \zonePlateVDelta_reg[15] ,
    SR,
    \colorFormatLocal_read_reg_5045_reg[7] ,
    \Zplate_Hor_Control_Start_read_reg_5066_reg[15] ,
    SS,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] ,
    E,
    \axi_data_V_5_fu_104_reg[29]_0 ,
    \axi_data_V_fu_100_reg[29] ,
    \barWidth_reg_1539_reg[10] ,
    \sub_i_i_i_reg_1545_reg[10] ,
    \barWidthMinSamples_reg_1529_reg[9] ,
    \sub_reg_388_reg[11] ,
    \rampStart_reg[7] );
  output [0:0]valid_out;
  output [2:0]B;
  output icmp_ln1027_fu_2081_p2;
  output icmp_ln1050_fu_2255_p2;
  output icmp_ln1336_reg_5231;
  output icmp_ln520_fu_2075_p2254_in;
  output \cmp59_i_reg_1560_reg[0] ;
  output cmp2_i381_reg_1484;
  output \cmp126_i_reg_1565_reg[0] ;
  output \select_ln507_cast_reg_1494_reg[2] ;
  output \pix_val_V_reg_1519_reg[9] ;
  output [0:0]pix_val_V_10_reg_1524;
  output [0:0]select_ln507_reg_1504;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output fid;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [9:0]rampStart_load_reg_1575;
  output [15:0]\y_fu_284_reg[15] ;
  output ap_done_cache;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg;
  output axi_last_V_2_reg_136;
  output grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST;
  output \cmp19230_reg_403_reg[0] ;
  output \cmp103_reg_393_reg[0] ;
  output [7:0]O;
  output [7:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[14] ;
  output \int_width_reg[6] ;
  output \int_width_reg[13] ;
  output x_fu_5461;
  output [9:0]\select_ln214_reg_1582_reg[9] ;
  output \int_width_reg[13]_0 ;
  output \int_width_reg[4] ;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0;
  output B_V_data_1_sel0;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output B_V_data_1_sel_wr01_out;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg;
  output \ap_CS_fsm_reg[3]_0 ;
  output B_V_data_1_sel_rd_reg;
  output \ap_CS_fsm_reg[3]_1 ;
  output B_V_data_1_sel_wr_reg;
  output ap_done_reg_reg;
  output [29:0]\axi_data_V_5_fu_104_reg[29] ;
  output [29:0]\axi_data_2_lcssa_reg_146_reg[29] ;
  output [29:0]\icmp_ln975_reg_422_reg[0] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]DSP_ALU_INST;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] ;
  input icmp_ln1285_reg_52350;
  input [7:0]Q;
  input \yCount_V_1_reg[5] ;
  input \yCount_V_2_reg[0] ;
  input \icmp_ln1336_reg_5231_reg[0] ;
  input icmp_ln789_fu_273_p2;
  input cmp8_fu_706_p2;
  input \cmp141_i_reg_1570_reg[0] ;
  input icmp_fu_836_p2;
  input switch_le_fu_223_p2;
  input icmp_ln993_fu_229_p2;
  input icmp_ln993_1_fu_235_p2;
  input \cmp2_i381_reg_1484_reg[0] ;
  input \select_ln507_reg_1504_reg[6] ;
  input [0:0]D;
  input [15:0]\add_ln1404_reg_1555_reg[16] ;
  input [7:0]S;
  input [6:0]\add_ln1404_reg_1555_reg[16]_0 ;
  input [15:0]\sub40_i_reg_1550_reg[16] ;
  input [7:0]\sub40_i_reg_1550_reg[8] ;
  input [6:0]\sub40_i_reg_1550_reg[16]_0 ;
  input [7:0]DI;
  input [7:0]\ult_reg_1625_reg[0] ;
  input \axi_last_V_fu_104_reg[0] ;
  input ap_done_cache_reg;
  input \axi_last_V_fu_52_reg[0] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg;
  input \cmp59_i_reg_1560_reg[0]_0 ;
  input \cmp126_i_reg_1565_reg[0]_0 ;
  input \cmp19230_reg_403_reg[0]_0 ;
  input \cmp103_reg_393_reg[0]_0 ;
  input \yCount_V_3_reg[9] ;
  input \icmp_ln1518_reg_5213_reg[0] ;
  input \icmp_ln1050_reg_5243_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] ;
  input icmp_ln1629_reg_52070;
  input \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] ;
  input \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] ;
  input \icmp_ln520_reg_5189_reg[0] ;
  input [15:0]\or_ln691_reg_5247_reg[0]_i_3 ;
  input [15:0]\or_ln691_reg_5247_reg[0]_i_2 ;
  input [1:0]\hBarSel_2_reg[2] ;
  input ap_rst_n;
  input \hBarSel_2_reg[0] ;
  input ap_done_reg_reg_0;
  input grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  input ap_done_reg1;
  input s_axis_video_TVALID_int_regslice;
  input [2:0]\ap_CS_fsm_reg[4] ;
  input \ap_CS_fsm_reg[4]_0 ;
  input \rampStart_reg[9] ;
  input m_axis_video_TREADY_int_regslice;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done;
  input [15:0]\icmp_ln691_reg_1630_reg[0] ;
  input [15:0]\ult_reg_1625_reg[0]_0 ;
  input fid_in;
  input s_axis_video_TLAST_int_regslice;
  input B_V_data_1_sel;
  input B_V_data_1_sel_wr;
  input \xBar_V_reg[0] ;
  input [15:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[15] ;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [0:0]SR;
  input [7:0]\colorFormatLocal_read_reg_5045_reg[7] ;
  input [15:0]\Zplate_Hor_Control_Start_read_reg_5066_reg[15] ;
  input [0:0]SS;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] ;
  input [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] ;
  input [0:0]E;
  input [29:0]\axi_data_V_5_fu_104_reg[29]_0 ;
  input [29:0]\axi_data_V_fu_100_reg[29] ;
  input [10:0]\barWidth_reg_1539_reg[10] ;
  input [10:0]\sub_i_i_i_reg_1545_reg[10] ;
  input [9:0]\barWidthMinSamples_reg_1529_reg[9] ;
  input [4:0]\sub_reg_388_reg[11] ;
  input [7:0]\rampStart_reg[7] ;

  wire AXIvideo2MultiPixStream_U0_n_49;
  wire [29:0]AXIvideo2MultiPixStream_U0_srcYUV_din;
  wire [2:0]B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_reg;
  wire [0:0]D;
  wire [7:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_13;
  wire MultiPixStream2AXIvideo_U0_n_15;
  wire [7:0]O;
  wire [7:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:0]\Zplate_Hor_Control_Start_read_reg_5066_reg[15] ;
  wire [7:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[14] ;
  wire [15:0]\Zplate_Ver_Control_Delta_read_reg_5009_reg[15] ;
  wire [15:0]\add_ln1404_reg_1555_reg[16] ;
  wire [6:0]\add_ln1404_reg_1555_reg[16]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [2:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] ;
  wire [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg;
  wire ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5;
  wire ap_sync_tpgBackground_U0_ap_ready;
  wire [29:0]\axi_data_2_lcssa_reg_146_reg[29] ;
  wire [29:0]\axi_data_V_5_fu_104_reg[29] ;
  wire [29:0]\axi_data_V_5_fu_104_reg[29]_0 ;
  wire [29:0]\axi_data_V_fu_100_reg[29] ;
  wire axi_last_V_2_reg_136;
  wire \axi_last_V_fu_104_reg[0] ;
  wire \axi_last_V_fu_52_reg[0] ;
  wire [9:0]\barWidthMinSamples_reg_1529_reg[9] ;
  wire [10:0]\barWidth_reg_1539_reg[10] ;
  wire \cmp103_reg_393_reg[0] ;
  wire \cmp103_reg_393_reg[0]_0 ;
  wire \cmp126_i_reg_1565_reg[0] ;
  wire \cmp126_i_reg_1565_reg[0]_0 ;
  wire \cmp141_i_reg_1570_reg[0] ;
  wire \cmp19230_reg_403_reg[0] ;
  wire \cmp19230_reg_403_reg[0]_0 ;
  wire cmp2_i381_reg_1484;
  wire \cmp2_i381_reg_1484_reg[0] ;
  wire \cmp59_i_reg_1560_reg[0] ;
  wire \cmp59_i_reg_1560_reg[0]_0 ;
  wire cmp8_fu_706_p2;
  wire [7:0]\colorFormatLocal_read_reg_5045_reg[7] ;
  wire fid;
  wire fid_in;
  wire full_n;
  wire full_n17_out;
  wire full_n17_out_1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ovrlayYUV_write;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_339_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER;
  wire \hBarSel_2_reg[0] ;
  wire [1:0]\hBarSel_2_reg[2] ;
  wire icmp_fu_836_p2;
  wire icmp_ln1027_fu_2081_p2;
  wire icmp_ln1050_fu_2255_p2;
  wire \icmp_ln1050_reg_5243_reg[0] ;
  wire icmp_ln1285_reg_52350;
  wire icmp_ln1336_reg_5231;
  wire \icmp_ln1336_reg_5231_reg[0] ;
  wire \icmp_ln1518_reg_5213_reg[0] ;
  wire icmp_ln1629_reg_52070;
  wire icmp_ln520_fu_2075_p2254_in;
  wire \icmp_ln520_reg_5189_reg[0] ;
  wire [15:0]\icmp_ln691_reg_1630_reg[0] ;
  wire icmp_ln789_fu_273_p2;
  wire [29:0]\icmp_ln975_reg_422_reg[0] ;
  wire icmp_ln993_1_fu_235_p2;
  wire icmp_ln993_fu_229_p2;
  wire \int_width_reg[13] ;
  wire \int_width_reg[13]_0 ;
  wire \int_width_reg[4] ;
  wire \int_width_reg[6] ;
  wire [1:0]mOutPtr_reg;
  wire m_axis_video_TREADY_int_regslice;
  wire [15:0]\or_ln691_reg_5247_reg[0]_i_2 ;
  wire [15:0]\or_ln691_reg_5247_reg[0]_i_3 ;
  wire ovrlayYUV_U_n_7;
  wire [29:0]ovrlayYUV_dout;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire p_0_0_0_0_0129360_lcssa367_fu_2720;
  wire [0:0]pix_val_V_10_reg_1524;
  wire \pix_val_V_reg_1519_reg[9] ;
  wire push;
  wire push_0;
  wire [9:0]rampStart_load_reg_1575;
  wire [7:0]\rampStart_reg[7] ;
  wire \rampStart_reg[9] ;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire [9:0]\select_ln214_reg_1582_reg[9] ;
  wire \select_ln507_cast_reg_1494_reg[2] ;
  wire [0:0]select_ln507_reg_1504;
  wire \select_ln507_reg_1504_reg[6] ;
  wire [29:0]srcYUV_dout;
  wire srcYUV_empty_n;
  wire srcYUV_full_n;
  wire [5:2]srcYUV_num_data_valid;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire [15:0]\sub40_i_reg_1550_reg[16] ;
  wire [6:0]\sub40_i_reg_1550_reg[16]_0 ;
  wire [7:0]\sub40_i_reg_1550_reg[8] ;
  wire [10:0]\sub_i_i_i_reg_1545_reg[10] ;
  wire [4:0]\sub_reg_388_reg[11] ;
  wire switch_le_fu_223_p2;
  wire tpgBackground_U0_ap_ready;
  wire tpgBackground_U0_n_113;
  wire tpgBackground_U0_n_119;
  wire [29:0]tpgBackground_U0_ovrlayYUV_din;
  wire [7:0]\ult_reg_1625_reg[0] ;
  wire [15:0]\ult_reg_1625_reg[0]_0 ;
  wire [0:0]valid_out;
  wire \xBar_V_reg[0] ;
  wire x_fu_5461;
  wire \yCount_V_1_reg[5] ;
  wire \yCount_V_2_reg[0] ;
  wire \yCount_V_3_reg[9] ;
  wire [15:0]\y_fu_284_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg(B_V_data_1_sel_rd_reg),
        .SR(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg0),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[3] [0]),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (ap_done_reg_reg_0),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[4] [1:0]),
        .\ap_CS_fsm_reg[3]_3 (MultiPixStream2AXIvideo_U0_n_13),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_ready_reg_0(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5),
        .\axi_data_2_lcssa_reg_146_reg[29]_0 (\axi_data_2_lcssa_reg_146_reg[29] ),
        .\axi_data_V_5_fu_104_reg[29]_0 (\axi_data_V_5_fu_104_reg[29] ),
        .\axi_data_V_5_fu_104_reg[29]_1 (\axi_data_V_5_fu_104_reg[29]_0 ),
        .\axi_data_V_fu_100_reg[29] (\axi_data_V_fu_100_reg[29] ),
        .axi_last_V_2_reg_136(axi_last_V_2_reg_136),
        .\axi_last_V_fu_104_reg[0] (\axi_last_V_fu_104_reg[0] ),
        .\axi_last_V_fu_52_reg[0] (\axi_last_V_fu_52_reg[0] ),
        .\cond_reg_410_reg[0]_0 (\cmp2_i381_reg_1484_reg[0] ),
        .\d_read_reg_22_reg[10] (\sub40_i_reg_1550_reg[16] [10:0]),
        .\d_read_reg_22_reg[10]_0 (\add_ln1404_reg_1555_reg[16] [10:0]),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg_1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179_axi_last_V_out),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199_ap_start_reg_reg),
        .grp_v_tpgHlsDataFlow_fu_339_ap_ready(grp_v_tpgHlsDataFlow_fu_339_ap_ready),
        .grp_v_tpgHlsDataFlow_fu_339_ap_start_reg(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_339_ap_start_reg_reg(AXIvideo2MultiPixStream_U0_n_49),
        .icmp_ln789_fu_273_p2(icmp_ln789_fu_273_p2),
        .in(AXIvideo2MultiPixStream_U0_srcYUV_din),
        .push(push),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .srcYUV_full_n(srcYUV_full_n),
        .tpgBackground_U0_ap_ready(tpgBackground_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .D({\sub_reg_388_reg[11] [4],\barWidthMinSamples_reg_1529_reg[9] [6:0],\sub_reg_388_reg[11] [3:0]}),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state3,\ap_CS_fsm_reg[0]_0 }),
        .\ap_CS_fsm_reg[1]_0 (MultiPixStream2AXIvideo_U0_n_15),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] [1]),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] [2:1]),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(ap_done_reg_reg),
        .ap_done_reg_reg_1(ap_done_reg_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_339_ap_done_reg(MultiPixStream2AXIvideo_U0_n_13),
        .\cmp103_reg_393_reg[0]_0 (\cmp103_reg_393_reg[0] ),
        .\cmp103_reg_393_reg[0]_1 (\cmp103_reg_393_reg[0]_0 ),
        .\cmp19230_reg_403_reg[0]_0 (\cmp19230_reg_403_reg[0] ),
        .\cmp19230_reg_403_reg[0]_1 (\cmp19230_reg_403_reg[0]_0 ),
        .\empty_143_reg_383_reg[10]_0 (\sub40_i_reg_1550_reg[16] [10:0]),
        .fid(fid),
        .fid_in(fid_in),
        .grp_v_tpgHlsDataFlow_fu_339_ap_ready(grp_v_tpgHlsDataFlow_fu_339_ap_ready),
        .grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_339_m_axis_video_TUSER),
        .\icmp_ln936_reg_385_reg[0] (B_V_data_1_sel_wr01_out),
        .\icmp_ln975_reg_422_reg[0]_0 (\icmp_ln975_reg_422_reg[0] ),
        .\icmp_ln975_reg_422_reg[0]_1 (\cmp2_i381_reg_1484_reg[0] ),
        .icmp_ln993_1_fu_235_p2(icmp_ln993_1_fu_235_p2),
        .icmp_ln993_fu_229_p2(icmp_ln993_fu_229_p2),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(ovrlayYUV_dout),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .switch_le_fu_223_p2(switch_le_fu_223_p2),
        .\tmp_user_V_reg_178_reg[0] (ovrlayYUV_U_n_7),
        .\trunc_ln882_reg_378_reg[10]_0 (\add_ln1404_reg_1555_reg[16] [10:0]));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready),
        .Q(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .R(AXIvideo2MultiPixStream_U0_n_49));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_tpgBackground_U0_ap_ready),
        .Q(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5),
        .R(AXIvideo2MultiPixStream_U0_n_49));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w30_d16_S ovrlayYUV_U
       (.\B_V_data_1_state[0]_i_2 (\ap_CS_fsm_reg[4] [1]),
        .\B_V_data_1_state[0]_i_2_0 (ap_CS_fsm_state3),
        .E(tpgBackground_U0_n_119),
        .Q(ap_CS_fsm_state4),
        .\ap_CS_fsm_reg[3] (ovrlayYUV_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_out_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ovrlayYUV_write),
        .full_n17_out(full_n17_out),
        .in(tpgBackground_U0_ovrlayYUV_din),
        .\mOutPtr_reg[2]_0 (B_V_data_1_sel_wr01_out),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(ovrlayYUV_dout),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w30_d21_S srcYUV_U
       (.E(p_0_0_0_0_0129360_lcssa367_fu_2720),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(ap_CS_fsm_state4),
        .full_n(full_n),
        .full_n17_out(full_n17_out_1),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read),
        .in(AXIvideo2MultiPixStream_U0_srcYUV_din),
        .\mOutPtr_reg[5]_0 (srcYUV_num_data_valid),
        .\mOutPtr_reg[5]_1 (tpgBackground_U0_n_113),
        .out(srcYUV_dout),
        .push(push),
        .srcYUV_empty_n(srcYUV_empty_n),
        .srcYUV_full_n(srcYUV_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_v_tpgHlsDataFlow_fu_339_ap_start_reg(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5),
        .\mOutPtr_reg[0]_1 (MultiPixStream2AXIvideo_U0_n_15),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground tpgBackground_U0
       (.D(B),
        .DI(rampStart_load_reg_1575[7:0]),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(p_0_0_0_0_0129360_lcssa367_fu_2720),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .SS(SS),
        .\Zplate_Hor_Control_Start_read_reg_5066_reg[15] (\Zplate_Hor_Control_Start_read_reg_5066_reg[15] ),
        .\Zplate_Ver_Control_Delta_read_reg_5009_reg[14] (\Zplate_Ver_Control_Delta_read_reg_5009_reg[14] ),
        .\Zplate_Ver_Control_Delta_read_reg_5009_reg[15] (\Zplate_Ver_Control_Delta_read_reg_5009_reg[15] ),
        .\add_ln1240_reg_5217_reg[10] (E),
        .\add_ln1404_reg_1555_reg[0]_0 (D),
        .\add_ln1404_reg_1555_reg[16]_0 (\add_ln1404_reg_1555_reg[16] ),
        .\add_ln1404_reg_1555_reg[16]_1 (\add_ln1404_reg_1555_reg[16]_0 ),
        .\ap_CS_fsm_reg[3]_0 ({ap_CS_fsm_state4,\ap_CS_fsm_reg[0] }),
        .\ap_CS_fsm_reg[3]_1 (tpgBackground_U0_n_113),
        .\ap_CS_fsm_reg[3]_2 (tpgBackground_U0_n_119),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[1] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[2] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[3] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[5] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[6] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[7] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[8] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846_reg[9]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[1] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[2] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[3] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[5] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[6] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[7] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[8] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754_reg[9]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[1] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[2] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[3] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[6] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[8] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] (\ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671_reg[9] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] (\ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] (\ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] (\ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616_reg[0]_0 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_tpgBackground_U0_ap_ready(ap_sync_tpgBackground_U0_ap_ready),
        .\barWidthMinSamples_reg_1529_reg[9]_0 (\barWidthMinSamples_reg_1529_reg[9] ),
        .\barWidth_reg_1539_reg[10]_0 (\barWidth_reg_1539_reg[10] ),
        .\cmp126_i_reg_1565_reg[0]_0 (\cmp126_i_reg_1565_reg[0] ),
        .\cmp126_i_reg_1565_reg[0]_1 (\cmp126_i_reg_1565_reg[0]_0 ),
        .\cmp141_i_reg_1570_reg[0]_0 (\cmp141_i_reg_1570_reg[0] ),
        .cmp2_i381_reg_1484(cmp2_i381_reg_1484),
        .\cmp2_i381_reg_1484_reg[0]_0 (\cmp2_i381_reg_1484_reg[0] ),
        .\cmp59_i_reg_1560_reg[0]_0 (\cmp59_i_reg_1560_reg[0] ),
        .\cmp59_i_reg_1560_reg[0]_1 (\cmp59_i_reg_1560_reg[0]_0 ),
        .cmp8_fu_706_p2(cmp8_fu_706_p2),
        .\colorFormatLocal_read_reg_5045_reg[7] (\colorFormatLocal_read_reg_5045_reg[7] ),
        .data_out(tpgBackground_U0_ovrlayYUV_din),
        .data_out_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ovrlayYUV_write),
        .full_n(full_n),
        .full_n17_out(full_n17_out_1),
        .full_n17_out_0(full_n17_out),
        .\genblk1[0].v2_reg[0] (mOutPtr_reg),
        .\genblk1[0].v2_reg[0]_0 (srcYUV_num_data_valid),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read),
        .grp_v_tpgHlsDataFlow_fu_339_ap_start_reg(grp_v_tpgHlsDataFlow_fu_339_ap_start_reg),
        .\hBarSel_2_reg[0]_0 (\hBarSel_2_reg[0] ),
        .\hBarSel_2_reg[2]_0 (\hBarSel_2_reg[2] ),
        .\hBarSel_4_loc_0_fu_344_reg[0]_0 (ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5),
        .icmp_fu_836_p2(icmp_fu_836_p2),
        .\icmp_ln1050_reg_5243_reg[0] (\icmp_ln1050_reg_5243_reg[0] ),
        .icmp_ln1285_reg_52350(icmp_ln1285_reg_52350),
        .\icmp_ln1336_reg_5231_reg[0] (icmp_ln1336_reg_5231),
        .\icmp_ln1336_reg_5231_reg[0]_0 (\icmp_ln1336_reg_5231_reg[0] ),
        .\icmp_ln1518_reg_5213_reg[0] (\icmp_ln1518_reg_5213_reg[0] ),
        .icmp_ln1629_reg_52070(icmp_ln1629_reg_52070),
        .\icmp_ln520_reg_5189[0]_i_1 (x_fu_5461),
        .\icmp_ln520_reg_5189_reg[0] (\icmp_ln520_reg_5189_reg[0] ),
        .\icmp_ln691_reg_1630_reg[0]_0 (DI),
        .\icmp_ln691_reg_1630_reg[0]_1 (\icmp_ln691_reg_1630_reg[0] ),
        .\int_width_reg[13] (\int_width_reg[13] ),
        .\int_width_reg[13]_0 (\int_width_reg[13]_0 ),
        .\int_width_reg[4] (\int_width_reg[4] ),
        .\int_width_reg[6] (\int_width_reg[6] ),
        .\int_width_reg[7] (icmp_ln520_fu_2075_p2254_in),
        .\mOutPtr_reg[4] (B_V_data_1_sel_wr01_out),
        .\or_ln691_reg_5247_reg[0]_i_2 (\or_ln691_reg_5247_reg[0]_i_2 ),
        .\or_ln691_reg_5247_reg[0]_i_3 (\or_ln691_reg_5247_reg[0]_i_3 ),
        .out(srcYUV_dout),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .pix_val_V_10_reg_1524(pix_val_V_10_reg_1524),
        .\pix_val_V_reg_1519_reg[9]_0 (\pix_val_V_reg_1519_reg[9] ),
        .push(push_0),
        .push_1(push),
        .\rampStart_load_reg_1575_reg[9]_0 (rampStart_load_reg_1575[9:8]),
        .\rampStart_reg[7]_0 (\rampStart_reg[7] ),
        .\rampStart_reg[9]_0 (\rampStart_reg[9] ),
        .\select_ln214_reg_1582_reg[9]_0 (\select_ln214_reg_1582_reg[9] ),
        .\select_ln507_cast_reg_1494_reg[2]_0 (\select_ln507_cast_reg_1494_reg[2] ),
        .select_ln507_reg_1504(select_ln507_reg_1504),
        .\select_ln507_reg_1504_reg[6]_0 (\select_ln507_reg_1504_reg[6] ),
        .srcYUV_empty_n(srcYUV_empty_n),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .\sub40_i_reg_1550_reg[0]_0 (\sub_reg_388_reg[11] [0]),
        .\sub40_i_reg_1550_reg[16]_0 (\sub40_i_reg_1550_reg[16] ),
        .\sub40_i_reg_1550_reg[16]_1 (\sub40_i_reg_1550_reg[16]_0 ),
        .\sub40_i_reg_1550_reg[8]_0 (\sub40_i_reg_1550_reg[8] ),
        .\sub_i_i_i_reg_1545_reg[10]_0 (\sub_i_i_i_reg_1545_reg[10] ),
        .tpgBackground_U0_ap_ready(tpgBackground_U0_ap_ready),
        .\ult_reg_1625_reg[0]_0 (\ult_reg_1625_reg[0] ),
        .\ult_reg_1625_reg[0]_1 (\ult_reg_1625_reg[0]_0 ),
        .valid_out(valid_out),
        .\xBar_V_reg[0] (\xBar_V_reg[0] ),
        .\x_fu_546_reg[0] (icmp_ln1050_fu_2255_p2),
        .\x_fu_546_reg[4] (icmp_ln1027_fu_2081_p2),
        .\yCount_V_1_reg[5] (\yCount_V_1_reg[5] ),
        .\yCount_V_2_reg[0] (\yCount_V_2_reg[0] ),
        .\yCount_V_3_reg[9] (\yCount_V_3_reg[9] ),
        .\y_fu_284_reg[15]_0 (\y_fu_284_reg[15] ),
        .\zonePlateVDelta_reg[15] (\zonePlateVDelta_reg[15] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
