xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Jan 03, 2026 at 19:35:49 WET
xrun
	-define SCAN
	-l reports/verilog.log
	-v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v
	-v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v
	cut_scan_syn.v
	sources/top_module.v
	sources/lfsr.v
	sources/misr.v
	sources/controller.v
	testbenches/tb_top_level_bist.v
Recompiling... reason: file './sources/controller.v' is newer than expected.
	expected: Sat Jan  3 19:34:59 2026
	actual:   Sat Jan  3 19:35:45 2026
file: sources/controller.v
	module worklib.controller:v
		errors: 0, warnings: 0
		Caching library 'c35_CORELIB' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'udp' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb_top_level_bist
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.controller:v <0x14d02527>
			streams:  11, words:  6209
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                76      32
		UDPs:                   30       3
		Primitives:             98       7
		Timing outputs:         86      24
		Registers:              33      22
		Scalar wires:          116       -
		Expanded wires:          2       1
		Vectored wires:          3       -
		Always blocks:           7       7
		Initial blocks:          1       1
		Cont. assignments:       4       8
		Pseudo assignments:      1       1
		Timing checks:         182       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_top_level_bist:v
Loading snapshot worklib.tb_top_level_bist:v .................... Done
xcelium> source /opt/ic_tools/cad/xcelium20_09_hf001/tools/xcelium/files/xmsimrc
xcelium> run
BIST PASSED
====================================
BIST_END=1 PASS_NFAIL=1
====================================
Simulation complete via $finish(1) at time 57370 US + 0
./testbenches/tb_top_level_bist.v:80         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Jan 03, 2026 at 19:35:51 WET  (total: 00:00:02)
