#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 17 13:46:35 2019
# Process ID: 10561
# Current directory: /home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/top.vds
# Journal file: /home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10581 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1561.168 ; gain = 90.828 ; free physical = 4022 ; free virtual = 20089
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:4]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter SCL_FREQ bound to: 200000 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PIXELS bound to: 307200 - type: integer 
	Parameter PW_CNT_MAX bound to: 500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/.Xil/Vivado-10561-phoenix/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/.Xil/Vivado-10561-phoenix/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_0_0' [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/.Xil/Vivado-10561-phoenix/realtime/design_1_myip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_0_0' (2#1) [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/.Xil/Vivado-10561-phoenix/realtime/design_1_myip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/.Xil/Vivado-10561-phoenix/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (3#1) [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/.Xil/Vivado-10561-phoenix/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 65 connections, but only 63 given [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/synth/design_1.v:231]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/synth/design_1.v:368]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/synth/design_1.v:683]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/.Xil/Vivado-10561-phoenix/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (4#1) [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/.Xil/Vivado-10561-phoenix/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (5#1) [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/synth/design_1.v:683]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (6#1) [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/synth/design_1.v:368]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/.Xil/Vivado-10561-phoenix/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (7#1) [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/.Xil/Vivado-10561-phoenix/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/synth/design_1.v:359]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (8#1) [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-350] instance 'design_1_inst' of module 'design_1' requires 35 connections, but only 14 given [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:51]
INFO: [Synth 8-6157] synthesizing module 'sccb_if' [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/sccb_if.sv:4]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter SCL_FREQ bound to: 200000 - type: integer 
	Parameter CLOCK_DIV bound to: 625 - type: integer 
	Parameter START_COND_BIT bound to: 3 - type: integer 
	Parameter STOP_COND_BIT bound to: 3 - type: integer 
	Parameter IDLE_BIT bound to: 1 - type: integer 
	Parameter BIT_PER_PHASE bound to: 9 - type: integer 
	Parameter SDA_WRITE_BIT bound to: 43 - type: integer 
	Parameter SDA_READ_BIT bound to: 58 - type: integer 
	Parameter SDA_COUNT bound to: 58 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sccb_if' (9#1) [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/sccb_if.sv:4]
WARNING: [Synth 8-3848] Net r_data in module/entity top does not have driver. [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:27]
WARNING: [Synth 8-3848] Net w_busy in module/entity top does not have driver. [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:4]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_data_hs_n[1]
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_data_hs_n[0]
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_data_hs_p[1]
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_data_hs_p[0]
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_clk_hs_n
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_clk_hs_p
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1605.934 ; gain = 135.594 ; free physical = 4035 ; free virtual = 20101
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[7] to constant 0 [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:51]
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[6] to constant 0 [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:51]
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[5] to constant 0 [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:51]
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[4] to constant 0 [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:51]
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[3] to constant 0 [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:51]
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[2] to constant 0 [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:51]
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[1] to constant 0 [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:51]
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[0] to constant 0 [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:51]
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:w_busy to constant 0 [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/hdl/top/top.sv:51]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1605.934 ; gain = 135.594 ; free physical = 4035 ; free virtual = 20101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1605.934 ; gain = 135.594 ; free physical = 4035 ; free virtual = 20101
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0/design_1_myip_0_0_in_context.xdc] for cell 'design_1_inst/myip_0'
Finished Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0/design_1_myip_0_0_in_context.xdc] for cell 'design_1_inst/myip_0'
Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_inst/processing_system7_0'
Finished Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_inst/processing_system7_0'
Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_inst/rst_ps7_0_50M'
Finished Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_inst/rst_ps7_0_50M'
Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst0'
Finished Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst0'
Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/xdc/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/xdc/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/xdc/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/xdc/target.xdc]
Finished Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/src/xdc/target.xdc]
Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.980 ; gain = 0.000 ; free physical = 3756 ; free virtual = 19823
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.980 ; gain = 0.000 ; free physical = 3757 ; free virtual = 19823
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.988 ; gain = 0.000 ; free physical = 3757 ; free virtual = 19823
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1978.988 ; gain = 0.008 ; free physical = 3757 ; free virtual = 19823
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3837 ; free virtual = 19903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3837 ; free virtual = 19903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_inst/myip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_inst/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_inst/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_inst/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_inst0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3839 ; free virtual = 19905
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "req_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CAM_PWUP_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3830 ; free virtual = 19897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               58 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sccb_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               58 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "sccb_if_inst/req_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccb_if_inst/sda_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CAM_PWUP_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_data_hs_n[1]
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_data_hs_n[0]
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_data_hs_p[1]
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_data_hs_p[0]
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_clk_hs_n
WARNING: [Synth 8-3331] design top has unconnected port mipi_phy_if_clk_hs_p
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[57]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[56]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[55]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[54]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[53]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[52]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[51]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[50]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[49]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[48]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[47]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[46]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[45]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[44]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[43]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[42]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[41]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[40]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[39]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[38]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[37]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[36]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[35]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[34]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[33]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[32]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[31]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[30]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[29]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[28]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[27]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[26]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[25]' (FDS) to 'sccb_if_inst/sda_en_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[24]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[23]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[22]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[21]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[20]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[19]' (FDR) to 'sccb_if_inst/sda_en_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[18]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[17]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[16]' (FDR) to 'sccb_if_inst/sda_en_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[15]' (FDR) to 'sccb_if_inst/sda_en_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[14]' (FDR) to 'sccb_if_inst/sda_en_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[13]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[12]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[11]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[10]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[9]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[8]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[7]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[6]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[5]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[4]' (FDR) to 'sccb_if_inst/sda_en_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[3]' (FDR) to 'sccb_if_inst/sda_en_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[2]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[1]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_en_reg_reg[0]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[57]' (FD) to 'sccb_if_inst/sda_reg_reg[56]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[56]' (FD) to 'sccb_if_inst/sda_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[55]' (FD) to 'sccb_if_inst/sda_reg_reg[46]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[46]' (FD) to 'sccb_if_inst/sda_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[37]' (FD) to 'sccb_if_inst/sda_reg_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sccb_if_inst/sda_reg_reg[28] )
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[14]' (FD) to 'sccb_if_inst/sda_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[13]' (FD) to 'sccb_if_inst/sda_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[12]' (FD) to 'sccb_if_inst/sda_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[11]' (FD) to 'sccb_if_inst/sda_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[10]' (FD) to 'sccb_if_inst/sda_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[9]' (FD) to 'sccb_if_inst/sda_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[8]' (FD) to 'sccb_if_inst/sda_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[7]' (FD) to 'sccb_if_inst/sda_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[6]' (FD) to 'sccb_if_inst/sda_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[5]' (FD) to 'sccb_if_inst/sda_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[4]' (FD) to 'sccb_if_inst/sda_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[2]' (FD) to 'sccb_if_inst/sda_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/sda_reg_reg[1]' (FD) to 'sccb_if_inst/sda_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sccb_if_inst/sda_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[57]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[56]' (FDR) to 'sccb_if_inst/scl_en_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[55]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[54]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[53]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[52]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[51]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[50]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[49]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[48]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[47]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[46]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[45]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[44]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[43]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[42]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[41]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[40]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[39]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[38]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[37]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[36]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[35]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccb_if_inst/scl_en_reg_reg[34]' (FDS) to 'sccb_if_inst/scl_en_reg_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sccb_if_inst/scl_en_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sccb_if_inst/scl_en_reg_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3819 ; free virtual = 19888
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_inst/processing_system7_0/FCLK_CLK0' to pin 'design_1_inst/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_inst0/clk_out1' to pin 'clk_wiz_inst0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3693 ; free virtual = 19761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3685 ; free virtual = 19754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3684 ; free virtual = 19753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:r_data[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_inst:w_busy to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3685 ; free virtual = 19754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3685 ; free virtual = 19754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3685 ; free virtual = 19754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3685 ; free virtual = 19754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3685 ; free virtual = 19754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3685 ; free virtual = 19754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_auto_pc_0              |         1|
|2     |design_1_myip_0_0               |         1|
|3     |design_1_processing_system7_0_0 |         1|
|4     |design_1_rst_ps7_0_50M_0        |         1|
|5     |clk_wiz_0                       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |clk_wiz_0                       |     1|
|2     |design_1_auto_pc_0              |     1|
|3     |design_1_myip_0_0               |     1|
|4     |design_1_processing_system7_0_0 |     1|
|5     |design_1_rst_ps7_0_50M_0        |     1|
|6     |CARRY4                          |     5|
|7     |LUT1                            |     4|
|8     |LUT2                            |    11|
|9     |LUT3                            |     9|
|10    |LUT4                            |    13|
|11    |LUT5                            |    13|
|12    |LUT6                            |    55|
|13    |MUXF7                           |     6|
|14    |FDRE                            |    85|
|15    |FDSE                            |     8|
|16    |IBUF                            |     3|
|17    |IOBUF                           |     1|
|18    |OBUF                            |    10|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |   700|
|2     |  design_1_inst      |design_1                    |   475|
|3     |    ps7_0_axi_periph |design_1_ps7_0_axi_periph_0 |   177|
|4     |      s00_couplers   |s00_couplers_imp_UYSKKA     |   177|
|5     |  sccb_if_inst       |sccb_if                     |   157|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3685 ; free virtual = 19754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1978.988 ; gain = 135.594 ; free physical = 3743 ; free virtual = 19812
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.988 ; gain = 508.648 ; free physical = 3753 ; free virtual = 19822
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1986.988 ; gain = 0.000 ; free physical = 3684 ; free virtual = 19753
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1986.988 ; gain = 522.539 ; free physical = 3738 ; free virtual = 19807
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1986.988 ; gain = 0.000 ; free physical = 3738 ; free virtual = 19807
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/users/naofumi/M1/FPT2019_FPGA_Design_Competition/systems_repo/systems/proj/proj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 13:47:03 2019...
