vhdl xil_defaultlib  \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/SyncBase.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/EEPROM_8b.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/TWI_SlaveCtl.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/GlitchFilter.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/SyncAsync.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/DVI_Constants.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/SyncAsyncReset.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/PhaseAlign.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/InputSERDES.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/ChannelBond.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/ResyncToBUFG.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/TMDS_Decoder.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/TMDS_Clocking.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ipshared/be44/src/dvi2rgb.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_dvi2rgb_0_0/sim/img_proc_dvi2rgb_0_0.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_proc_sys_reset_0_0/sim/img_proc_proc_sys_reset_0_0.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_axi_vdma_0_0/sim/img_proc_axi_vdma_0_0.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_axi_gpio_0_1/sim/img_proc_axi_gpio_0_1.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_ila_0_1/sim/img_proc_ila_0_1.vhd" \
"../../../../img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd" \

nosort
