$date
	Sun Mar 27 18:06:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module major_five_tb $end
$scope module name $end
$var wire 1 ! led $end
$var wire 5 " sw [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
0!
$end
#20
b1 "
#40
b10 "
#60
b11 "
#80
0!
b100 "
#100
b101 "
#120
b110 "
#140
1!
b111 "
#160
0!
b1000 "
#180
b1001 "
#200
b1010 "
#220
1!
b1011 "
#240
0!
b1100 "
#260
1!
b1101 "
#280
b1110 "
#300
b1111 "
#320
0!
b10000 "
#340
b10001 "
#360
b10010 "
#380
1!
b10011 "
#400
0!
b10100 "
#420
1!
b10101 "
#440
b10110 "
#460
b10111 "
#480
0!
b11000 "
#500
1!
b11001 "
#520
b11010 "
#540
b11011 "
#560
b11100 "
#580
b11101 "
#600
b11110 "
#620
b11111 "
#720
