
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={0,rs,rt,code,51}
	F3= ICache[addr]={0,rs,rt,code,51}
	F4= GPR[rs]=a
	F5= GPR[rt]=b

IF	F6= CP0.ASID=>IMMU.PID
	F7= PC.Out=>IMMU.IEA
	F8= IMMU.Addr=>IAddrReg.In
	F9= IMMU.Hit=>CU_IF.IMMUHit
	F10= PC.Out=>ICache.IEA
	F11= ICache.Out=>IR_IMMU.In
	F12= ICache.Out=>ICacheReg.In
	F13= ICache.Hit=>CU_IF.ICacheHit
	F14= ICache.Out=>IR_ID.In
	F15= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F18= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F19= ICache.Hit=>FU.ICacheHit
	F20= FU.Halt_IF=>CU_IF.Halt
	F21= FU.Bub_IF=>CU_IF.Bub
	F22= CtrlASIDIn=0
	F23= CtrlCP0=0
	F24= CtrlEPCIn=0
	F25= CtrlExCodeIn=0
	F26= CtrlIMMU=0
	F27= CtrlPC=0
	F28= CtrlPCInc=1
	F29= CtrlIAddrReg=0
	F30= CtrlICache=0
	F31= CtrlIR_IMMU=0
	F32= CtrlICacheReg=0
	F33= CtrlIR_ID=1
	F34= CtrlIMem=0
	F35= CtrlIRMux=0
	F36= CtrlGPR=0
	F37= CtrlA_EX=0
	F38= CtrlB_EX=0
	F39= CtrlIR_EX=0
	F40= CtrlConditionReg_MEM=0
	F41= CtrlIR_MEM=0
	F42= CtrlPIDReg=0
	F43= CtrlIR_DMMU1=0
	F44= CtrlIR_WB=0
	F45= CtrlA_MEM=0
	F46= CtrlA_WB=0
	F47= CtrlB_MEM=0
	F48= CtrlB_WB=0
	F49= CtrlConditionReg_DMMU1=0
	F50= CtrlConditionReg_WB=0
	F51= CtrlIR_DMMU2=0
	F52= CtrlConditionReg_DMMU2=0

ID	F84= IR_ID.Out=>FU.IR_ID
	F85= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F86= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F87= IR_ID.Out31_26=>CU_ID.Op
	F88= IR_ID.Out25_21=>GPR.RReg1
	F89= IR_ID.Out20_16=>GPR.RReg2
	F90= IR_ID.Out5_0=>CU_ID.IRFunc
	F91= GPR.Rdata1=>FU.InID1
	F92= IR_ID.Out25_21=>FU.InID1_RReg
	F93= FU.OutID1=>A_EX.In
	F94= GPR.Rdata2=>FU.InID2
	F95= IR_ID.Out20_16=>FU.InID2_RReg
	F96= FU.OutID2=>B_EX.In
	F97= IR_ID.Out=>IR_EX.In
	F98= FU.Halt_ID=>CU_ID.Halt
	F99= FU.Bub_ID=>CU_ID.Bub
	F100= CtrlASIDIn=0
	F101= CtrlCP0=0
	F102= CtrlEPCIn=0
	F103= CtrlExCodeIn=0
	F104= CtrlIMMU=0
	F105= CtrlPC=0
	F106= CtrlPCInc=0
	F107= CtrlIAddrReg=0
	F108= CtrlICache=0
	F109= CtrlIR_IMMU=0
	F110= CtrlICacheReg=0
	F111= CtrlIR_ID=0
	F112= CtrlIMem=0
	F113= CtrlIRMux=0
	F114= CtrlGPR=0
	F115= CtrlA_EX=1
	F116= CtrlB_EX=1
	F117= CtrlIR_EX=1
	F118= CtrlConditionReg_MEM=0
	F119= CtrlIR_MEM=0
	F120= CtrlPIDReg=0
	F121= CtrlIR_DMMU1=0
	F122= CtrlIR_WB=0
	F123= CtrlA_MEM=0
	F124= CtrlA_WB=0
	F125= CtrlB_MEM=0
	F126= CtrlB_WB=0
	F127= CtrlConditionReg_DMMU1=0
	F128= CtrlConditionReg_WB=0
	F129= CtrlIR_DMMU2=0
	F130= CtrlConditionReg_DMMU2=0

EX	F131= IR_EX.Out=>FU.IR_EX
	F132= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F133= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F134= IR_EX.Out31_26=>CU_EX.Op
	F135= IR_EX.Out5_0=>CU_EX.IRFunc
	F136= A_EX.Out=>CMPU.A
	F137= B_EX.Out=>CMPU.B
	F138= CMPU.Func=6'b000000
	F139= CMPU.lt=>ConditionReg_MEM.In
	F140= IR_EX.Out=>IR_MEM.In
	F141= FU.InEX_WReg=5'b00000
	F142= CtrlASIDIn=0
	F143= CtrlCP0=0
	F144= CtrlEPCIn=0
	F145= CtrlExCodeIn=0
	F146= CtrlIMMU=0
	F147= CtrlPC=0
	F148= CtrlPCInc=0
	F149= CtrlIAddrReg=0
	F150= CtrlICache=0
	F151= CtrlIR_IMMU=0
	F152= CtrlICacheReg=0
	F153= CtrlIR_ID=0
	F154= CtrlIMem=0
	F155= CtrlIRMux=0
	F156= CtrlGPR=0
	F157= CtrlA_EX=0
	F158= CtrlB_EX=0
	F159= CtrlIR_EX=0
	F160= CtrlConditionReg_MEM=1
	F161= CtrlIR_MEM=1
	F162= CtrlPIDReg=0
	F163= CtrlIR_DMMU1=0
	F164= CtrlIR_WB=0
	F165= CtrlA_MEM=0
	F166= CtrlA_WB=0
	F167= CtrlB_MEM=0
	F168= CtrlB_WB=0
	F169= CtrlConditionReg_DMMU1=0
	F170= CtrlConditionReg_WB=0
	F171= CtrlIR_DMMU2=0
	F172= CtrlConditionReg_DMMU2=0

MEM	F173= IR_MEM.Out=>FU.IR_MEM
	F174= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F175= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F176= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F177= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F178= IR_MEM.Out31_26=>CU_MEM.Op
	F179= IR_MEM.Out5_0=>CU_MEM.IRFunc
	F180= PC.Out=>CP0.EPCIn
	F181= CP0.ExCodeIn=5'h0d
	F182= CU_MEM.TrapAddr=>PC.In
	F183= CP0.ASID=>PIDReg.In
	F184= ConditionReg_MEM.Out=>CU_MEM.lt
	F185= IR_MEM.Out=>IR_DMMU1.In
	F186= IR_MEM.Out=>IR_WB.In
	F187= A_MEM.Out=>A_WB.In
	F188= B_MEM.Out=>B_WB.In
	F189= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In
	F190= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F191= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F192= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F193= FU.InMEM_WReg=5'b00000
	F194= CtrlASIDIn=0
	F195= CtrlCP0=0
	F196= CtrlEPCIn=0
	F197= CtrlExCodeIn=0
	F198= CtrlIMMU=0
	F199= CtrlPC=0
	F200= CtrlPCInc=0
	F201= CtrlIAddrReg=0
	F202= CtrlICache=0
	F203= CtrlIR_IMMU=0
	F204= CtrlICacheReg=0
	F205= CtrlIR_ID=0
	F206= CtrlIMem=0
	F207= CtrlIRMux=0
	F208= CtrlGPR=0
	F209= CtrlA_EX=0
	F210= CtrlB_EX=0
	F211= CtrlIR_EX=0
	F212= CtrlConditionReg_MEM=0
	F213= CtrlIR_MEM=0
	F214= CtrlPIDReg=0
	F215= CtrlIR_DMMU1=1
	F216= CtrlIR_WB=1
	F217= CtrlA_MEM=0
	F218= CtrlA_WB=1
	F219= CtrlB_MEM=0
	F220= CtrlB_WB=1
	F221= CtrlConditionReg_DMMU1=1
	F222= CtrlConditionReg_WB=1
	F223= CtrlIR_DMMU2=0
	F224= CtrlConditionReg_DMMU2=0

MEM(DMMU1)	F225= IR_DMMU1.Out=>FU.IR_DMMU1
	F226= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit
	F227= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit
	F228= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit
	F229= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit
	F230= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2
	F231= IR_DMMU1.Out31_26=>CU_DMMU1.Op
	F232= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc
	F233= IR_DMMU1.Out=>IR_DMMU2.In
	F234= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In
	F235= FU.InDMMU1_WReg=5'b00000
	F236= CtrlASIDIn=0
	F237= CtrlCP0=0
	F238= CtrlEPCIn=0
	F239= CtrlExCodeIn=0
	F240= CtrlIMMU=0
	F241= CtrlPC=0
	F242= CtrlPCInc=0
	F243= CtrlIAddrReg=0
	F244= CtrlICache=0
	F245= CtrlIR_IMMU=0
	F246= CtrlICacheReg=0
	F247= CtrlIR_ID=0
	F248= CtrlIMem=0
	F249= CtrlIRMux=0
	F250= CtrlGPR=0
	F251= CtrlA_EX=0
	F252= CtrlB_EX=0
	F253= CtrlIR_EX=0
	F254= CtrlConditionReg_MEM=0
	F255= CtrlIR_MEM=0
	F256= CtrlPIDReg=0
	F257= CtrlIR_DMMU1=0
	F258= CtrlIR_WB=0
	F259= CtrlA_MEM=0
	F260= CtrlA_WB=0
	F261= CtrlB_MEM=0
	F262= CtrlB_WB=0
	F263= CtrlConditionReg_DMMU1=0
	F264= CtrlConditionReg_WB=0
	F265= CtrlIR_DMMU2=1
	F266= CtrlConditionReg_DMMU2=1

MEM(DMMU2)	F267= IR_DMMU2.Out=>FU.IR_DMMU2
	F268= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit
	F269= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit
	F270= IR_DMMU2.Out31_26=>CU_DMMU2.Op
	F271= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc
	F272= IR_DMMU2.Out=>IR_WB.In
	F273= ConditionReg_DMMU2.Out=>ConditionReg_WB.In
	F274= FU.InDMMU2_WReg=5'b00000
	F275= CtrlASIDIn=0
	F276= CtrlCP0=0
	F277= CtrlEPCIn=0
	F278= CtrlExCodeIn=0
	F279= CtrlIMMU=0
	F280= CtrlPC=0
	F281= CtrlPCInc=0
	F282= CtrlIAddrReg=0
	F283= CtrlICache=0
	F284= CtrlIR_IMMU=0
	F285= CtrlICacheReg=0
	F286= CtrlIR_ID=0
	F287= CtrlIMem=0
	F288= CtrlIRMux=0
	F289= CtrlGPR=0
	F290= CtrlA_EX=0
	F291= CtrlB_EX=0
	F292= CtrlIR_EX=0
	F293= CtrlConditionReg_MEM=0
	F294= CtrlIR_MEM=0
	F295= CtrlPIDReg=0
	F296= CtrlIR_DMMU1=0
	F297= CtrlIR_WB=1
	F298= CtrlA_MEM=0
	F299= CtrlA_WB=0
	F300= CtrlB_MEM=0
	F301= CtrlB_WB=0
	F302= CtrlConditionReg_DMMU1=0
	F303= CtrlConditionReg_WB=1
	F304= CtrlIR_DMMU2=0
	F305= CtrlConditionReg_DMMU2=0

WB	F306= IR_WB.Out=>FU.IR_WB
	F307= IR_WB.Out31_26=>CU_WB.Op
	F308= IR_WB.Out5_0=>CU_WB.IRFunc
	F309= FU.InWB_WReg=5'b00000
	F310= CtrlASIDIn=0
	F311= CtrlCP0=0
	F312= CtrlEPCIn=0
	F313= CtrlExCodeIn=0
	F314= CtrlIMMU=0
	F315= CtrlPC=0
	F316= CtrlPCInc=0
	F317= CtrlIAddrReg=0
	F318= CtrlICache=0
	F319= CtrlIR_IMMU=0
	F320= CtrlICacheReg=0
	F321= CtrlIR_ID=0
	F322= CtrlIMem=0
	F323= CtrlIRMux=0
	F324= CtrlGPR=0
	F325= CtrlA_EX=0
	F326= CtrlB_EX=0
	F327= CtrlIR_EX=0
	F328= CtrlConditionReg_MEM=0
	F329= CtrlIR_MEM=0
	F330= CtrlPIDReg=0
	F331= CtrlIR_DMMU1=0
	F332= CtrlIR_WB=0
	F333= CtrlA_MEM=0
	F334= CtrlA_WB=0
	F335= CtrlB_MEM=0
	F336= CtrlB_WB=0
	F337= CtrlConditionReg_DMMU1=0
	F338= CtrlConditionReg_WB=0
	F339= CtrlIR_DMMU2=0
	F340= CtrlConditionReg_DMMU2=0

POST	F341= [ConditionReg_WB]=CompareU(FU(a),FU(b))

