{
  "bit0": {
    "gene": "((a0 XOR a1) OR (a5 XOR b2))",
    "accuracy": 1.0,
    "stored_as": "SPARC_UGC12506_b0"
  },
  "bit1": {
    "gene": "((b1 AND NOT(a0)) OR (a0 AND b6))",
    "accuracy": 1.0,
    "stored_as": "SPARC_UGC12506_b1"
  },
  "bit2": {
    "gene": "((a0 OR b0) XOR (a5 XOR b1))",
    "accuracy": 1.0,
    "stored_as": "SPARC_UGC12506_b2"
  },
  "bit3": {
    "gene": "((a1 OR (b0 XOR b3)) XOR (a1 AND (b2 XOR b4)))",
    "accuracy": 1.0,
    "stored_as": "SPARC_UGC12506_b3"
  },
  "bit4": {
    "gene": "((a1 XOR a3) OR (a2 XOR a6))",
    "accuracy": 1.0,
    "stored_as": "SPARC_UGC12506_b4"
  },
  "bit5": {
    "gene": "(a5 XOR (a6 XOR b2))",
    "accuracy": 1.0,
    "stored_as": "SPARC_UGC12506_b5"
  },
  "bit6": {
    "gene": "RippleAdderCout[8]: carry_out(8)",
    "accuracy": 1.0,
    "stored_as": "SPARC_UGC12506_b6"
  },
  "bit7": {
    "gene": "Out[i] = a7[i] OR Out[i]",
    "accuracy": 1.0,
    "stored_as": "SPARC_UGC12506_b7"
  }
}