.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* scl */
.set scl__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set scl__0__MASK, 0x10
.set scl__0__PC, CYREG_PRT12_PC4
.set scl__0__PORT, 12
.set scl__0__SHIFT, 4
.set scl__AG, CYREG_PRT12_AG
.set scl__BIE, CYREG_PRT12_BIE
.set scl__BIT_MASK, CYREG_PRT12_BIT_MASK
.set scl__BYP, CYREG_PRT12_BYP
.set scl__DM0, CYREG_PRT12_DM0
.set scl__DM1, CYREG_PRT12_DM1
.set scl__DM2, CYREG_PRT12_DM2
.set scl__DR, CYREG_PRT12_DR
.set scl__INP_DIS, CYREG_PRT12_INP_DIS
.set scl__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set scl__MASK, 0x10
.set scl__PORT, 12
.set scl__PRT, CYREG_PRT12_PRT
.set scl__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set scl__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set scl__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set scl__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set scl__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set scl__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set scl__PS, CYREG_PRT12_PS
.set scl__SHIFT, 4
.set scl__SIO_CFG, CYREG_PRT12_SIO_CFG
.set scl__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set scl__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set scl__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set scl__SLW, CYREG_PRT12_SLW

/* sda */
.set sda__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set sda__0__MASK, 0x20
.set sda__0__PC, CYREG_PRT12_PC5
.set sda__0__PORT, 12
.set sda__0__SHIFT, 5
.set sda__AG, CYREG_PRT12_AG
.set sda__BIE, CYREG_PRT12_BIE
.set sda__BIT_MASK, CYREG_PRT12_BIT_MASK
.set sda__BYP, CYREG_PRT12_BYP
.set sda__DM0, CYREG_PRT12_DM0
.set sda__DM1, CYREG_PRT12_DM1
.set sda__DM2, CYREG_PRT12_DM2
.set sda__DR, CYREG_PRT12_DR
.set sda__INP_DIS, CYREG_PRT12_INP_DIS
.set sda__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set sda__MASK, 0x20
.set sda__PORT, 12
.set sda__PRT, CYREG_PRT12_PRT
.set sda__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set sda__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set sda__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set sda__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set sda__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set sda__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set sda__PS, CYREG_PRT12_PS
.set sda__SHIFT, 5
.set sda__SIO_CFG, CYREG_PRT12_SIO_CFG
.set sda__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set sda__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set sda__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set sda__SLW, CYREG_PRT12_SLW

/* I2CS_I2C_FF */
.set I2CS_I2C_FF__ADR, CYREG_I2C_ADR
.set I2CS_I2C_FF__CFG, CYREG_I2C_CFG
.set I2CS_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2CS_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2CS_I2C_FF__CSR, CYREG_I2C_CSR
.set I2CS_I2C_FF__D, CYREG_I2C_D
.set I2CS_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2CS_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2CS_I2C_FF__PM_ACT_MSK, 0x04
.set I2CS_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2CS_I2C_FF__PM_STBY_MSK, 0x04
.set I2CS_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2CS_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2CS_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2CS_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2CS_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2CS_I2C_IRQ */
.set I2CS_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2CS_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2CS_I2C_IRQ__INTC_MASK, 0x8000
.set I2CS_I2C_IRQ__INTC_NUMBER, 15
.set I2CS_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2CS_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2CS_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2CS_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM1_PWMUDB */
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set PWM1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set PWM1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set PWM1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWM1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWM1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWM1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWM1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWM1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWM1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWM1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWM1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWM1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWM1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL

/* PWM2_PWMUDB */
.set PWM2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set PWM2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set PWM2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set PWM2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB15_A0
.set PWM2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB15_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB15_D0
.set PWM2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB15_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB15_F0
.set PWM2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB15_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* step */
.set step__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set step__0__MASK, 0x08
.set step__0__PC, CYREG_PRT2_PC3
.set step__0__PORT, 2
.set step__0__SHIFT, 3
.set step__AG, CYREG_PRT2_AG
.set step__AMUX, CYREG_PRT2_AMUX
.set step__BIE, CYREG_PRT2_BIE
.set step__BIT_MASK, CYREG_PRT2_BIT_MASK
.set step__BYP, CYREG_PRT2_BYP
.set step__CTL, CYREG_PRT2_CTL
.set step__DM0, CYREG_PRT2_DM0
.set step__DM1, CYREG_PRT2_DM1
.set step__DM2, CYREG_PRT2_DM2
.set step__DR, CYREG_PRT2_DR
.set step__INP_DIS, CYREG_PRT2_INP_DIS
.set step__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set step__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set step__LCD_EN, CYREG_PRT2_LCD_EN
.set step__MASK, 0x08
.set step__PORT, 2
.set step__PRT, CYREG_PRT2_PRT
.set step__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set step__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set step__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set step__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set step__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set step__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set step__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set step__PS, CYREG_PRT2_PS
.set step__SHIFT, 3
.set step__SLW, CYREG_PRT2_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Counter_CounterUDB */
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Counter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Counter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Counter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Counter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Counter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Counter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Counter_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB10_ST

/* Dir_step */
.set Dir_step__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Dir_step__0__MASK, 0x10
.set Dir_step__0__PC, CYREG_PRT2_PC4
.set Dir_step__0__PORT, 2
.set Dir_step__0__SHIFT, 4
.set Dir_step__AG, CYREG_PRT2_AG
.set Dir_step__AMUX, CYREG_PRT2_AMUX
.set Dir_step__BIE, CYREG_PRT2_BIE
.set Dir_step__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Dir_step__BYP, CYREG_PRT2_BYP
.set Dir_step__CTL, CYREG_PRT2_CTL
.set Dir_step__DM0, CYREG_PRT2_DM0
.set Dir_step__DM1, CYREG_PRT2_DM1
.set Dir_step__DM2, CYREG_PRT2_DM2
.set Dir_step__DR, CYREG_PRT2_DR
.set Dir_step__INP_DIS, CYREG_PRT2_INP_DIS
.set Dir_step__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Dir_step__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Dir_step__LCD_EN, CYREG_PRT2_LCD_EN
.set Dir_step__MASK, 0x10
.set Dir_step__PORT, 2
.set Dir_step__PRT, CYREG_PRT2_PRT
.set Dir_step__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Dir_step__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Dir_step__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Dir_step__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Dir_step__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Dir_step__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Dir_step__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Dir_step__PS, CYREG_PRT2_PS
.set Dir_step__SHIFT, 4
.set Dir_step__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E127069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
