
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.096793                       # Number of seconds simulated
sim_ticks                                 96793008000                       # Number of ticks simulated
final_tick                                96793008000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 229055                       # Simulator instruction rate (inst/s)
host_op_rate                                   251642                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28799946                       # Simulator tick rate (ticks/s)
host_mem_usage                                 724616                       # Number of bytes of host memory used
host_seconds                                  3360.87                       # Real time elapsed on the host
sim_insts                                   769823784                       # Number of instructions simulated
sim_ops                                     845737008                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst           261760                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           222976                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            99200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           123392                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst           110656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           116352                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst           106176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           130816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst           140864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           144384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst           125632                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data           128512                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst           133696                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data           128512                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst           123200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data            93504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2189632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       261760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        99200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst       110656                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst       106176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst       140864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst       125632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst       133696                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst       123200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1101184                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       606144                       # Number of bytes written to this memory
system.physmem.bytes_written::total            606144                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              4090                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              3484                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              1550                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1928                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst              1729                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1818                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst              1659                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              2044                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst              2201                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              2256                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst              1963                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              2008                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst              2089                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data              2008                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst              1925                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data              1461                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34213                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9471                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9471                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             2704328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             2303637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst             1024867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1274803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst             1143223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             1202070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst             1096939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data             1351503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst             1455312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data             1491678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst             1297945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data             1327699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst             1381257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data             1327699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst             1272819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data              966020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22621799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        2704328                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst        1024867                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst        1143223                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst        1096939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst        1455312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst        1297945                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst        1381257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst        1272819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           11376690                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6262271                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6262271                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6262271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            2704328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            2303637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst            1024867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1274803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst            1143223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            1202070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst            1096939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data            1351503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst            1455312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data            1491678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst            1297945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data            1327699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst            1381257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data            1327699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst            1272819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data             966020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               28884070                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               18181833                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         11122424                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           435699                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9883772                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8573518                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.743381                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2269016                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             40487                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         563268                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            559081                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4187                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        10347                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              251437                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    96793008000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        96793009                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          29446185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     101912550                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   18181833                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11401615                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     66773258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 879037                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          353                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 14141575                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               114999                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          96659321                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.191282                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.929384                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                34268664     35.45%     35.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9632767      9.97%     45.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                52757890     54.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            96659321                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.187842                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.052892                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                26966050                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             10796783                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 47257352                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             11231496                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                407640                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4880200                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                32069                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             113215858                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                55863                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                407640                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                29447007                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1200120                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        392294                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 55975209                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              9237051                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             112651004                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               7004547                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 53054                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  3136                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          141345080                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            520186252                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       143681903                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            123981697                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                17363383                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             20971                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          9668                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  9918229                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14563342                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9190581                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4314463                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1050896                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 111532229                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              18616                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                102210227                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1328278                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       11039195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     43985778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           867                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     96659321                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.057428                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.613650                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           15583273     16.12%     16.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           59941869     62.01%     78.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           21134179     21.86%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       96659321                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               59336108     93.64%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     93.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2453884      3.87%     97.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1579460      2.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78754370     77.05%     77.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              523592      0.51%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14129640     13.82%     91.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8791301      8.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             102210227                       # Type of FU issued
system.cpu0.iq.rate                          1.055967                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   63369452                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.619991                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         365777473                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        122591524                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    101869854                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             165579663                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1853724                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       981755                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1577                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       533151                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       116758                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1234                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                407640                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1166074                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                28368                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          111550878                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            91861                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14563342                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9190581                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              9483                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   477                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 5916                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1577                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        217143                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       209226                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              426369                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            102064778                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14086278                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           145449                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           33                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22855839                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15927534                       # Number of branches executed
system.cpu0.iew.exec_stores                   8769561                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.054464                       # Inst execution rate
system.cpu0.iew.wb_sent                     101890355                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    101869870                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 72248970                       # num instructions producing a value
system.cpu0.iew.wb_consumers                165612692                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.052451                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.436253                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       11039227                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          17749                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           403821                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     95100439                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.056900                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.021608                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     19956808     20.98%     20.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     61910946     65.10%     86.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8061023      8.48%     94.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2469310      2.60%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       998586      1.05%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       235428      0.25%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       490928      0.52%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       865604      0.91%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       111806      0.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     95100439                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            88942599                       # Number of instructions committed
system.cpu0.commit.committedOps             100511650                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22239017                       # Number of memory references committed
system.cpu0.commit.loads                     13581587                       # Number of loads committed
system.cpu0.commit.membars                       9002                       # Number of memory barriers committed
system.cpu0.commit.branches                  15788814                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90873936                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565185                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77756177     77.36%     77.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505148      0.50%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13581587     13.51%     91.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8657414      8.61%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100511650                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               111806                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   206507719                       # The number of ROB reads
system.cpu0.rob.rob_writes                  224660668                       # The number of ROB writes
system.cpu0.timesIdled                          13275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         133688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   88942599                       # Number of Instructions Simulated
system.cpu0.committedOps                    100511650                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.088264                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.088264                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.918895                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.918895                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               119929119                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70817720                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                351112728                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                53150542                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22728438                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 15425                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            60817                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          119.683821                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20085819                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            60945                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           329.572877                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        872218500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   119.683821                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.935030                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.935030                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         40412427                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        40412427                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11602749                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11602749                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8468879                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8468879                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         6056                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6056                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4151                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4151                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20071628                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20071628                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20071628                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20071628                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        55540                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        55540                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        33253                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        33253                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          505                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1835                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1835                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        88793                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         88793                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        88793                       # number of overall misses
system.cpu0.dcache.overall_misses::total        88793                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    989722000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    989722000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    667030263                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    667030263                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      4986000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4986000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     17037000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17037000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       571000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       571000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1656752263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1656752263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1656752263                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1656752263                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11658289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11658289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8502132                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8502132                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         5986                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5986                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20160421                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20160421                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20160421                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20160421                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.004764                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004764                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.003911                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003911                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.076970                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076970                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.306549                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.306549                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.004404                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004404                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.004404                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004404                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17819.985596                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17819.985596                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 20059.250684                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 20059.250684                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data  9873.267327                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9873.267327                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  9284.468665                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9284.468665                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 18658.590914                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18658.590914                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 18658.590914                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18658.590914                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         5008                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              760                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     6.589474                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        26419                       # number of writebacks
system.cpu0.dcache.writebacks::total            26419                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         7873                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7873                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        13364                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        13364                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        21237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        21237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        21237                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        21237                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        47667                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        47667                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        19889                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        19889                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          379                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          379                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1835                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1835                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        67556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        67556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        67556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        67556                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    703191500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    703191500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    328879344                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    328879344                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      2385000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2385000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     13444000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13444000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       473000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       473000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1032070844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1032070844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1032070844                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1032070844                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.004089                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004089                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.002339                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002339                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.057766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.057766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.306549                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.306549                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.003351                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003351                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.003351                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003351                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14752.166069                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14752.166069                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 16535.740560                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16535.740560                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  6292.875989                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6292.875989                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  7326.430518                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7326.430518                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 15277.263959                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15277.263959                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 15277.263959                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15277.263959                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1156645                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.991413                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12975242                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1156773                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            11.216757                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         22540500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   127.991413                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999933                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29439926                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29439926                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     12975242                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12975242                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12975242                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12975242                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12975242                       # number of overall hits
system.cpu0.icache.overall_hits::total       12975242                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1166333                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1166333                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1166333                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1166333                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1166333                       # number of overall misses
system.cpu0.icache.overall_misses::total      1166333                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  18039359000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  18039359000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  18039359000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  18039359000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  18039359000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  18039359000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     14141575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14141575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     14141575                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14141575                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     14141575                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14141575                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.082475                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.082475                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.082475                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.082475                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.082475                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.082475                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15466.731199                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15466.731199                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15466.731199                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15466.731199                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15466.731199                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15466.731199                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1156645                       # number of writebacks
system.cpu0.icache.writebacks::total          1156645                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         9557                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9557                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         9557                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9557                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         9557                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9557                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1156776                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1156776                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      1156776                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1156776                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      1156776                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1156776                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  15615678500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  15615678500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  15615678500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  15615678500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  15615678500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  15615678500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.081800                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.081800                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.081800                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.081800                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.081800                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.081800                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13499.310584                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13499.310584                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13499.310584                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13499.310584                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13499.310584                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13499.310584                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14488676                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8293779                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           358125                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             7942020                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6875116                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.566340                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                2019581                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             38520                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         451740                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            448727                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            3013                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         3573                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    96793008000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        70596837                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          14772008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      83471093                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14488676                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9343424                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     55398791                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 723317                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles         5824                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 11672637                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                84885                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          70538288                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.337870                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.875978                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19173121     27.18%     27.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8359288     11.85%     39.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43005879     60.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            70538288                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.205231                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.182363                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                12393342                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10161089                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36863202                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             10785424                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                335230                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4324629                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                26637                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              92712266                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                45590                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                335230                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                14713785                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1050266                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        326949                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 45313296                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              8798761                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              92232167                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6698885                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 52360                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  1107                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          117945975                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            429331449                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       120032636                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            102464823                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                15481148                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             13773                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          8366                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9446264                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11364175                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6883005                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4165106                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1094956                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  91270118                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              16737                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 83036144                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1164778                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        9684371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     39333522                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           545                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     70538288                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.177178                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.527941                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4688507      6.65%      6.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48663418     68.99%     75.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17186363     24.36%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       70538288                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               51259891     95.20%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1895288      3.52%     98.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               687323      1.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65017426     78.30%     78.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483820      0.58%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11019417     13.27%     92.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6510075      7.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83036144                       # Type of FU issued
system.cpu1.iq.rate                          1.176202                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   53842502                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.648422                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         291617856                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        100972554                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82783473                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             136878646                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1724835                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       776732                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1336                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       496039                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        92594                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1187                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                335230                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1025095                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                19260                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           91286935                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            70682                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11364175                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6883005                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              8226                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   318                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 4424                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1336                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        176846                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       175486                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              352332                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             82932266                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10988490                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           103878                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           80                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17484549                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12637388                       # Number of branches executed
system.cpu1.iew.exec_stores                   6496059                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.174731                       # Inst execution rate
system.cpu1.iew.wb_sent                      82795684                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82783473                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 61823959                       # num instructions producing a value
system.cpu1.iew.wb_consumers                147859942                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.172623                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.418125                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        9684383                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          16192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           331697                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     69186758                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.179452                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.034077                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      8118111     11.73%     11.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50775408     73.39%     85.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6223256      8.99%     94.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1782521      2.58%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       795565      1.15%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       111816      0.16%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       451352      0.65%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       846283      1.22%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        82446      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     69186758                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72220639                       # Number of instructions committed
system.cpu1.commit.committedOps              81602484                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16974409                       # Number of memory references committed
system.cpu1.commit.loads                     10587443                       # Number of loads committed
system.cpu1.commit.membars                       8283                       # Number of memory barriers committed
system.cpu1.commit.branches                  12521055                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74600394                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2318508                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64156935     78.62%     78.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.57%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10587443     12.97%     92.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6386966      7.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81602484                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                82446                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   160361091                       # The number of ROB reads
system.cpu1.rob.rob_writes                  183925363                       # The number of ROB writes
system.cpu1.timesIdled                           7439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          58549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    26196171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72220639                       # Number of Instructions Simulated
system.cpu1.committedOps                     81602484                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.977516                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.977516                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.023001                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.023001                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98523591                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59416577                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                284812298                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                43064174                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17191081                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 13894                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            15071                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           83.931852                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15182015                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15187                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           999.671759                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      41036582000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    83.931852                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.655718                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.655718                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30444904                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30444904                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8805554                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8805554                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6363828                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6363828                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5256                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5256                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3310                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15169382                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15169382                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15169382                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15169382                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        16293                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16293                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        15519                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        15519                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          518                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          518                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1953                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1953                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        31812                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         31812                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        31812                       # number of overall misses
system.cpu1.dcache.overall_misses::total        31812                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    296840000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    296840000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    289564262                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    289564262                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      4818000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4818000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     16076000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16076000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       431000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       431000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    586404262                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    586404262                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    586404262                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    586404262                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8821847                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8821847                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6379347                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6379347                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5263                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5263                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15201194                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15201194                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15201194                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15201194                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.001847                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001847                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002433                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002433                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.089713                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.089713                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.371081                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.371081                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002093                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002093                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002093                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002093                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 18218.866998                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18218.866998                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18658.693344                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 18658.693344                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  9301.158301                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9301.158301                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8231.438812                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8231.438812                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18433.429586                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18433.429586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18433.429586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18433.429586                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4579                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              721                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.350902                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         9642                       # number of writebacks
system.cpu1.dcache.writebacks::total             9642                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         3080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3080                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         7168                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7168                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        10248                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10248                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        10248                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10248                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        13213                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        13213                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         8351                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8351                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          382                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          382                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1953                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1953                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        21564                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        21564                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        21564                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        21564                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    199863000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    199863000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    144021844                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    144021844                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      2414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     12235000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12235000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       351500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       351500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    343884844                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    343884844                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    343884844                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    343884844                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.001498                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001498                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.001309                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001309                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.066159                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.066159                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.371081                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.371081                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.001419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.001419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15126.239310                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15126.239310                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 17246.059634                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 17246.059634                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  6320.680628                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6320.680628                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  6264.720942                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6264.720942                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15947.173252                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15947.173252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15947.173252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15947.173252                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           215989                       # number of replacements
system.cpu1.icache.tags.tagsinuse           93.315851                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11453965                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           216116                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            52.999153                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      26490221000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    93.315851                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.729030                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.729030                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23561393                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23561393                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11453965                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11453965                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11453965                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11453965                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11453965                       # number of overall hits
system.cpu1.icache.overall_hits::total       11453965                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       218672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       218672                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       218672                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        218672                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       218672                       # number of overall misses
system.cpu1.icache.overall_misses::total       218672                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   3697916000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3697916000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   3697916000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3697916000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   3697916000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3697916000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11672637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11672637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11672637                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11672637                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11672637                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11672637                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.018734                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018734                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.018734                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018734                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.018734                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018734                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16910.788761                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16910.788761                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16910.788761                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16910.788761                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16910.788761                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16910.788761                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       215989                       # number of writebacks
system.cpu1.icache.writebacks::total           215989                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         2553                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2553                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         2553                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2553                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         2553                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2553                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       216119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       216119                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       216119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       216119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       216119                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       216119                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   3228410000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3228410000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   3228410000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3228410000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   3228410000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3228410000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.018515                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.018515                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.018515                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.018515                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.018515                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.018515                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14938.112799                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14938.112799                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14938.112799                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14938.112799                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14938.112799                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14938.112799                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14488554                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8272631                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           362741                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             7957530                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6874490                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.389747                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2024600                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             39844                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         453714                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            450716                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            2998                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         3586                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    96793008000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        70596525                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          14788516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      83496673                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14488554                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9349806                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     55373765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 732161                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles         6964                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 11702324                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                87185                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          70535329                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.338588                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.875563                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19138529     27.13%     27.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8375856     11.87%     39.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                43020944     60.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            70535329                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.205230                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.182731                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                12409035                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             10092973                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 36977043                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             10716639                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                339638                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4339742                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                26644                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              92759393                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                45768                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                339638                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                14716043                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1049757                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        324019                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 45371659                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8734212                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              92271312                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6653175                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 51967                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                  1108                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          117899422                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            429493821                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       120095457                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102340080                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                15559339                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             13636                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          8218                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9374924                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11363109                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6893253                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4169929                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1031502                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  91297841                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              16442                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 83029020                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1175279                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        9740037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     39492499                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           592                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     70535329                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.177127                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.528307                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            4703137      6.67%      6.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           48635364     68.95%     75.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17196828     24.38%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       70535329                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               51208466     95.18%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1899122      3.53%     98.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               694159      1.29%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             64996868     78.28%     78.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              482992      0.58%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11020554     13.27%     92.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6523200      7.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              83029020                       # Type of FU issued
system.cpu2.iq.rate                          1.176106                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   53801747                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.647987                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         291570395                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        101055618                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82771007                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             136830767                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1727425                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       773970                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1307                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       499366                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        94899                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1209                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                339638                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1025452                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                18167                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           91314373                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            73552                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11363109                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6893253                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              8072                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   230                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 3669                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1307                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        180811                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       176351                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              357162                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             82922943                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             10989114                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           106077                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           90                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17497964                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12620679                       # Number of branches executed
system.cpu2.iew.exec_stores                   6508850                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.174604                       # Inst execution rate
system.cpu2.iew.wb_sent                      82783071                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82771007                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 61781217                       # num instructions producing a value
system.cpu2.iew.wb_consumers                147747044                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.172452                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.418155                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        9740065                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          15850                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           336299                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     69176310                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.179222                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.035020                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      8153066     11.79%     11.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50729036     73.33%     85.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6216812      8.99%     94.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1784909      2.58%     96.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       799278      1.16%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       111824      0.16%     98.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       452027      0.65%     98.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       846399      1.22%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        82959      0.12%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     69176310                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72183014                       # Number of instructions committed
system.cpu2.commit.committedOps              81574246                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16983026                       # Number of memory references committed
system.cpu2.commit.loads                     10589139                       # Number of loads committed
system.cpu2.commit.membars                       8106                       # Number of memory barriers committed
system.cpu2.commit.branches                  12502855                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74601525                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2323414                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64120123     78.60%     78.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10589139     12.98%     92.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6393887      7.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81574246                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                82959                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   160380096                       # The number of ROB reads
system.cpu2.rob.rob_writes                  183987741                       # The number of ROB writes
system.cpu2.timesIdled                           7664                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          61196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    26196483                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72183014                       # Number of Instructions Simulated
system.cpu2.committedOps                     81574246                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.978021                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.978021                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.022473                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.022473                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98516226                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59448860                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                284788948                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42921939                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17199352                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 13949                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            14568                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           83.516685                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15185854                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14685                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1034.106503                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      40053658500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    83.516685                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.652474                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.652474                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         30449050                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        30449050                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8800755                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8800755                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6372844                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6372844                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5273                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5273                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3511                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3511                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15173599                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15173599                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15173599                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15173599                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        16598                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16598                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        13351                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        13351                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          547                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          547                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1747                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1747                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        29949                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         29949                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        29949                       # number of overall misses
system.cpu2.dcache.overall_misses::total        29949                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    300901000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    300901000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    250347761                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    250347761                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      5421000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5421000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     17123000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     17123000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       475000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       475000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    551248761                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    551248761                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    551248761                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    551248761                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8817353                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8817353                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6386195                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6386195                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5258                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5258                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15203548                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15203548                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15203548                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15203548                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.001882                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.001882                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002091                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002091                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.093986                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.093986                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.332256                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.332256                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.001970                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001970                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.001970                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001970                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 18128.750452                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 18128.750452                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 18751.236686                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 18751.236686                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  9910.420475                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  9910.420475                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  9801.373784                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9801.373784                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 18406.249324                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 18406.249324                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 18406.249324                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18406.249324                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         4532                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              765                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     5.924183                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         8760                       # number of writebacks
system.cpu2.dcache.writebacks::total             8760                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         3416                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3416                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         5852                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5852                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          125                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         9268                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9268                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         9268                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9268                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        13182                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        13182                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         7499                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         7499                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          422                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          422                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1747                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1747                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        20681                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        20681                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        20681                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        20681                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    203942500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    203942500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    126663342                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    126663342                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      2601000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2601000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     13678500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     13678500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       397500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       397500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    330605842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    330605842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    330605842                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    330605842                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.001495                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.001495                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.001174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.072509                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.072509                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.332256                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.332256                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.001360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.001360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 15471.286603                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15471.286603                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 16890.697693                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16890.697693                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  6163.507109                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6163.507109                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  7829.708071                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7829.708071                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 15985.969827                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15985.969827                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 15985.969827                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15985.969827                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           217007                       # number of replacements
system.cpu2.icache.tags.tagsinuse           93.318779                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11482363                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           217135                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            52.881217                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      26487245000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    93.318779                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.729053                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.729053                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23621784                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23621784                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11482363                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11482363                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11482363                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11482363                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11482363                       # number of overall hits
system.cpu2.icache.overall_hits::total       11482363                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       219961                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       219961                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       219961                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        219961                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       219961                       # number of overall misses
system.cpu2.icache.overall_misses::total       219961                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   3684431000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3684431000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   3684431000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3684431000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   3684431000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3684431000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11702324                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11702324                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11702324                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11702324                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11702324                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11702324                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.018796                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.018796                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.018796                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.018796                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.018796                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.018796                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16750.383022                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16750.383022                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16750.383022                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16750.383022                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16750.383022                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16750.383022                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       217007                       # number of writebacks
system.cpu2.icache.writebacks::total           217007                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         2825                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2825                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         2825                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2825                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         2825                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2825                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       217136                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       217136                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       217136                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       217136                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       217136                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       217136                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   3210876500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3210876500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   3210876500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3210876500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   3210876500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3210876500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.018555                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.018555                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.018555                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.018555                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.018555                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.018555                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14787.398220                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14787.398220                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14787.398220                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14787.398220                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14787.398220                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14787.398220                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14480929                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8249350                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           364614                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             7980820                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6864208                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.008806                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2031541                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39829                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         455347                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            452231                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            3116                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         3597                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON    96793008000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        70596230                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          14855460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      83557772                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14480929                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9347980                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     55305723                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 735663                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles         4259                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 11731502                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                85962                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          70533278                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.340051                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.875002                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19086740     27.06%     27.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8374891     11.87%     38.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                43071647     61.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            70533278                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.205123                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.183601                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                12447469                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              9990316                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 37185831                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             10568300                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                341361                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4349063                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                26650                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              92837881                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                45868                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                341361                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                14727717                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1068584                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        318477                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 45458658                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8618480                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              92352664                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6562204                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 52734                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                  1367                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          117925329                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            429920428                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       120238966                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102175206                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                15750118                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             13497                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          8086                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9251376                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11374747                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6913061                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4170412                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1053181                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  91376138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              16146                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 82976585                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1184489                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        9881071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     40130383                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           575                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     70533278                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.176418                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.529130                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            4749855      6.73%      6.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           48590261     68.89%     75.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           17193162     24.38%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       70533278                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               51133072     95.18%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1896311      3.53%     98.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               692128      1.29%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             64942079     78.27%     78.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              482966      0.58%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11016611     13.28%     92.13% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6529523      7.87%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              82976585                       # Type of FU issued
system.cpu3.iq.rate                          1.175369                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   53721511                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.647430                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         291392448                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        101274687                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82723786                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             136698096                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1729991                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       788386                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1339                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       515704                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        90035                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1405                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                341361                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1043483                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                19080                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           91392347                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            73615                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11374747                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6913061                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7942                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   268                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 4028                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1339                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        179183                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       179889                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              359072                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82870935                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             10985145                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           105650                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           63                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17500497                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12598521                       # Number of branches executed
system.cpu3.iew.exec_stores                   6515352                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.173872                       # Inst execution rate
system.cpu3.iew.wb_sent                      82735339                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82723786                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 61738984                       # num instructions producing a value
system.cpu3.iew.wb_consumers                147624981                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.171788                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.418215                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        9881074                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          15571                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           338144                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     69155386                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.178668                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.035878                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      8191185     11.84%     11.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50679684     73.28%     85.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6205819      8.97%     94.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1787787      2.59%     96.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       797006      1.15%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       110720      0.16%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       451493      0.65%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       847588      1.23%     99.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        84104      0.12%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     69155386                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72113134                       # Number of instructions committed
system.cpu3.commit.committedOps              81511213                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16983718                       # Number of memory references committed
system.cpu3.commit.loads                     10586361                       # Number of loads committed
system.cpu3.commit.membars                       7960                       # Number of memory barriers committed
system.cpu3.commit.branches                  12480191                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74568945                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2326893                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64056464     78.59%     78.59% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10586361     12.99%     92.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6397357      7.85%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81511213                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                84104                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   160437810                       # The number of ROB reads
system.cpu3.rob.rob_writes                  184162554                       # The number of ROB writes
system.cpu3.timesIdled                           7700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          62952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    26196778                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72113134                       # Number of Instructions Simulated
system.cpu3.committedOps                     81511213                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.978965                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.978965                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.021487                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.021487                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98460217                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59466756                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284644379                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42754328                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17205919                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 13893                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            16653                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           79.725557                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15183262                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            16772                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           905.274386                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      39887887000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    79.725557                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.622856                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.622856                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         30455456                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        30455456                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8797521                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8797521                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6373552                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6373552                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5271                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5271                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3421                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3421                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     15171073                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15171073                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     15171073                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15171073                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        18389                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18389                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        16111                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        16111                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          551                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          551                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         1850                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1850                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        34500                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         34500                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        34500                       # number of overall misses
system.cpu3.dcache.overall_misses::total        34500                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    332412000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    332412000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    307566711                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    307566711                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      5100000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5100000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     16866000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16866000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       575000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       575000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    639978711                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    639978711                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    639978711                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    639978711                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8815910                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8815910                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6389663                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6389663                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5271                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5271                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15205573                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15205573                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15205573                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15205573                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.002086                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.002086                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002521                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002521                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.094641                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.094641                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.350977                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.350977                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.002269                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002269                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.002269                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002269                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 18076.676274                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 18076.676274                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 19090.479238                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 19090.479238                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  9255.898367                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9255.898367                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  9116.756757                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9116.756757                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 18550.107565                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18550.107565                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 18550.107565                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18550.107565                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5298                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              811                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.532676                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        10683                       # number of writebacks
system.cpu3.dcache.writebacks::total            10683                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         3885                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3885                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         7627                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         7627                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          157                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        11512                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11512                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        11512                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11512                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        14504                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        14504                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         8484                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         8484                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          394                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          394                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         1850                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1850                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        22988                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        22988                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        22988                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        22988                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    220692000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    220692000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    149086306                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    149086306                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      2309000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2309000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     13249000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     13249000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       473000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       473000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    369778306                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    369778306                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    369778306                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    369778306                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.001645                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001645                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.001328                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001328                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.067674                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.067674                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.350977                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.350977                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.001512                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001512                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.001512                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001512                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 15215.940430                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15215.940430                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 17572.643329                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17572.643329                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  5860.406091                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5860.406091                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  7161.621622                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7161.621622                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 16085.710197                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16085.710197                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 16085.710197                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16085.710197                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           217471                       # number of replacements
system.cpu3.icache.tags.tagsinuse           93.324467                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11511111                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           217599                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            52.900569                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      26490159000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    93.324467                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.729097                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.729097                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         23680607                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        23680607                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11511111                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11511111                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11511111                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11511111                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11511111                       # number of overall hits
system.cpu3.icache.overall_hits::total       11511111                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       220391                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       220391                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       220391                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        220391                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       220391                       # number of overall misses
system.cpu3.icache.overall_misses::total       220391                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   3729517000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3729517000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   3729517000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3729517000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   3729517000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3729517000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11731502                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11731502                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11731502                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11731502                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11731502                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11731502                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.018786                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.018786                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.018786                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.018786                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.018786                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.018786                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 16922.274503                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16922.274503                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 16922.274503                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16922.274503                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 16922.274503                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16922.274503                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       217471                       # number of writebacks
system.cpu3.icache.writebacks::total           217471                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         2788                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2788                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         2788                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2788                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         2788                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2788                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       217603                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       217603                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       217603                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       217603                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       217603                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       217603                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   3255220000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   3255220000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   3255220000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   3255220000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   3255220000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   3255220000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.018549                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.018549                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.018549                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.018549                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.018549                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.018549                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 14959.444493                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14959.444493                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 14959.444493                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14959.444493                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 14959.444493                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14959.444493                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               26398491                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         19847886                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           420136                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            14137446                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               12995100                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.919714                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2128538                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39900                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         544230                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            541157                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            3073                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         3623                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON    96793008000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        70595932                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          15543985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     129547086                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   26398491                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          15664795                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     54487949                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 945807                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles         8082                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                 12426388                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               125246                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          70512933                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.989693                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.253172                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                17473903     24.78%     24.78% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3313540      4.70%     29.48% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                12190901     17.29%     46.77% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                37534589     53.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            70512933                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.373938                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.835050                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                15463591                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4669061                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 47798589                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2135192                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                446499                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4405350                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                26625                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             135992108                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                61909                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                446499                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                16749770                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 972384                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1683754                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 48634651                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2025874                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             134999775                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                949420                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                173052                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                  2001                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          197347910                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            625764444                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       166523249                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            179726747                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                17621160                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             63301                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         57910                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  3943873                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            17154593                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6875519                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           828580                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          919489                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 133287963                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             115835                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                127057248                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           880761                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        9400290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     30233256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           685                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     70512933                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.801900                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.889295                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            7676889     10.89%     10.89% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           13219653     18.75%     29.64% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           35011578     49.65%     79.29% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           14604813     20.71%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       70512933                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               28819193     80.41%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     6      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     80.41% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4757510     13.27%     93.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2261785      6.31%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            102877836     80.97%     80.97% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              478475      0.38%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            16933131     13.33%     94.68% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6762400      5.32%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             127057248                       # Type of FU issued
system.cpu4.iq.rate                          1.799781                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   35838494                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.282066                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         361346684                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        142805213                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    126641496                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             162895742                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1747871                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       976815                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses          177                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1132                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       226699                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        19456                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         1186                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                446499                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 941150                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                24772                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          133404018                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           117654                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             17154593                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6875519                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             57781                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                   879                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                 4921                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1132                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        181897                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       234522                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              416419                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            126796773                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             16883818                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           260475                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          220                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23623450                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                23426783                       # Number of branches executed
system.cpu4.iew.exec_stores                   6739632                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.796092                       # Inst execution rate
system.cpu4.iew.wb_sent                     126709004                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    126641496                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 87374068                       # num instructions producing a value
system.cpu4.iew.wb_consumers                185177033                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.793892                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.471841                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts        9400522                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         115150                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           393732                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     69138327                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.793557                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.897074                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     10917993     15.79%     15.79% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     35488035     51.33%     67.12% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8358540     12.09%     79.21% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3141702      4.54%     83.75% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      5200183      7.52%     91.28% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       437235      0.63%     91.91% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1200615      1.74%     93.64% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      2969502      4.30%     97.94% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1424522      2.06%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     69138327                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           114259872                       # Number of instructions committed
system.cpu4.commit.committedOps             124003508                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22826598                       # Number of memory references committed
system.cpu4.commit.loads                     16177778                       # Number of loads committed
system.cpu4.commit.membars                      57796                       # Number of memory barriers committed
system.cpu4.commit.branches                  23068299                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                106668827                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2424985                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu       100705900     81.21%     81.21% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.38%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       16177778     13.05%     94.64% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6648820      5.36%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        124003508                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1424522                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   200444546                       # The number of ROB reads
system.cpu4.rob.rob_writes                  268184572                       # The number of ROB writes
system.cpu4.timesIdled                           8703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                          82999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    26197076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  114259872                       # Number of Instructions Simulated
system.cpu4.committedOps                    124003508                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.617854                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.617854                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.618505                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.618505                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               147182061                       # number of integer regfile reads
system.cpu4.int_regfile_writes               77157356                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                434258755                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               104802415                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               23724054                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 13512                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            13885                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           89.252179                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           21390462                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            14003                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          1527.562808                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      35898736000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    89.252179                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.697283                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.697283                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         42855897                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        42855897                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     14750467                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14750467                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6628472                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6628472                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         5228                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5228                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3557                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3557                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     21378939                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21378939                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     21378939                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21378939                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        16207                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        16207                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        12532                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        12532                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          560                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          560                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         1615                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1615                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        28739                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         28739                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        28739                       # number of overall misses
system.cpu4.dcache.overall_misses::total        28739                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    318912000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    318912000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    260788781                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    260788781                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data      5398000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      5398000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     15657000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     15657000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data       492000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       492000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    579700781                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    579700781                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    579700781                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    579700781                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     14766674                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14766674                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6641004                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6641004                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     21407678                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21407678                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     21407678                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21407678                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.001098                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.001098                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.001887                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001887                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.096752                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.096752                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.312258                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.312258                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.001342                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.001342                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.001342                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.001342                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 19677.423336                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 19677.423336                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 20809.829317                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 20809.829317                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  9639.285714                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  9639.285714                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  9694.736842                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  9694.736842                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 20171.223111                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 20171.223111                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 20171.223111                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 20171.223111                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         4557                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              592                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     7.697635                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         8144                       # number of writebacks
system.cpu4.dcache.writebacks::total             8144                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         3326                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         3326                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         6294                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         6294                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data          142                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         9620                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         9620                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         9620                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         9620                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        12881                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        12881                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         6238                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         6238                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          418                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          418                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data         1615                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         1615                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        19119                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        19119                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        19119                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        19119                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    213840500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    213840500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data    123460846                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    123460846                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      2538500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      2538500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     12497000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     12497000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data       396000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       396000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    337301346                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    337301346                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    337301346                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    337301346                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.000872                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000872                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.000939                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000939                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.072218                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.072218                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.312258                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.312258                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.000893                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000893                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.000893                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000893                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 16601.234376                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 16601.234376                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 19791.735492                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 19791.735492                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  6072.966507                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6072.966507                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  7738.080495                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  7738.080495                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 17642.206496                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 17642.206496                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 17642.206496                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 17642.206496                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements           215350                       # number of replacements
system.cpu4.icache.tags.tagsinuse           93.323500                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           12204696                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           215478                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            56.640102                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      26433101000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    93.323500                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.729090                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.729090                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         25068256                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        25068256                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     12204696                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12204696                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     12204696                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12204696                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     12204696                       # number of overall hits
system.cpu4.icache.overall_hits::total       12204696                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       221692                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       221692                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       221692                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        221692                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       221692                       # number of overall misses
system.cpu4.icache.overall_misses::total       221692                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   3735100000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   3735100000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   3735100000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   3735100000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   3735100000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   3735100000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12426388                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12426388                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12426388                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12426388                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12426388                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12426388                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.017840                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.017840                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.017840                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.017840                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.017840                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.017840                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 16848.149685                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16848.149685                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 16848.149685                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16848.149685                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 16848.149685                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16848.149685                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks       215350                       # number of writebacks
system.cpu4.icache.writebacks::total           215350                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst         6212                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         6212                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst         6212                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         6212                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst         6212                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         6212                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst       215480                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       215480                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst       215480                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       215480                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst       215480                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       215480                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   3242310000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   3242310000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   3242310000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   3242310000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   3242310000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   3242310000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.017341                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.017341                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.017341                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.017341                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 15046.918508                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15046.918508                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 15046.918508                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15046.918508                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 15046.918508                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15046.918508                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               26301457                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         19688202                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           428189                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            14140948                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               12952026                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            91.592346                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2148782                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             40979                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         549139                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            546236                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            2903                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         3541                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON    96793008000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        70595634                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          15603548                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     129385667                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   26301457                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          15647044                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     54432364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 959717                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles         4732                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                 12525578                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               132901                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          70520510                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.988577                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.253974                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                17513894     24.84%     24.84% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3310732      4.69%     29.53% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                12162907     17.25%     46.78% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                37532977     53.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            70520510                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.372565                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.832772                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                15521096                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4602631                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 47828896                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              2114302                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                453584                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4447951                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                26500                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             135981110                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                61560                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                453584                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                16790636                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 981441                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1641436                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 48660192                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              1993220                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             134994610                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                933748                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                171356                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                   936                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          196871236                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            625804390                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       166675798                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            179058639                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                17812586                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             61613                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         56226                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3881637                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            17142710                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6924635                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           815934                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores          849460                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 133245534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             113149                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                126942227                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           879389                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        9551657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     30572507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           356                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     70520510                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.800075                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.889037                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            7672777     10.88%     10.88% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           13309679     18.87%     29.75% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           34981614     49.60%     79.36% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           14556440     20.64%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       70520510                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               28537500     80.06%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    13      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     80.06% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4791606     13.44%     93.51% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2314789      6.49%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            102726091     80.92%     80.92% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              478830      0.38%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            16920790     13.33%     94.63% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6811110      5.37%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             126942227                       # Type of FU issued
system.cpu5.iq.rate                          1.798160                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   35643908                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.280788                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         360928261                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        142911461                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    126528461                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             162586135                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1768895                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       966502                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1123                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       253418                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        19205                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked          789                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                453584                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 950821                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                24285                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          133358826                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           116828                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             17142710                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6924635                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             56165                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                   686                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                 5257                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1123                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        183179                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       241379                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              424558                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            126680746                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             16872572                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           261481                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          143                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23659162                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                23338952                       # Number of branches executed
system.cpu5.iew.exec_stores                   6786590                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.794456                       # Inst execution rate
system.cpu5.iew.wb_sent                     126594577                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    126528461                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 87193039                       # num instructions producing a value
system.cpu5.iew.wb_consumers                184774519                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.792299                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.471889                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts        9551810                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         112793                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           401915                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     69127588                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.790993                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.893662                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     10948178     15.84%     15.84% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     35429016     51.25%     67.09% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8398757     12.15%     79.24% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3169433      4.58%     83.82% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      5176591      7.49%     91.31% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       444615      0.64%     91.96% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1205366      1.74%     93.70% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      2934494      4.25%     97.94% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1421138      2.06%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     69127588                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           114013255                       # Number of instructions committed
system.cpu5.commit.committedOps             123807026                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      22847425                       # Number of memory references committed
system.cpu5.commit.loads                     16176208                       # Number of loads committed
system.cpu5.commit.membars                      56805                       # Number of memory barriers committed
system.cpu5.commit.branches                  22971736                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                106629543                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2452037                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu       100488993     81.17%     81.17% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.38%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.54% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       16176208     13.07%     94.61% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6671217      5.39%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        123807026                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1421138                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   200406219                       # The number of ROB reads
system.cpu5.rob.rob_writes                  268112514                       # The number of ROB writes
system.cpu5.timesIdled                           8239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                          75124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    26197374                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  114013255                       # Number of Instructions Simulated
system.cpu5.committedOps                    123807026                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.619188                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.619188                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.615019                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.615019                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               147060677                       # number of integer regfile reads
system.cpu5.int_regfile_writes               77303339                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                433957151                       # number of cc regfile reads
system.cpu5.cc_regfile_writes               104040126                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23750383                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 11539                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            17281                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           85.155769                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           21379513                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            17388                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          1229.555613                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      35738826000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    85.155769                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.665279                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.665279                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         42838300                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        42838300                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14718478                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14718478                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6651181                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6651181                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         5061                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         5061                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         4353                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4353                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     21369659                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21369659                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     21369659                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21369659                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        16638                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        16638                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        12731                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        12731                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          336                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          336                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          731                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          731                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        29369                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         29369                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        29369                       # number of overall misses
system.cpu5.dcache.overall_misses::total        29369                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    331140000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    331140000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    244643372                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    244643372                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data      3683000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      3683000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data      8962000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      8962000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       437000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       437000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    575783372                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    575783372                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    575783372                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    575783372                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14735116                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14735116                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6663912                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6663912                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5084                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5084                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     21399028                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21399028                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     21399028                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21399028                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.001129                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.001129                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.001910                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.001910                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.062257                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.062257                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.143784                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.143784                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.001372                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.001372                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.001372                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.001372                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 19902.632528                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 19902.632528                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 19216.351583                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 19216.351583                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 10961.309524                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 10961.309524                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 12259.917921                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 12259.917921                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 19605.140522                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19605.140522                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 19605.140522                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 19605.140522                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         3351                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              252                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    13.297619                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks        11951                       # number of writebacks
system.cpu5.dcache.writebacks::total            11951                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         3125                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         3125                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         7157                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         7157                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data           89                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data        10282                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        10282                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data        10282                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        10282                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data        13513                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        13513                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         5574                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         5574                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          247                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          247                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          731                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          731                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data        19087                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        19087                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data        19087                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        19087                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data    230387000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    230387000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data    117821920                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    117821920                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      1463500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      1463500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data      7567000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      7567000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       352000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       352000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    348208920                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    348208920                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    348208920                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    348208920                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000836                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000836                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.045766                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.045766                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.143784                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.143784                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.000892                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000892                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.000892                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000892                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 17049.285873                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 17049.285873                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 21137.768210                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 21137.768210                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  5925.101215                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5925.101215                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 10351.573187                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 10351.573187                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 18243.250380                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 18243.250380                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 18243.250380                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 18243.250380                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements           215055                       # number of replacements
system.cpu5.icache.tags.tagsinuse           93.332751                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12304047                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           215183                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            57.179457                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      26429468000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    93.332751                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.729162                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.729162                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         25266340                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        25266340                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     12304047                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12304047                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     12304047                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12304047                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     12304047                       # number of overall hits
system.cpu5.icache.overall_hits::total       12304047                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       221531                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       221531                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       221531                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        221531                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       221531                       # number of overall misses
system.cpu5.icache.overall_misses::total       221531                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst   3682176000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   3682176000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst   3682176000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   3682176000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst   3682176000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   3682176000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12525578                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12525578                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12525578                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12525578                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12525578                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12525578                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.017686                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.017686                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.017686                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.017686                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.017686                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.017686                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 16621.493154                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16621.493154                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 16621.493154                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16621.493154                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 16621.493154                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16621.493154                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs     4.750000                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks       215055                       # number of writebacks
system.cpu5.icache.writebacks::total           215055                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst         6347                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         6347                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst         6347                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         6347                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst         6347                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         6347                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst       215184                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       215184                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst       215184                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       215184                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst       215184                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       215184                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   3190332000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   3190332000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   3190332000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   3190332000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   3190332000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   3190332000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.017180                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.017180                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.017180                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.017180                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.017180                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.017180                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 14826.065135                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14826.065135                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 14826.065135                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14826.065135                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 14826.065135                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14826.065135                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               26389088                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         19814583                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           420149                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            14139876                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               12994075                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.896669                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2133459                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             40557                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         546614                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            543625                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            2989                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         3521                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON    96793008000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        70595339                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          15539837                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     129582422                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   26389088                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          15671159                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     54499214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 944859                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles         3995                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                 12456592                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               127179                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          70515486                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.990437                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.252889                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                17458260     24.76%     24.76% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3310798      4.70%     29.45% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                12193482     17.29%     46.75% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                37552946     53.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            70515486                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.373808                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.835566                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                15468089                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4635049                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 47831829                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2134369                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                446149                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4421928                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                26517                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             136075921                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                61445                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                446149                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                16747763                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 974930                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1652321                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 48673453                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              2020869                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             135095448                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                948141                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                172295                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  1405                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          197339861                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            626216021                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       166675331                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            179715995                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                17623862                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             62053                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         56675                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  3933269                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            17161958                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6900879                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           805400                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores          959667                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 133380806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             114125                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                127158106                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           874224                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        9413998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     30196577                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           271                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     70515486                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.803265                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.887940                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            7617416     10.80%     10.80% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           13247362     18.79%     29.59% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           35041380     49.69%     79.28% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           14609328     20.72%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       70515486                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               28749144     80.36%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     3      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     80.36% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4777308     13.35%     93.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2247911      6.28%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu            102935357     80.95%     80.95% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              478459      0.38%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.33% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            16949386     13.33%     94.66% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6789498      5.34%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             127158106                       # Type of FU issued
system.cpu6.iq.rate                          1.801225                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   35774366                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.281338                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         361480288                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        142910061                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    126744220                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             162932472                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1759245                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       961962                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses          191                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1137                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       238685                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        21267                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked          673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                446149                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 941792                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                25676                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          133495049                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           115839                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             17161958                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6900879                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             56604                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                   738                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                 6424                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1137                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        180608                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       235783                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              416391                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            126898544                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             16900257                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           259562                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                          118                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23666012                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                23425799                       # Number of branches executed
system.cpu6.iew.exec_stores                   6765755                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.797548                       # Inst execution rate
system.cpu6.iew.wb_sent                     126810896                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    126744220                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 87412094                       # num instructions producing a value
system.cpu6.iew.wb_consumers                185250375                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.795362                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.471859                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts        9414117                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         113854                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           393869                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     69139838                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.794637                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.896171                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     10867416     15.72%     15.72% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     35513586     51.36%     67.08% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8377062     12.12%     79.20% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3151342      4.56%     83.76% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      5193955      7.51%     91.27% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       443474      0.64%     91.91% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1207017      1.75%     93.66% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      2963983      4.29%     97.94% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1422003      2.06%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     69139838                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           114313071                       # Number of instructions committed
system.cpu6.commit.committedOps             124080933                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      22862190                       # Number of memory references committed
system.cpu6.commit.loads                     16199996                       # Number of loads committed
system.cpu6.commit.membars                      57401                       # Number of memory barriers committed
system.cpu6.commit.branches                  23063419                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                106780305                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2438051                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu       100747715     81.20%     81.20% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465622      0.38%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       16199996     13.06%     94.63% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6662194      5.37%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        124080933                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1422003                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   200546122                       # The number of ROB reads
system.cpu6.rob.rob_writes                  268367437                       # The number of ROB writes
system.cpu6.timesIdled                           8336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                          79853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    26197669                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  114313071                       # Number of Instructions Simulated
system.cpu6.committedOps                    124080933                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.617561                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.617561                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.619272                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.619272                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               147291170                       # number of integer regfile reads
system.cpu6.int_regfile_writes               77272244                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                434647169                       # number of cc regfile reads
system.cpu6.cc_regfile_writes               104682226                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               23759323                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 10989                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements            11720                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           83.986590                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           21413920                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            11828                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          1810.443017                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle      35371644500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    83.986590                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.656145                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.656145                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         42884808                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        42884808                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14758093                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14758093                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6646732                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6646732                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         4937                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         4937                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         4249                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         4249                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     21404825                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21404825                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     21404825                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21404825                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        12661                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        12661                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         7686                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         7686                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          312                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          312                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          773                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          773                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        20347                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         20347                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        20347                       # number of overall misses
system.cpu6.dcache.overall_misses::total        20347                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    275732000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    275732000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    210708393                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    210708393                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data      3097000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      3097000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data      6538000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      6538000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data       286000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       286000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    486440393                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    486440393                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    486440393                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    486440393                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14770754                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14770754                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6654418                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6654418                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5022                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5022                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     21425172                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21425172                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     21425172                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21425172                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.000857                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000857                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.001155                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001155                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.059440                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.059440                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.153923                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.153923                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.000950                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.000950                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 21778.058605                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 21778.058605                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 27414.571038                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 27414.571038                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data  9926.282051                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  9926.282051                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  8457.956016                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  8457.956016                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 23907.229223                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 23907.229223                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 23907.229223                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 23907.229223                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         2702                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              213                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    12.685446                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         7066                       # number of writebacks
system.cpu6.dcache.writebacks::total             7066                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         2890                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2890                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         3646                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3646                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data          133                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         6536                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         6536                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         6536                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         6536                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         9771                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         9771                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         4040                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         4040                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          179                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          179                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data          773                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          773                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        13811                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        13811                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        13811                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        13811                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    178054500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    178054500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     99522930                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     99522930                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      1071500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      1071500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data      5041000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      5041000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data       230000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       230000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    277577430                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    277577430                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    277577430                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    277577430                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.000662                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000662                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.000607                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000607                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.034102                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.034102                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.153923                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.153923                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.000645                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000645                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.000645                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000645                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 18222.750998                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 18222.750998                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 24634.388614                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 24634.388614                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  5986.033520                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5986.033520                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  6521.345408                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  6521.345408                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 20098.286149                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 20098.286149                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 20098.286149                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 20098.286149                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements           212858                       # number of replacements
system.cpu6.icache.tags.tagsinuse           93.334785                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           12237000                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           212986                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            57.454481                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      26428268500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    93.334785                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.729178                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.729178                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         25126170                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        25126170                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     12237000                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12237000                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     12237000                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12237000                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     12237000                       # number of overall hits
system.cpu6.icache.overall_hits::total       12237000                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       219592                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       219592                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       219592                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        219592                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       219592                       # number of overall misses
system.cpu6.icache.overall_misses::total       219592                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst   3699068000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   3699068000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst   3699068000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   3699068000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst   3699068000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   3699068000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12456592                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12456592                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12456592                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12456592                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12456592                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12456592                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.017629                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.017629                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.017629                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.017629                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.017629                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.017629                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 16845.185617                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 16845.185617                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 16845.185617                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 16845.185617                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 16845.185617                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 16845.185617                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs     3.500000                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks       212858                       # number of writebacks
system.cpu6.icache.writebacks::total           212858                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst         6606                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         6606                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst         6606                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         6606                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst         6606                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         6606                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst       212986                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       212986                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst       212986                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       212986                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst       212986                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       212986                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst   3206758000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   3206758000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst   3206758000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   3206758000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst   3206758000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   3206758000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.017098                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.017098                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.017098                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.017098                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.017098                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.017098                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 15056.191487                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 15056.191487                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 15056.191487                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 15056.191487                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 15056.191487                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 15056.191487                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               31223210                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         26270280                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           334303                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            16433488                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               15579724                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.804730                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1631728                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             26176                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         470360                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            468300                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            2060                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2520                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON    96793008000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        70595048                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          11731850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     140061977                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   31223210                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          17679752                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     58373602                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 847599                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles          145                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  9523630                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                82638                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          70529403                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.094286                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.182538                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                14481896     20.53%     20.53% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2856881      4.05%     24.58% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                14720031     20.87%     45.45% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                38470595     54.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            70529403                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.442286                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.984020                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                12055337                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              6909219                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 47840855                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3318228                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                405763                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3146586                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                18323                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             141197861                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                42279                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                405763                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                13941740                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1076927                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2648300                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 49264090                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              3192582                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             140157488                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1554690                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                114945                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                  1407                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          223276238                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            648201216                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       166717539                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            203781985                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                19494249                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             96508                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         92915                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6475621                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            17967255                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4842994                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           706221                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          668665                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 138589657                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             185670                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                131699094                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          1017735                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10129379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     33319746                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           506                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     70529403                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.867293                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.884314                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0            7788356     11.04%     11.04% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9513218     13.49%     24.53% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           37497611     53.17%     77.70% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15730218     22.30%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       70529403                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               38231136     88.39%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     9      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3431463      7.93%     96.33% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1589271      3.67%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            108785935     82.60%     82.60% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              319199      0.24%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.85% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.85% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.85% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.85% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17822466     13.53%     96.38% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4767890      3.62%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             131699094                       # Type of FU issued
system.cpu7.iq.rate                          1.865557                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   43251879                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.328414                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         378197205                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        148905501                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    131365226                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             174950973                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1161704                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1136307                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          802                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       146657                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        14786                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked          856                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                405763                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1056160                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                15565                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          138775343                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            79928                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             17967255                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4842994                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             92836                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                   463                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                 2779                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           802                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        120571                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       210883                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              331454                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            131524579                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17789314                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           174515                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                           16                       # number of nop insts executed
system.cpu7.iew.exec_refs                    22542256                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                27240685                       # Number of branches executed
system.cpu7.iew.exec_stores                   4752942                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.863085                       # Inst execution rate
system.cpu7.iew.wb_sent                     131464613                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    131365226                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 92188100                       # num instructions producing a value
system.cpu7.iew.wb_consumers                190459032                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.860828                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.484031                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts       10129408                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         185164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           316267                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     69075568                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.862394                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.992782                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     10115104     14.64%     14.64% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     37818236     54.75%     69.39% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5833714      8.45%     77.84% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2195656      3.18%     81.02% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6225696      9.01%     90.03% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       399454      0.58%     90.61% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       801107      1.16%     91.77% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4626188      6.70%     98.46% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1060413      1.54%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     69075568                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           121778200                       # Number of instructions committed
system.cpu7.commit.committedOps             128645948                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      21527285                       # Number of memory references committed
system.cpu7.commit.loads                     16830948                       # Number of loads committed
system.cpu7.commit.membars                      92719                       # Number of memory barriers committed
system.cpu7.commit.branches                  26840869                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                105835216                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1720961                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       106804668     83.02%     83.02% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310391      0.24%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.26% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16830948     13.08%     96.35% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4696337      3.65%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        128645948                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1060413                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   205636107                       # The number of ROB reads
system.cpu7.rob.rob_writes                  279006073                       # The number of ROB writes
system.cpu7.timesIdled                           6295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                          65645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    26197960                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  121778200                       # Number of Instructions Simulated
system.cpu7.committedOps                    128645948                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.579702                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.579702                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.725025                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.725025                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               150190790                       # number of integer regfile reads
system.cpu7.int_regfile_writes               70206601                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                450071248                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               136460731                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               22991329                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                  8827                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements             9354                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           79.314571                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           21056672                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             9467                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          2224.218020                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      36354436500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    79.314571                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.619645                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.619645                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         42171403                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        42171403                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     16366518                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16366518                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4681985                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4681985                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3527                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3527                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2224                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2224                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     21048503                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21048503                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     21048503                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21048503                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        13132                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        13132                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         9322                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         9322                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          285                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          285                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         1256                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1256                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        22454                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         22454                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        22454                       # number of overall misses
system.cpu7.dcache.overall_misses::total        22454                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    225744000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    225744000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    206004821                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    206004821                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data      3073000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      3073000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data     11676000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     11676000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data       144000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       144000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    431748821                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    431748821                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    431748821                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    431748821                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     16379650                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16379650                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4691307                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4691307                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         3812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         3812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         3480                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3480                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     21070957                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21070957                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     21070957                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21070957                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.000802                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000802                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.001987                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001987                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.074764                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.074764                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.360920                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.360920                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.001066                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.001066                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.001066                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.001066                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 17190.374657                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 17190.374657                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 22098.779339                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 22098.779339                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 10782.456140                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 10782.456140                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  9296.178344                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  9296.178344                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 19228.147368                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 19228.147368                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 19228.147368                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 19228.147368                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         3065                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              471                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     6.507431                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         5534                       # number of writebacks
system.cpu7.dcache.writebacks::total             5534                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         2370                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2370                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         4350                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         4350                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data          136                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         6720                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         6720                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         6720                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         6720                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        10762                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        10762                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         4972                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         4972                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          149                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          149                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data         1256                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         1256                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        15734                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        15734                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        15734                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        15734                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data    148204500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    148204500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     95045382                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     95045382                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data       970000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       970000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data      9176000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      9176000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data       117000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       117000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data    243249882                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    243249882                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data    243249882                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    243249882                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000657                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000657                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.001060                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.001060                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.039087                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.039087                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.360920                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.360920                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.000747                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000747                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.000747                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000747                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 13771.092734                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 13771.092734                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 19116.126710                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 19116.126710                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  6510.067114                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6510.067114                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  7305.732484                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  7305.732484                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 15460.142494                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 15460.142494                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 15460.142494                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 15460.142494                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements           144878                       # number of replacements
system.cpu7.icache.tags.tagsinuse           93.336685                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9374140                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           145006                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            64.646566                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      26428043500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    93.336685                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.729193                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.729193                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         19192270                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        19192270                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9374140                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9374140                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9374140                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9374140                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9374140                       # number of overall hits
system.cpu7.icache.overall_hits::total        9374140                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst       149490                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       149490                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst       149490                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        149490                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst       149490                       # number of overall misses
system.cpu7.icache.overall_misses::total       149490                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst   2555873000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   2555873000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst   2555873000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   2555873000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst   2555873000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   2555873000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9523630                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9523630                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9523630                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9523630                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9523630                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9523630                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.015697                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.015697                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.015697                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.015697                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.015697                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.015697                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 17097.284099                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 17097.284099                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 17097.284099                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 17097.284099                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 17097.284099                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 17097.284099                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks       144878                       # number of writebacks
system.cpu7.icache.writebacks::total           144878                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst         4480                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         4480                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst         4480                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         4480                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst         4480                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         4480                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst       145010                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       145010                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst       145010                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       145010                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst       145010                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       145010                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst   2211648500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   2211648500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst   2211648500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   2211648500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst   2211648500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   2211648500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.015226                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.015226                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.015226                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.015226                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.015226                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.015226                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 15251.696435                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 15251.696435                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 15251.696435                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 15251.696435                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 15251.696435                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 15251.696435                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     45521                       # number of replacements
system.l2.tags.tagsinuse                  1001.276724                       # Cycle average of tags in use
system.l2.tags.total_refs                     4230378                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46545                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     90.887915                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               26266883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      149.762873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       227.628107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       157.047481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        23.418576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        25.814777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        21.480347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        29.128676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        21.056088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        34.521908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        45.475777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        34.850923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        31.005542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        37.309584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        46.954033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data        34.112363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        60.962924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        20.746748                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.146253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.222293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.153367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.022870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.025210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.020977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.028446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.020563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.033713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.044410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.034034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.030279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.036435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.045854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.033313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.059534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.020260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977809                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17171689                       # Number of tag accesses
system.l2.tags.data_accesses                 17171689                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        88185                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            88185                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1404289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1404289                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data              536                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              252                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              213                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data              162                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data              129                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data               18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data              174                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1497                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            121                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            101                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            163                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            138                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            149                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data             25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            120                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                837                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             15189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              4217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              3604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              4474                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data              3252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data              4487                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data              2861                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data              2313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40397                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst        1152604                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst         214466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst         215356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst         215819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu4.inst         213206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu5.inst         213143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu6.inst         210648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu7.inst         142842                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2578084                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data         42449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data          8283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data          9100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data          9955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu4.data          8260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu5.data         10600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu6.data          6870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu7.data          5632                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            101149                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst              1152604                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                57638                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               214466                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                12500                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               215356                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                12704                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               215819                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                14429                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst               213206                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                11512                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               213143                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                15087                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst               210648                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                 9731                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst               142842                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                 7945                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2719630                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst             1152604                       # number of overall hits
system.l2.overall_hits::cpu0.data               57638                       # number of overall hits
system.l2.overall_hits::cpu1.inst              214466                       # number of overall hits
system.l2.overall_hits::cpu1.data               12500                       # number of overall hits
system.l2.overall_hits::cpu2.inst              215356                       # number of overall hits
system.l2.overall_hits::cpu2.data               12704                       # number of overall hits
system.l2.overall_hits::cpu3.inst              215819                       # number of overall hits
system.l2.overall_hits::cpu3.data               14429                       # number of overall hits
system.l2.overall_hits::cpu4.inst              213206                       # number of overall hits
system.l2.overall_hits::cpu4.data               11512                       # number of overall hits
system.l2.overall_hits::cpu5.inst              213143                       # number of overall hits
system.l2.overall_hits::cpu5.data               15087                       # number of overall hits
system.l2.overall_hits::cpu6.inst              210648                       # number of overall hits
system.l2.overall_hits::cpu6.data                9731                       # number of overall hits
system.l2.overall_hits::cpu7.inst              142842                       # number of overall hits
system.l2.overall_hits::cpu7.data                7945                       # number of overall hits
system.l2.overall_hits::total                 2719630                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data            126                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data            167                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data             17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data              8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data             26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                392                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data          113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           90                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          130                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data           55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              679                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data            1126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data            1063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             938                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8408                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         4168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst         1647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         1779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst         1780                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu4.inst         2269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu5.inst         2040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu6.inst         2338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu7.inst         2161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18182                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         1887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data          966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data          907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data          951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu4.data         1231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu5.data         1160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu6.data         1128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu7.data          695                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8925                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               4168                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               3525                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               1647                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1966                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               1779                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1846                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               1780                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               2077                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst               2269                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               2294                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               2040                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               2051                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst               2338                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data               2066                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst               2161                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data               1508                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35515                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              4168                       # number of overall misses
system.l2.overall_misses::cpu0.data              3525                       # number of overall misses
system.l2.overall_misses::cpu1.inst              1647                       # number of overall misses
system.l2.overall_misses::cpu1.data              1966                       # number of overall misses
system.l2.overall_misses::cpu2.inst              1779                       # number of overall misses
system.l2.overall_misses::cpu2.data              1846                       # number of overall misses
system.l2.overall_misses::cpu3.inst              1780                       # number of overall misses
system.l2.overall_misses::cpu3.data              2077                       # number of overall misses
system.l2.overall_misses::cpu4.inst              2269                       # number of overall misses
system.l2.overall_misses::cpu4.data              2294                       # number of overall misses
system.l2.overall_misses::cpu5.inst              2040                       # number of overall misses
system.l2.overall_misses::cpu5.data              2051                       # number of overall misses
system.l2.overall_misses::cpu6.inst              2338                       # number of overall misses
system.l2.overall_misses::cpu6.data              2066                       # number of overall misses
system.l2.overall_misses::cpu7.inst              2161                       # number of overall misses
system.l2.overall_misses::cpu7.data              1508                       # number of overall misses
system.l2.overall_misses::total                 35515                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       125500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data        92500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data        94500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu7.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1034500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data        94000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        61000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data       187000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data        61000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu4.data       436000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data       157500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu6.data        94500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu7.data       125000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1216000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    100478500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     61523000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     57740000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     69044500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     65356500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     54789000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     57707500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     49926500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     516565500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    256107499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst    101413000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst    109752500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst    109073500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu4.inst    140139500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu5.inst    126033000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu6.inst    142545500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu7.inst    130809500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1115873999                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data    116272500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data     59400000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data     56055500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data     58511000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu4.data     75813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu5.data     71397500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu6.data     69121500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu7.data     42465500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    549036500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    256107499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    216751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst    101413000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    120923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst    109752500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    113795500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst    109073500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    127555500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst    140139500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data    141169500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst    126033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data    126186500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst    142545500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data    126829000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst    130809500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     92392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2181475999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    256107499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    216751000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst    101413000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    120923000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst    109752500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    113795500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst    109073500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    127555500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst    140139500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data    141169500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst    126033000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data    126186500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst    142545500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data    126829000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst    130809500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     92392000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2181475999                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        88185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        88185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1404289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1404289                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          662                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data          227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data          189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data          146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data          200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1889                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          227                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          276                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          228                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data          251                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data          175                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1516                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         16827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          5217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          4543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          5600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          4315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data          5378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data          3799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          3126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst      1156772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst       216113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst       217135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst       217599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu4.inst       215475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu5.inst       215183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu6.inst       212986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu7.inst       145003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2596266                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data        44336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data         9249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data        10007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data        10906                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu4.data         9491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu5.data        11760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu6.data         7998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu7.data         6327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        110074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst          1156772                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            61163                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           216113                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            14466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           217135                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            14550                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           217599                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            16506                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst           215475                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            13806                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           215183                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            17138                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst           212986                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            11797                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst           145003                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             9453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2755145                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst         1156772                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           61163                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          216113                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           14466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          217135                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           14550                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          217599                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           16506                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst          215475                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           13806                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          215183                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           17138                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst          212986                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           11797                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst          145003                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            9453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2755145                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.190332                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.398568                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.061674                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.116438                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.307692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.350000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.130000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.207517                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.466960                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.322148                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.409420                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.394737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.406375                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.838710                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.636364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.314286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.447889                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.097344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.191681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.206692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.201071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.246350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.165675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.246907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.260077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.172277                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.003603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.007621                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.008193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.008180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu4.inst     0.010530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu5.inst     0.009480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu6.inst     0.010977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu7.inst     0.014903                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007003                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.042561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.104444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.090637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.087200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu4.data     0.129702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu5.data     0.098639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu6.data     0.141035                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu7.data     0.109847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081082                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.003603                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.057633                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.007621                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.135905                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.008193                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.126873                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.008180                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.125833                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.010530                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.166160                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.009480                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.119676                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.010977                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.175129                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.014903                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.159526                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012890                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.003603                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.057633                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.007621                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.135905                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.008193                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.126873                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.008180                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.125833                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.010530                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.166160                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.009480                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.119676                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.010977                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.175129                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.014903                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.159526                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012890                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  1896.825397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data  1266.467066                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data  8964.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data  3425.925926                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data  7058.823529                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data 11812.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data  4214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu7.data  4692.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2639.030612                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data   886.792453                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data  1270.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data  1654.867257                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data   677.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu4.data  4274.509804                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data  1211.538462                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu6.data         2700                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu7.data  2272.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1790.868925                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61342.185592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        61523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61490.947817                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 61318.383659                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 61483.066792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 61491.582492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 61521.855011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 61410.209102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61437.381066                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61446.136996                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 61574.377656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 61693.367060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 61277.247191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu4.inst 61762.670780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu5.inst 61780.882353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu6.inst 60968.990590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu7.inst 60531.929662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61372.456220                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61617.647059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61490.683230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 61803.197354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 61525.762355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu4.data 61586.515028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu5.data 61549.568966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu6.data 61277.925532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu7.data 61101.438849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61516.694678                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61446.136996                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61489.645390                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 61574.377656                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61507.121058                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 61693.367060                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61644.366197                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 61277.247191                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 61413.336543                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 61762.670780                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 61538.578901                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 61780.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 61524.378352                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 60968.990590                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 61388.673766                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 60531.929662                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 61267.904509                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61424.074307                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61446.136996                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61489.645390                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 61574.377656                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61507.121058                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 61693.367060                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61644.366197                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 61277.247191                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 61413.336543                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 61762.670780                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 61538.578901                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 61780.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 61524.378352                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 60968.990590                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 61388.673766                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 60531.929662                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 61267.904509                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61424.074307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              208                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       3                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    69.333333                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 9471                       # number of writebacks
system.l2.writebacks::total                      9471                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           97                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst          121                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu4.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu5.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu6.inst          249                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu7.inst          236                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           976                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           39                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           37                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           27                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data           30                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu4.data           37                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu5.data           41                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu6.data           58                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu7.data           45                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          314                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst             121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data              30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data              37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data              41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst             249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data              58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst             236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data              45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1290                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst            121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data             30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data             37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data             41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst            249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data             58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst            236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data             45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1290                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         2075                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2075                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data          126                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data          167                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           392                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data          106                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data          113                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data           90                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data          102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data          130                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          679                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data         1126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data         1063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          938                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8408                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         4090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst         1550                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         1729                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst         1659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu4.inst         2201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu5.inst         1963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu6.inst         2089                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu7.inst         1925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17206                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         1848                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data          929                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data          880                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data          921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu4.data         1194                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu5.data         1119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu6.data         1070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu7.data          650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8611                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          4090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          3486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst          1550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          1729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst          1659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          2047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst          2201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          2257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst          1963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data          2010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst          2089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data          2008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst          1925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data          1463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         4090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         3486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst         1550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         1729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst         1659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         2047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst         2201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         2257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst         1963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data         2010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst         2089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data         2008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst         1925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data         1463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34225                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data      2669500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data      3552500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       298500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data       566000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data       360000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data       172000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data       146500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data       549500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8314500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data      2275000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data      1026500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data      2415500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data      1932500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data      2179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data      2779000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data       751000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data      1177500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     14536000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     84098500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     51522501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     48349501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     57784500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     54726001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     45879000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     48327001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     41796500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    432483504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    211114501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst     80800001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst     89962002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst     86451501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu4.inst    114626000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu5.inst    102158002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu6.inst    108281501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu7.inst     99291003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    892684511                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     95590001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data     48098001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data     45678001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data     47800501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu4.data     61974500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu5.data     58052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu6.data     55341500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu7.data     33634500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    446169004                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    211114501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    179688501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     80800001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     99620502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst     89962002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     94027502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst     86451501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    105585001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst    114626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data    116700501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst    102158002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data    103931000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst    108281501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data    103668501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst     99291003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     75431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1771337019                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    211114501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    179688501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     80800001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     99620502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst     89962002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     94027502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst     86451501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    105585001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst    114626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data    116700501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst    102158002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data    103931000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst    108281501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data    103668501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst     99291003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     75431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1771337019                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.190332                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.398568                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.061674                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.116438                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.307692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.350000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.130000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.207517                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.466960                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.322148                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.409420                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.394737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.406375                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data     0.838710                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data     0.636364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data     0.314286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.447889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.097344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.191681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.206692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.201071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.246350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.165675                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.246907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.260077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.172277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.003536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.007172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.007963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.007624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu4.inst     0.010215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu5.inst     0.009122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu6.inst     0.009808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu7.inst     0.013276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.041682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.100443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.087938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.084449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu4.data     0.125803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu5.data     0.095153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu6.data     0.133783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu7.data     0.102734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078229                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.003536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.056995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.007172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.133347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.007963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.125017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.007624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.124016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.010215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.163480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.009122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.117283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.009808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.170213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.013276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.154766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012422                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.003536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.056995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.007172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.133347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.007963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.125017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.007624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.124016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.010215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.163480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.009122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.117283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.009808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.170213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.013276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.154766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012422                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 21186.507937                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 21272.455090                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 21321.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 20962.962963                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 21176.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 20928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 21134.615385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21210.459184                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 21462.264151                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 21385.416667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 21376.106195                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 21472.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 21362.745098                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 21376.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 21457.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 21409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21407.952872                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51342.185592                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51522.501000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51490.416400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 51318.383659                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 51482.597366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 51491.582492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 51521.323028                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 51410.209102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51437.143673                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51617.237408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 52129.032903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 52031.233083                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 52110.609403                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu4.inst 52079.054975                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu5.inst 52041.773816                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu6.inst 51834.131642                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu7.inst 51579.741818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51882.163838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51726.191017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51773.951561                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51906.819318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 51900.652552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu4.data 51904.941374                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu5.data 51878.462913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu6.data 51721.028037                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu7.data 51745.384615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51813.843224                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51617.237408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51545.754733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 52129.032903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51643.598756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 52031.233083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51691.864761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 52110.609403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 51580.361993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 52079.054975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 51706.026141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 52041.773816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 51706.965174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 51834.131642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 51627.739542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 51579.741818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 51559.125085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51755.647012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51617.237408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51545.754733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 52129.032903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51643.598756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 52031.233083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51691.864761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 52110.609403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 51580.361993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 52079.054975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 51706.026141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 52041.773816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 51706.965174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 51834.131642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 51627.739542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 51579.741818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 51559.125085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51755.647012                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         78497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        50816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25817                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9471                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14808                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6387                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10623                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8516                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         25817                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       109836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 109836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      2795776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2795776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            16048                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             53811                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   53811    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               53811                       # Request fanout histogram
system.membus.reqLayer0.occupancy           120461021                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          171065000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5565803                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2024506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2018800                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          23508                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        15256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         8252                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  96793008000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2734211                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           21                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        97656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2595253                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          107200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7872                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11460                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          19332                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          300                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57347                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2596294                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       137938                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3470193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       192645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       648221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        54003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       651278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        52470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       652673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        58812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       646305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        49247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       645422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        54673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       638830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        38360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       434891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        36326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8324349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    148058688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      5605248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     27654528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1542528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     27785088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1491584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     27844480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1739840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     27572800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1404800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     27535232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      1861696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     27254016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1207232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side     18552384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       959168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348069312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           98182                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2957120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2856736                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.092464                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.700955                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1544825     54.08%     54.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 535845     18.76%     72.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 344885     12.07%     84.91% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 193431      6.77%     91.68% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  80281      2.81%     94.49% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  61049      2.14%     96.62% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  45420      1.59%     98.21% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  31326      1.10%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   5208      0.18%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   4102      0.14%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  3655      0.13%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  3015      0.11%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  1538      0.05%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   783      0.03%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   724      0.03%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   649      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2856736                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5466396386                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1736596957                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101651943                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         325646365                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          32810627                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         327517164                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          31613180                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        327842900                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         35207036                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy        324874084                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         29630083                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy        324708516                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         29786984                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        321221400                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         21672722                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy        218742440                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         23766365                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
