AArch64 MP+dmb.st+dmb.ld_and_ctrl--async.mod
Hash=643ca08fe1608191f919b983cdb81929
Variant=memtag,async

{
 int64_t y=z;
 0:X3=x:red; 0:X1=x:green; 0:X2=y:green;
 1:X1=x:red; 1:X2=y:green;
}
 P0          | P1          ;
 STG X3,[X1] | LDR X3,[X2] ;
 DMB ST      | DMB LD      ;
             | CMP X3,X1   ;
             | B.NE L0     ;
             | LDR W0,[X1] ;
 STR X3,[X2] | L0:         ;

exists (1:TFSR_Elx=1)
