//      ADDR        NAME         RW  DEFAULT     RESET       SLEEP       STANDBY      TYPE
SH4_REG(0xff000000, PTEH,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xff000004, PTEL,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xff000008, TTB,         RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xff00000c, TEA,         RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff000010, MMUCR,       RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xff000014, BASRA,       RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff000018, BASRB,       RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff00001c, CCR,         RW, 0x00000000, 0x00000000, HELD,       HELD,        CCR_T)
SH4_REG(0xff000020, TRA,         RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xff000024, EXPEVT,      RW, 0x00000000, 0x00000020, HELD,       HELD,        uint32_t)
SH4_REG(0xff000028, INTEVT,      RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xff000030, VERSION,     R,  0x00000000, 0x00000000, 0x00000000, 0x00000000,  uint32_t)
SH4_REG(0xff000034, PTEA,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xff000038, QACR0,       RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xff00003c, QACR1,       RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xff000044, PRR,         R,  0x00000000, 0x00000000, 0x00000000, 0x00000000,  uint32_t)
SH4_REG(0xff200000, BARA,        RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff200004, BAMRA,       RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff200008, BBRA,        RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff20000c, BARB,        RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff200010, BAMRB,       RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff200014, BBRB,        RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff200018, BDRB,        RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff20001c, BDMRB,       RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff200020, BRCR,        RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800000, BCR1,        RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800004, BCR2,        RW, 0x00003ffc, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800050, BCR3,        RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe0a00f0, BCR4,        RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800008, WCR1,        RW, 0x77777777, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff80000c, WCR2,        RW, 0xfffeefff, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800010, WCR3,        RW, 0x07777777, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800014, MCR,         RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800018, PCR,         RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff80001c, RTCSR,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800020, RTCNT,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800024, RTCOR,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800028, RFCR,        RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff80002c, PCTRA,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800030, PDTRA,       RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800040, PCTRB,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800044, PDTRB,       RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff800048, GPIOIC,      RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff900000, SDMR2,       W,  0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xff940000, SDMR3,       W,  0x00000000, 0x00000000, 0x00000000, 0x00000000,  uint32_t)
SH4_REG(0xffa00000, SAR0,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00004, DAR0,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00008, DMATCR0,     RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa0000c, CHCR0,       RW, 0x00000000, 0x00000000, HELD,       HELD,        CHCR_T)
SH4_REG(0xffa00010, SAR1,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00014, DAR1,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00018, DMATCR1,     RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa0001c, CHCR1,       RW, 0x00000000, 0x00000000, HELD,       HELD,        CHCR_T)
SH4_REG(0xffa00020, SAR2,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00024, DAR2,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00028, DMATCR2,     RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa0002c, CHCR2,       RW, 0x00000000, 0x00000000, HELD,       HELD,        CHCR_T)
SH4_REG(0xffa00030, SAR3,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00034, DAR3,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00038, DMATCR3,     RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa0003c, CHCR3,       RW, 0x00000000, 0x00000000, HELD,       HELD,        CHCR_T)
SH4_REG(0xffa00040, DMAOR,       RW, 0x00000000, 0x00000000, HELD,       HELD,        DMAOR_T)
SH4_REG(0xffa00050, SAR4,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00054, DAR4,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00058, DMATCR4,     RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa0005c, CHCR4,       RW, 0x00000000, 0x00000000, HELD,       HELD,        CHCR_T)
SH4_REG(0xffa00060, SAR5,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00064, DAR5,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00068, DMATCR5,     RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa0006c, CHCR5,       RW, 0x00000000, 0x00000000, HELD,       HELD,        CHCR_T)
SH4_REG(0xffa00070, SAR6,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00074, DAR6,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00078, DMATCR6,     RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa0007c, CHCR6,       RW, 0x00000000, 0x00000000, HELD,       HELD,        CHCR_T)
SH4_REG(0xffa00080, SAR7,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00084, DAR7,        RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa00088, DMATCR7,     RW, UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffa0008c, CHCR7,       RW, 0x00000000, 0x00000000, HELD,       HELD,        CHCR_T)
SH4_REG(0xffc00000, FRQCR,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc00004, STBCR,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc00008, WTCNT,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc0000c, WTCSR,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc00010, STBCR2,      RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80000, R64CNT,      R,  HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80004, RSECCNT,     RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80008, RMINCNT,     RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc8000c, RHRCNT,      RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80010, RWKCNT,      RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80014, RDAYCNT,     RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80018, RMONCNT,     RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc8001c, RYRCNT,      RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80020, RSECAR,      RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80024, RMINAR,      RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80028, RHRAR,       RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc8002c, RWKAR,       RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80030, RDAYAR,      RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80034, RMONAR,      RW, HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80038, RCR1,        RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffc8003c, RCR2,        RW, 0x00000009, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffc80050, RCR3,        RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffc80054, RYRAR,       RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffd00000, ICR,         RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffd00004, IPRA,        RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffd00008, IPRB,        RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffd0000c, IPRC,        RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffd00010, IPRD,        RW, 0x0000da74, 0x0000da74, HELD,       HELD,        uint32_t)
SH4_REG(0xfe080000, INTPRI00,    RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe080020, INTREQ00,    R,  0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe080040, INTMSK00,    RW, 0x00000300, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe080060, INTMSKCLR00, R,  0x00000000, 0x00000000, 0x00000000, 0x00000000,  uint32_t)
SH4_REG(0xfe0a0000, CLKSTP00,    RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe0a0008, CLKSTPCLR00, W,  0x00000000, 0x00000000, 0x00000000, 0x00000000,  uint32_t)
SH4_REG(0xffd80000, TOCR,        RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffd80004, TSTR,        RW, 0x00000000, 0x00000000, HELD,       0x00000000,  uint32_t)
SH4_REG(0xffd80008, TCOR0,       RW, 0xffffffff, 0xffffffff, HELD,       HELD,        uint32_t)
SH4_REG(0xffd8000c, TCNT0,       RW, 0xffffffff, 0xffffffff, HELD,       HELD,        uint32_t)
SH4_REG(0xffd80010, TCR0,        RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffd80014, TCOR1,       RW, 0xffffffff, 0xffffffff, HELD,       HELD,        uint32_t)
SH4_REG(0xffd80018, TCNT1,       RW, 0xffffffff, 0xffffffff, HELD,       HELD,        uint32_t)
SH4_REG(0xffd8001c, TCR1,        RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffd80020, TCOR2,       RW, 0xffffffff, 0xffffffff, HELD,       HELD,        uint32_t)
SH4_REG(0xffd80024, TCNT2,       RW, 0xffffffff, 0xffffffff, HELD,       HELD,        uint32_t)
SH4_REG(0xffd80028, TCR2,        RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffd8002c, TCPR2,       R,  HELD,       HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe100004, TSTR2,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe100008, TCOR3,       RW, 0xffffffff, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe10000c, TCNT3,       RW, 0xffffffff, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe100010, TCR3,        RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe100014, TCOR4,       RW, 0xffffffff, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe100018, TCNT4,       RW, 0xffffffff, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfe10001c, TCR4,        RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xffe00000, SCSMR1,      RW, 0x00000000, 0x00000000, HELD,       0x00000000,  uint32_t)
SH4_REG(0xffe00004, SCBRR1,      RW, 0x000000ff, 0x000000ff, HELD,       0x000000ff,  uint32_t)
SH4_REG(0xffe00008, SCSCR1,      RW, 0x00000000, 0x00000000, HELD,       0x00000000,  uint32_t)
SH4_REG(0xffe0000c, SCTDR1,      RW, 0x000000ff, 0x000000ff, HELD,       0x000000ff,  uint32_t)
SH4_REG(0xffe00010, SCSSR1,      RW, 0x00000084, 0x00000084, HELD,       0x00000084,  uint32_t)
SH4_REG(0xffe00014, SCRDR1,      R,  0x00000000, 0x00000000, HELD,       0x00000000,  uint32_t)
SH4_REG(0xffe00018, SCSCMR1,     RW, 0x00000000, 0x00000000, HELD,       0x00000000,  uint32_t)
SH4_REG(0xffe0001c, SCSPTR1,     RW, 0x00000000, 0x00000000, HELD,       0x00000000,  uint32_t)
SH4_REG(0xffe80000, SCSMR2,      RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffe80004, SCBRR2,      RW, 0x000000ff, 0x000000ff, HELD,       HELD,        uint32_t)
SH4_REG(0xffe80008, SCSCR2,      RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffe8000c, SCFTDR2,     W,  UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffe80010, SCFSR2,      RW, 0x00000060, 0x00000060, HELD,       HELD,        uint32_t)
SH4_REG(0xffe80014, SCFRDR2,     R,  UNDEFINED,  UNDEFINED,  HELD,       HELD,        uint32_t)
SH4_REG(0xffe80018, SCFCR2,      RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffe8001c, SCFDR2,      R,  0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffe80020, SCSPTR2,     RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xffe80024, SCLSR2,      RW, 0x00000000, 0x00000000, HELD,       HELD,        uint32_t)
SH4_REG(0xfff00000, SDIR,        R,  0x0000ffff, HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfff00008, SDDR,        RW, UNDEFINED,  HELD,       HELD,       HELD,        uint32_t)
SH4_REG(0xfff00014, SDINT,       RW, 0x00000000, HELD,       HELD,       HELD,        uint32_t)
