#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8ff4501a40 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x7f8ff4512680_0 .var "addr_in", 0 4;
v0x7f8ff4512750_0 .var "addr_out", 0 4;
v0x7f8ff45127e0_0 .var "clk", 0 0;
v0x7f8ff4512890_0 .var "data_in", 0 7;
v0x7f8ff4512940_0 .net "data_out", 0 7, L_0x7f8ff4512dd0;  1 drivers
v0x7f8ff4512a10_0 .var "reset", 0 0;
v0x7f8ff4512ac0_0 .var "write", 0 0;
S_0x7f8ff4501ba0 .scope module, "rbank" "register_bank" 2 28, 3 1 0, S_0x7f8ff4501a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /OUTPUT 8 "data_out"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 5 "addr_in"
    .port_info 6 /INPUT 5 "addr_out"
L_0x7f8ff4512dd0 .functor BUFZ 8, L_0x7f8ff4512b70, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f8ff4501e40_0 .net *"_s0", 7 0, L_0x7f8ff4512b70;  1 drivers
v0x7f8ff4511e30_0 .net *"_s2", 5 0, L_0x7f8ff4512c50;  1 drivers
L_0x10f29d008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ff4511ed0_0 .net *"_s5", 0 0, L_0x10f29d008;  1 drivers
v0x7f8ff4511f80_0 .net "addr_in", 0 4, v0x7f8ff4512680_0;  1 drivers
v0x7f8ff4512030_0 .net "addr_out", 0 4, v0x7f8ff4512750_0;  1 drivers
v0x7f8ff4512120 .array "bank", 15 0, 0 7;
v0x7f8ff45121c0_0 .net "clk", 0 0, v0x7f8ff45127e0_0;  1 drivers
v0x7f8ff4512260_0 .net "data_in", 0 7, v0x7f8ff4512890_0;  1 drivers
v0x7f8ff4512310_0 .net "data_out", 0 7, L_0x7f8ff4512dd0;  alias, 1 drivers
v0x7f8ff4512420_0 .var/i "i", 31 0;
v0x7f8ff45124d0_0 .net "reset", 0 0, v0x7f8ff4512a10_0;  1 drivers
v0x7f8ff4512570_0 .net "write", 0 0, v0x7f8ff4512ac0_0;  1 drivers
E_0x7f8ff45003b0 .event edge, v0x7f8ff45124d0_0;
E_0x7f8ff4500830 .event edge, v0x7f8ff45121c0_0;
L_0x7f8ff4512b70 .array/port v0x7f8ff4512120, L_0x7f8ff4512c50;
L_0x7f8ff4512c50 .concat [ 5 1 0 0], v0x7f8ff4512750_0, L_0x10f29d008;
    .scope S_0x7f8ff4501ba0;
T_0 ;
    %wait E_0x7f8ff4500830;
    %load/vec4 v0x7f8ff45121c0_0;
    %load/vec4 v0x7f8ff4512570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 3 16 "$display", "[REGISTER_BANK] Write at register %h", v0x7f8ff4511f80_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x7f8ff4512260_0;
    %load/vec4 v0x7f8ff4511f80_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7f8ff4512120, 4, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8ff4501ba0;
T_1 ;
    %wait E_0x7f8ff45003b0;
    %vpi_call 3 24 "$display", "[REGISTER_BANK] Reset" {0 0 0};
    %load/vec4 v0x7f8ff45124d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ff4512420_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7f8ff4512420_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7f8ff4512420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ff4512120, 0, 4;
    %load/vec4 v0x7f8ff4512420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ff4512420_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8ff4501a40;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8ff4512680_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0x7f8ff4501a40;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8ff4512750_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0x7f8ff4501a40;
T_4 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f8ff4512890_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x7f8ff4501a40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ff4512ac0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f8ff4501a40;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ff4512a10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7f8ff4501a40;
T_7 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8ff4501a40 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ff4512a10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f8ff4512680_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f8ff4512750_0, 0, 5;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7f8ff4512890_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ff4512ac0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f8ff4512750_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7f8ff4501a40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ff45127e0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f8ff4501a40;
T_9 ;
    %delay 10, 0;
    %load/vec4 v0x7f8ff45127e0_0;
    %nor/r;
    %store/vec4 v0x7f8ff45127e0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8ff4501a40;
T_10 ;
    %vpi_call 2 38 "$monitor", "At time %t\011write address=%h\011read address=%h\011data_in=%h\011data_out=%h", $time, v0x7f8ff4512680_0, v0x7f8ff4512750_0, v0x7f8ff4512890_0, v0x7f8ff4512940_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "register_bank.v";
