$date
	Sun Oct  1 21:20:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module principal $end
$var wire 1 ! t1 $end
$var wire 1 " p1 $end
$var wire 1 # clk $end
$var reg 1 $ p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#12
1#
#15
0"
#18
1"
#24
0#
#36
1#
#39
0"
#42
1"
#48
0#
#60
1#
#63
0"
#66
1"
#72
0#
#84
1#
#87
0"
#90
1"
#96
0#
#108
1#
#111
0"
#114
1"
#120
0#
