{
  "module_name": "ic_pll_regs.h",
  "hash_id": "fc0d6866604f615dce1fb7ceb4e845b800caecf4ed39f4f88822b0e8e77e50bf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/ic_pll_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_IC_PLL_REGS_H_\n#define ASIC_REG_IC_PLL_REGS_H_\n\n \n\n#define mmIC_PLL_NR                                                  0x4A3100\n\n#define mmIC_PLL_NF                                                  0x4A3104\n\n#define mmIC_PLL_OD                                                  0x4A3108\n\n#define mmIC_PLL_NB                                                  0x4A310C\n\n#define mmIC_PLL_CFG                                                 0x4A3110\n\n#define mmIC_PLL_LOSE_MASK                                           0x4A3120\n\n#define mmIC_PLL_LOCK_INTR                                           0x4A3128\n\n#define mmIC_PLL_LOCK_BYPASS                                         0x4A312C\n\n#define mmIC_PLL_DATA_CHNG                                           0x4A3130\n\n#define mmIC_PLL_RST                                                 0x4A3134\n\n#define mmIC_PLL_SLIP_WD_CNTR                                        0x4A3150\n\n#define mmIC_PLL_DIV_FACTOR_0                                        0x4A3200\n\n#define mmIC_PLL_DIV_FACTOR_1                                        0x4A3204\n\n#define mmIC_PLL_DIV_FACTOR_2                                        0x4A3208\n\n#define mmIC_PLL_DIV_FACTOR_3                                        0x4A320C\n\n#define mmIC_PLL_DIV_FACTOR_CMD_0                                    0x4A3220\n\n#define mmIC_PLL_DIV_FACTOR_CMD_1                                    0x4A3224\n\n#define mmIC_PLL_DIV_FACTOR_CMD_2                                    0x4A3228\n\n#define mmIC_PLL_DIV_FACTOR_CMD_3                                    0x4A322C\n\n#define mmIC_PLL_DIV_SEL_0                                           0x4A3280\n\n#define mmIC_PLL_DIV_SEL_1                                           0x4A3284\n\n#define mmIC_PLL_DIV_SEL_2                                           0x4A3288\n\n#define mmIC_PLL_DIV_SEL_3                                           0x4A328C\n\n#define mmIC_PLL_DIV_EN_0                                            0x4A32A0\n\n#define mmIC_PLL_DIV_EN_1                                            0x4A32A4\n\n#define mmIC_PLL_DIV_EN_2                                            0x4A32A8\n\n#define mmIC_PLL_DIV_EN_3                                            0x4A32AC\n\n#define mmIC_PLL_DIV_FACTOR_BUSY_0                                   0x4A32C0\n\n#define mmIC_PLL_DIV_FACTOR_BUSY_1                                   0x4A32C4\n\n#define mmIC_PLL_DIV_FACTOR_BUSY_2                                   0x4A32C8\n\n#define mmIC_PLL_DIV_FACTOR_BUSY_3                                   0x4A32CC\n\n#define mmIC_PLL_CLK_GATER                                           0x4A3300\n\n#define mmIC_PLL_CLK_RLX_0                                           0x4A3310\n\n#define mmIC_PLL_CLK_RLX_1                                           0x4A3314\n\n#define mmIC_PLL_CLK_RLX_2                                           0x4A3318\n\n#define mmIC_PLL_CLK_RLX_3                                           0x4A331C\n\n#define mmIC_PLL_REF_CNTR_PERIOD                                     0x4A3400\n\n#define mmIC_PLL_REF_LOW_THRESHOLD                                   0x4A3410\n\n#define mmIC_PLL_REF_HIGH_THRESHOLD                                  0x4A3420\n\n#define mmIC_PLL_PLL_NOT_STABLE                                      0x4A3430\n\n#define mmIC_PLL_FREQ_CALC_EN                                        0x4A3440\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}