Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.19)
Date: Thu Sep 19 19:03:06 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[25]:D
  Delay (ns):              0.179
  Slack (ns):              0.040
  Arrival (ns):            3.778
  Required (ns):           3.738

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[30]:D
  Delay (ns):              0.180
  Slack (ns):              0.041
  Arrival (ns):            3.779
  Required (ns):           3.738

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[56]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[46]:D
  Delay (ns):              0.175
  Slack (ns):              0.043
  Arrival (ns):            1.929
  Required (ns):           1.886

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[44]:D
  Delay (ns):              0.185
  Slack (ns):              0.043
  Arrival (ns):            3.782
  Required (ns):           3.739

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[35]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[35]:D
  Delay (ns):              0.183
  Slack (ns):              0.044
  Arrival (ns):            3.782
  Required (ns):           3.738

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[97]:D
  Delay (ns):              0.182
  Slack (ns):              0.044
  Arrival (ns):            3.780
  Required (ns):           3.736

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[29]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[29]:D
  Delay (ns):              0.184
  Slack (ns):              0.045
  Arrival (ns):            3.783
  Required (ns):           3.738

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[26]:D
  Delay (ns):              0.185
  Slack (ns):              0.046
  Arrival (ns):            3.784
  Required (ns):           3.738

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/delayed_wr_cmd_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/delayed_wr_cmd_req_reg:D
  Delay (ns):              0.190
  Slack (ns):              0.049
  Arrival (ns):            3.776
  Required (ns):           3.727

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[73]:D
  Delay (ns):              0.186
  Slack (ns):              0.049
  Arrival (ns):            3.776
  Required (ns):           3.727

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[111]:D
  Delay (ns):              0.189
  Slack (ns):              0.050
  Arrival (ns):            3.787
  Required (ns):           3.737

Path 12
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[50]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[40]:D
  Delay (ns):              0.183
  Slack (ns):              0.051
  Arrival (ns):            1.939
  Required (ns):           1.888

Path 13
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[53]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[43]:D
  Delay (ns):              0.184
  Slack (ns):              0.052
  Arrival (ns):            1.938
  Required (ns):           1.886

Path 14
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ASIZE_out[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/asize_mst[1]:D
  Delay (ns):              0.187
  Slack (ns):              0.055
  Arrival (ns):            1.930
  Required (ns):           1.875

Path 15
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[48]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[38]:D
  Delay (ns):              0.188
  Slack (ns):              0.056
  Arrival (ns):            1.942
  Required (ns):           1.886

Path 16
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_180_delay[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[2]:D
  Delay (ns):              0.191
  Slack (ns):              0.056
  Arrival (ns):            3.765
  Required (ns):           3.709

Path 17
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_180_delay[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[3]:D
  Delay (ns):              0.190
  Slack (ns):              0.056
  Arrival (ns):            3.764
  Required (ns):           3.708

Path 18
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[2]:D
  Delay (ns):              0.187
  Slack (ns):              0.057
  Arrival (ns):            1.929
  Required (ns):           1.872

Path 19
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[54]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[44]:D
  Delay (ns):              0.189
  Slack (ns):              0.057
  Arrival (ns):            1.945
  Required (ns):           1.888

Path 20
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[44]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[34]:D
  Delay (ns):              0.191
  Slack (ns):              0.059
  Arrival (ns):            1.947
  Required (ns):           1.888

Path 21
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_180_delay[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[0]:D
  Delay (ns):              0.194
  Slack (ns):              0.060
  Arrival (ns):            3.768
  Required (ns):           3.708

Path 22
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_180_delay[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[1]:D
  Delay (ns):              0.196
  Slack (ns):              0.061
  Arrival (ns):            3.770
  Required (ns):           3.709

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_cmd_wr_data[25]:D
  Delay (ns):              0.203
  Slack (ns):              0.062
  Arrival (ns):            3.791
  Required (ns):           3.729

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[11]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.727
  Required (ns):           3.664

Path 25
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_27:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_26:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.845
  Required (ns):           3.782

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_142/MSC_i_144/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_142/MSC_i_144/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.750
  Required (ns):           3.686

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.746
  Required (ns):           3.682

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[121]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[11]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.750
  Required (ns):           3.686

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[43]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[43]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.726
  Required (ns):           3.662

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[11]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.717
  Required (ns):           3.653

Path 31
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.720
  Required (ns):           3.655

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p3_r1[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.734
  Required (ns):           3.669

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[20].data_shifter[20][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[19].data_shifter[19][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.739
  Required (ns):           3.674

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/din_gray_r[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_120/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.719
  Required (ns):           3.654

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[51]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[51]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.730
  Required (ns):           3.665

Path 36
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.735
  Required (ns):           3.669

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[37].data_shifter[37][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[36].data_shifter[36][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.732
  Required (ns):           3.666

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[16]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.736
  Required (ns):           3.670

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[112]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[112]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.728
  Required (ns):           3.662

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r[100]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r[100]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.736
  Required (ns):           3.670

Path 41
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.868
  Required (ns):           3.802

Path 42
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[10]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[41]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.879
  Required (ns):           1.812

Path 43
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[23]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[23]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.887
  Required (ns):           1.820

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[118]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.746
  Required (ns):           3.679

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p3_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p3_r2[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.735
  Required (ns):           3.668

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/din_gray_r[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_48/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.729
  Required (ns):           3.662

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[44]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.746
  Required (ns):           3.679

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_cmd_wr_data[27]:D
  Delay (ns):              0.209
  Slack (ns):              0.067
  Arrival (ns):            3.796
  Required (ns):           3.729

Path 49
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_23:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_22:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.849
  Required (ns):           3.782

Path 50
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_29:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_28:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.846
  Required (ns):           3.779

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[3]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.751
  Required (ns):           3.683

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r2[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.743
  Required (ns):           3.675

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[53]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[53]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.729
  Required (ns):           3.661

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r[103]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r[103]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.738
  Required (ns):           3.670

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[18]:D
  Delay (ns):              0.179
  Slack (ns):              0.068
  Arrival (ns):            3.781
  Required (ns):           3.713

Path 56
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.843
  Required (ns):           3.775

Path 57
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_20:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_19:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.850
  Required (ns):           3.782

Path 58
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/frontend/s1_pc[29]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/frontend/s2_pc_Z[29]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            1.901
  Required (ns):           1.833

Path 59
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[12]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[12]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.889
  Required (ns):           1.820

Path 60
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[24]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[24]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            1.867
  Required (ns):           1.798

Path 61
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[1]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.723
  Required (ns):           3.654

Path 62
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.737
  Required (ns):           3.668

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][67]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.731
  Required (ns):           3.662

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.727
  Required (ns):           3.658

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[20]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.739
  Required (ns):           3.670

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.734
  Required (ns):           3.665

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_106/wr_level[0]:SLn
  Delay (ns):              0.165
  Slack (ns):              0.069
  Arrival (ns):            3.765
  Required (ns):           3.696

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[18]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.726
  Required (ns):           3.657

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[21]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.726
  Required (ns):           3.657

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[5]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.733
  Required (ns):           3.664

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[21]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.726
  Required (ns):           3.657

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[22]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.723
  Required (ns):           3.654

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[38]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[38]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.748
  Required (ns):           3.679

Path 74
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/_T_272[27]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[27]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            1.879
  Required (ns):           1.810

Path 75
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/frontend/fq/elts_2_pc[27]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/frontend/fq/elts_1_pc[27]:D
  Delay (ns):              0.200
  Slack (ns):              0.069
  Arrival (ns):            1.961
  Required (ns):           1.892

Path 76
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Read_Ctrl_inst/int_masterARADDR[19]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[19]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.866
  Required (ns):           1.796

Path 77
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[12]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[12]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.878
  Required (ns):           1.808

Path 78
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[29]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[29]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.882
  Required (ns):           1.812

Path 79
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/mask_wrap_addr_pre[8]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/mask_wrap_addr_reg[8]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            1.878
  Required (ns):           1.808

Path 80
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[24]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.898
  Required (ns):           1.828

Path 81
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.723
  Required (ns):           3.653

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[1]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.739
  Required (ns):           3.669

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/rd_start_attr_assignment[0].rd_start_attr_sr[0][3]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.746
  Required (ns):           3.676

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[25].data_shifter[25][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[24].data_shifter[24][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.755
  Required (ns):           3.685

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][8]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.728
  Required (ns):           3.658

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[10]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.752
  Required (ns):           3.682

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_106/rd_level[0]:SLn
  Delay (ns):              0.167
  Slack (ns):              0.070
  Arrival (ns):            3.767
  Required (ns):           3.697

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_106/wr_level[1]:SLn
  Delay (ns):              0.166
  Slack (ns):              0.070
  Arrival (ns):            3.766
  Required (ns):           3.696

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/gen_dc_level.wr_addr[6]:SLn
  Delay (ns):              0.167
  Slack (ns):              0.070
  Arrival (ns):            3.767
  Required (ns):           3.697

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[20]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.716
  Required (ns):           3.646

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[15]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.724
  Required (ns):           3.654

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[60]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.735
  Required (ns):           3.665

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[74]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[74]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.732
  Required (ns):           3.662

Path 94
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.893
  Required (ns):           1.823

Path 95
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.845
  Required (ns):           3.775

Path 96
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_14:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_13_0:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.864
  Required (ns):           3.794

Path 97
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_22:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_21:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.866
  Required (ns):           3.796

Path 98
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/dcache/s2_victim_tag[1]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/dcache/probe_bits_address[14]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.880
  Required (ns):           1.810

Path 99
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[11]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[11]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.891
  Required (ns):           1.820

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[3]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[3]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.883
  Required (ns):           1.812

