{"design__instance__count": 122, "design__instance__area": 3795.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.0028363927267491817, "power__switching__total": 0.0005498062237165868, "power__leakage__total": 4.557892907541827e-08, "power__total": 0.0033862446434795856, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.25313266088603126, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2533342218818525, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6070915608725864, "timing__setup__ws__corner:nom_tt_025C_5v00": 4.594097232669113, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.607092, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 4.594097, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.25500732802728127, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.2552097216903945, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3435104520284276, "timing__setup__ws__corner:nom_ss_125C_4v50": -0.16382451414696178, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -0.16382451414696178, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -0.16382451414696178, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.343511, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -0.163825, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 1, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.25226824121461067, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2524697466992791, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.28628977776554065, "timing__setup__ws__corner:nom_ff_n40C_5v50": 6.279013486878663, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.28629, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 6.610367, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2520137780901699, "clock__skew__worst_setup": 0.25218822188784773, "timing__hold__ws": 0.28213870927021817, "timing__setup__ws": -0.2166782370412822, "timing__hold__tns": 0, "timing__setup__tns": -0.2166782370412822, "timing__hold__wns": 0, "timing__setup__wns": -0.2166782370412822, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.282139, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 3, "timing__setup_r2r__ws": -0.216678, "timing__setup_r2r_vio__count": 3, "design__die__bbox": "0.0 0.0 97.565 115.485", "design__core__bbox": "6.72 15.68 90.72 98.0", "design__io": 8, "design__die__area": 11267.3, "design__core__area": 6914.88, "design__instance__count__stdcell": 210, "design__instance__area__stdcell": 4181.86, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.604762, "design__instance__utilization__stdcell": 0.604762, "design__rows": 21, "design__rows:GF018hv5v_mcu_sc7": 21, "design__sites": 3150, "design__sites:GF018hv5v_mcu_sc7": 3150, "design__instance__count__class:buffer": 16, "design__instance__area__class:buffer": 215.13, "design__instance__count__class:inverter": 8, "design__instance__area__class:inverter": 74.6368, "design__instance__count__class:sequential_cell": 25, "design__instance__area__class:sequential_cell": 1609.08, "design__instance__count__class:multi_input_combinational_cell": 64, "design__instance__area__class:multi_input_combinational_cell": 1396.15, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 6, "design__io__hpwl": 481849, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 2547.95, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 5, "design__instance__area__class:timing_repair_buffer": 153.664, "design__instance__count__class:clock_buffer": 4, "design__instance__area__class:clock_buffer": 346.842, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 122, "route__net__special": 2, "route__drc_errors__iter:0": 2, "route__wirelength__iter:0": 2501, "route__drc_errors__iter:1": 0, "route__wirelength__iter:1": 2481, "route__drc_errors": 0, "route__wirelength": 2481, "route__vias": 633, "route__vias__singlecut": 633, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 180.47, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2527745584393106, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.25294902999256486, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6008032019721115, "timing__setup__ws__corner:min_tt_025C_5v00": 4.618291213505997, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.600803, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 4.618291, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.25442179638753404, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.25459698958577465, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3327794800581179, "timing__setup__ws__corner:min_ss_125C_4v50": -0.12045831340020355, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -0.12045831340020355, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -0.12045831340020355, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.33278, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -0.120458, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2520137780901699, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.25218822188784773, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.28213870927021817, "timing__setup__ws__corner:min_ff_n40C_5v50": 6.287217147084238, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.282139, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 6.625833, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2535536019577229, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.253785361020668, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6145855665007512, "timing__setup__ws__corner:max_tt_025C_5v00": 4.564941887039467, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.614586, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 4.564942, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.2556988859688789, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.2559316997437272, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3563035523029967, "timing__setup__ws__corner:max_ss_125C_4v50": -0.2166782370412822, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -0.2166782370412822, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -0.2166782370412822, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.356304, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -0.216678, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2525659475270836, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.25279759556772313, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.29124165015117354, "timing__setup__ws__corner:max_ff_n40C_5v50": 6.269228869041308, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.291242, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 6.591719, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.999, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99975, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000998427, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00111108, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000255774, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00111108, "design_powergrid__voltage__worst": 0.00111108, "design_powergrid__voltage__worst__net:VDD": 4.999, "design_powergrid__drop__worst": 0.00111108, "design_powergrid__drop__worst__net:VDD": 0.000998427, "design_powergrid__voltage__worst__net:VSS": 0.00111108, "design_powergrid__drop__worst__net:VSS": 0.00111108, "ir__voltage__worst": 5, "ir__drop__avg": 0.000253, "ir__drop__worst": 0.000998, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}