<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="group___r_c_c___peripheral___clock___enable___disable" kind="group">
    <compoundname>RCC_Peripheral_Clock_Enable_Disable</compoundname>
    <title>Peripheral Clock Enable Disable</title>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga49fc2c82ba0753e462ea8eb91c634a98" prot="public" static="no">
        <name>__HAL_RCC_DMA1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea" kindref="member">RCC_AHBENR_DMA1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea" kindref="member">RCC_AHBENR_DMA1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="323" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="323" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga93ba92ddc3fa1efc4d840a19795b6888" prot="public" static="no">
        <name>__HAL_RCC_SRAM_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a" kindref="member">RCC_AHBENR_SRAMEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a" kindref="member">RCC_AHBENR_SRAMEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="331" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="331" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga17a2870f308b7ccc5aba84d963484bac" prot="public" static="no">
        <name>__HAL_RCC_FLITF_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a" kindref="member">RCC_AHBENR_FLITFEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a" kindref="member">RCC_AHBENR_FLITFEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="339" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="339" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga5222bac3ebfec517c93055ae065303da" prot="public" static="no">
        <name>__HAL_RCC_CRC_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242" kindref="member">RCC_AHBENR_CRCEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242" kindref="member">RCC_AHBENR_CRCEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="347" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="347" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga569dc8b9e178a8afab2664fdf87f46c5" prot="public" static="no">
        <name>__HAL_RCC_DMA1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;AHBENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea" kindref="member">RCC_AHBENR_DMA1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="355" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="355" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga429ce8eecde9788d3daf85226b5c171b" prot="public" static="no">
        <name>__HAL_RCC_SRAM_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;AHBENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a" kindref="member">RCC_AHBENR_SRAMEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="356" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="356" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga3ecbf76738d7f2b8deb65847614f7574" prot="public" static="no">
        <name>__HAL_RCC_FLITF_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;AHBENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a" kindref="member">RCC_AHBENR_FLITFEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="357" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="357" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga170a30954a78a81a8f9b381378e0c9af" prot="public" static="no">
        <name>__HAL_RCC_CRC_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;AHBENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242" kindref="member">RCC_AHBENR_CRCEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="358" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="358" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Enable or disable the AHB1 peripheral clock. </para>
    </briefdescription>
    <detaileddescription>
<para><simplesect kind="note"><para>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </para>
</simplesect>
</para>
    </detaileddescription>
  </compounddef>
</doxygen>
