[View]
Entity=
Architecture=
TopLevelType=
[file:.\..\FPA\PelicanD\src\TestBench\pelicand_top_tb_TB_runtest.do]
Enabled=0
[file:.\..\FPA\PelicanD\src\PelicanD_top_tb.bde]
Enabled=0
[file:.\src\acq_chain_tb.bde]
Enabled=1
[file:.\src\acq_chain_tb_runtest.do]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\PelicanD.bde]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\scd_data_ctrl.bde]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\scd_hw_driver.bde]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\uart_block_tel2000.bde]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\dfpa_cfg_dpram.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\FPA_define.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\scd_data_dispatcher.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\scd_diag_data_gen.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\scd_fifo_writer.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\scd_io_interface.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\scd_mblaze_intf.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\scd_prog_ctrler.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\scd_serial_module.vhd]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\trig_gen.bde]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\trig_gen_ctler.bde]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\trig_stamper.bde]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\edge_detect.vhd]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\hightime_measure.vhd]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\progr_clk_div.vhd]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\trig_conditioner.vhd]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\trig_define.vhd]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\trig_gen_ctler_core.vhd]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\trig_gen_mblaze_intf.vhd]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\trig_gen_status.vhd]
Enabled=1
[file:.\..\..\..\src\Trig\HDL\trig_stamper_ctler.vhd]
Enabled=1
[file:.\compile\trig_gen_ctler.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\Common_HDL\Utilities\Clk_Divider.vhd]
Enabled=1
[file:.\..\..\..\..\Common_HDL\Utilities\double_sync.vhd]
Enabled=1
[file:.\..\..\..\..\Common_HDL\Utilities\sync_reset.vhd]
Enabled=1
[file:.\compile\uart_block_tel2000.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\scd_data_ctrl.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\scd_hw_driver.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\PelicanD.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\src\Hder\HDL\hder_inserter.bde]
Enabled=1
[file:.\..\..\..\src\Hder\HDL\hder_define.vhd]
Enabled=1
[file:.\..\..\..\src\Hder\HDL\hder_insert_mb_intf.vhd]
Enabled=1
[file:.\..\..\..\src\Hder\HDL\hder_insert_sequencer.vhd]
Enabled=1
[file:.\..\..\..\src\Hder\HDL\hder_reorder.vhd]
Enabled=1
[file:.\..\..\..\src\Hder\HDL\t_axi4_lite32_fifo.vhd]
Enabled=1
[file:.\..\..\..\src\Hder\HDL\t_axi4_stream32_fifo.vhd]
Enabled=1
[file:.\compile\hder_inserter.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\trig_stamper.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\trig_gen.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\src\ExposureTime\HDL\exp_time_manager.vhd]
Enabled=1
[file:.\..\..\..\src\ExposureTime\HDL\exp_time_mb_intf.vhd]
Enabled=1
[file:.\..\..\..\src\ExposureTime\HDL\exposure_define.vhd]
Enabled=1
[file:.\..\..\..\src\ExposureTime\HDL\exposure_time_ctrl.bde]
Enabled=1
[file:.\compile\acq_chain_tb.vhd]
Generated=TRUE
Enabled=1
[file:.\src\PelicanD_dummy.bde]
Enabled=1
[file:.\src\Fub1.vhd]
Enabled=1
[file:.\src\pelicanD_core_dummy.vhd]
Enabled=1
[file:.\compile\PelicanD_dummy.vhd]
Generated=TRUE
Enabled=1
[file:.\src\efa_00254_dummy.vhd]
Enabled=1
[file:.\compile\exposure_time_ctrl.vhd]
Generated=TRUE
Enabled=1
[file:.\src\acq_chain.dlm]
Enabled=1
[file:.\src\acq_chain_tb.cpp]
Enabled=1
[file:.\src\mb_model.dll]
Enabled=1
[file:.\src\TestBench\acq_chain_tb_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\acq_chain_tb_TB_runtest.do]
Enabled=1
[file:.\..\..\..\..\Common_HDL\Matlab\axi4_stream_file_output_32.vhd]
Enabled=1
[file:.\Common_HDL\Matlab\axi4_stream_file_output_32.vhd]
Enabled=1
[file:.\..\..\..\src\clink\HDL\clink_receiver.vhd]
Enabled=1
[file:.\..\..\..\src\clink\HDL\scd_clink_receiver_2ch.bde]
Enabled=1
[file:.\..\..\..\IP\clink_serializer_1ch\clink_serializer_1ch_funcsim.vhdl]
Enabled=1
[file:.\compile\scd_clink_receiver_2ch.vhd]
Generated=TRUE
Enabled=1
[file:.\..\Common_HDL\Matlab\axi4_stream_file_output_32.vhd]
Enabled=1
[file:.\src\Hder\HDL\t_axi4_lite32_fifo.vhd]
Enabled=1
[file:.\src\Hder\HDL\t_axi4_stream32_fifo.vhd]
Enabled=1
[file:.\src\Hder\HDL\hder_inserter.bde]
Enabled=1
[file:.\src\Hder\HDL\hder_define.vhd]
Enabled=1
[file:.\src\Hder\HDL\hder_insert_mb_intf.vhd]
Enabled=1
[file:.\src\Hder\HDL\hder_insert_sequencer.vhd]
Enabled=1
[file:.\src\Hder\HDL\hder_reorder.vhd]
Enabled=1
[file:.\src\Trig\HDL\trig_gen.bde]
Enabled=1
[file:.\src\Trig\HDL\trig_gen_ctler.bde]
Enabled=1
[file:.\src\Trig\HDL\trig_stamper.bde]
Enabled=1
[file:.\src\Trig\HDL\edge_detect.vhd]
Enabled=1
[file:.\src\Trig\HDL\hightime_measure.vhd]
Enabled=1
[file:.\src\Trig\HDL\progr_clk_div.vhd]
Enabled=1
[file:.\src\Trig\HDL\trig_conditioner.vhd]
Enabled=1
[file:.\src\Trig\HDL\trig_define.vhd]
Enabled=1
[file:.\src\Trig\HDL\trig_gen_ctler_core.vhd]
Enabled=1
[file:.\src\Trig\HDL\trig_gen_mblaze_intf.vhd]
Enabled=1
[file:.\src\Trig\HDL\trig_gen_status.vhd]
Enabled=1
[file:.\src\Trig\HDL\trig_stamper_ctler.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\uart_block_tel2000.bde]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\FPA_define.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\dfpa_cfg_dpram.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\PelicanD.bde]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\scd_data_ctrl.bde]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\scd_hw_driver.bde]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\scd_data_dispatcher.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\scd_diag_data_gen.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\scd_fifo_writer.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\scd_io_interface.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\scd_mblaze_intf.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\scd_prog_ctrler.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\scd_serial_module.vhd]
Enabled=1
[file:.\src\ExposureTime\HDL\exp_time_manager.vhd]
Enabled=1
[file:.\src\ExposureTime\HDL\exp_time_mb_intf.vhd]
Enabled=1
[file:.\src\ExposureTime\HDL\exposure_define.vhd]
Enabled=1
[file:.\src\ExposureTime\HDL\exposure_time_ctrl.bde]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\calib_ctrl.bde]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\calibration.bde]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\CFF.bde]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\ddr_data_decoder.bde]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\FCC.bde]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\FSU.bde]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\NLC.bde]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\RQC.bde]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\compil_calibration.do]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\compile_common.do]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\axil_channels_ctrl.vhd]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\calib_config.vhd]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\calib_define.vhd]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\ddr_data_decoder_core.vhd]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\exp_fifo_writer.vhd]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\lut_axil_absolute_add.vhd]
Enabled=1
[file:.\compile\NLC.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\FSU.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\RQC.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\FCC.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\CFF.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\ddr_data_decoder.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\calibration.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis_32_to_16_wrap.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis16_to_axis32.vhd]
Enabled=1
[file:.\..\..\..\..\Common_HDL\Matlab\axi4_stream_file_output_16.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\Memory_Interface\ddr_aoi_add_gen.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\Drivers\fpa_intf.c]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\Drivers\fpa_intf.h]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis16_merge_axis32.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis32_RandomMiso.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis16_sw_2_1.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\axis_pixel_cnt.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis32_data_cnt.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis16_data_cnt.vhd]
Enabled=1
[file:.\..\..\..\src\ExposureTime\Drivers\exposure_time_ctrl.h]
Enabled=1
[file:.\..\..\..\src\Calibration\HDL\calib_status_gen.vhd]
Enabled=1
[file:.\..\..\..\src\Calibration\Drivers\calib.c]
Enabled=1
[file:.\..\..\..\src\Calibration\Drivers\calib.h]
Enabled=1
[file:.\..\calibration\src\calibration.dlm]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\Fifo\t_axi4_stream32_fifo.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\Fifo\t_axi4_stream16_fifo.vhd]
Enabled=1
[file:.\src\ddr_sim.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\Utilities\axis_32_to_16_wrap.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\Utilities\axis16_to_axis32.vhd]
Enabled=1
[file:.\Common_HDL\Matlab\axi4_stream_file_output_16.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\Memory_Interface\ddr_aoi_add_gen.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\Utilities\axis16_merge_axis32.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\Utilities\axis32_RandomMiso.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\Utilities\axis16_sw_2_1.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\axis_pixel_cnt.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\Utilities\axis32_data_cnt.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\Utilities\axis16_data_cnt.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\Fifo\t_axi4_stream32_fifo.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\Fifo\t_axi4_stream16_fifo.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\compil_megalink.do]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_base_mode_ctrl.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_data_ctrl.bde]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_data_dispatcher.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_diag_data_gen.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_fifo_writer.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_hw_driver.bde]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_intf.bde]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_io_interface.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_mblaze_intf.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_prog_ctrler.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\mglk_serial_module.vhd]
Enabled=1
[file:.\..\..\..\src\FPA\megalink\HDL\proxy_define.vhd]
Enabled=1
[file:.\compile\mglk_data_ctrl.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\mglk_hw_driver.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\mglk_intf.vhd]
Generated=TRUE
Enabled=1
