
---------- Begin Simulation Statistics ----------
simSeconds                                   0.021488                       # Number of seconds simulated (Second)
simTicks                                  21488031000                       # Number of ticks simulated (Tick)
finalTick                                 21488031000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    147.92                       # Real time elapsed on the host (Second)
hostTickRate                                145264161                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     669684                       # Number of bytes of host memory used (Byte)
simInsts                                     11335789                       # Number of instructions simulated (Count)
simOps                                       22597925                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    76633                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     152767                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         21488032                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        22981203                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        7                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       30245987                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  25313                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               383279                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            678315                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   7                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            21470665                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.408712                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.010001                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  11691898     54.46%     54.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3258139     15.17%     69.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1002727      4.67%     74.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1083044      5.04%     79.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2288965     10.66%     90.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    993754      4.63%     94.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    629046      2.93%     97.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    350380      1.63%     99.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    172712      0.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              21470665                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   36431      1.59%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      2      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult             3896      0.17%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 978630     42.83%     44.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    11      0.00%     44.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead           1266013     55.41%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               12      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          685      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      11558095     38.21%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            5      0.00%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            21      0.00%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      3212315     10.62%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          200      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          218      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     48.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      1600821      5.29%     54.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      1576315      5.21%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4110665     13.59%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1750      0.01%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      8159746     26.98%     99.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        25103      0.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       30245987                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.407574                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2285008                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.075547                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 53744340                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                13448725                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        13105081                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  30528620                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9915777                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9631281                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    16636146                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     15894164                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          30185065                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      12256488                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     60922                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12283259                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1632235                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        26771                       # Number of stores executed (Count)
system.cpu.numRate                           1.404738                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             284                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           17367                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    11335789                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      22597925                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.895592                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.895592                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.527540                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.527540                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   35798323                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   9811209                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     9656193                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    9608517                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     8160014                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    6555214                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  15559752                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        4891854                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         27425                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          888                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          841                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1684603                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1683349                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             25453                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1657145                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1314                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1656383                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999540                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     264                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             352                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              338                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          108                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          383756                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             25340                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     21409794                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.055495                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.528489                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        17519618     81.83%     81.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          277010      1.29%     83.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          467364      2.18%     85.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          660346      3.08%     88.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           11503      0.05%     88.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           92603      0.43%     88.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           27684      0.13%     89.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           99310      0.46%     89.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2254356     10.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     21409794                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             11335789                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               22597925                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4829936                       # Number of memory references committed (Count)
system.cpu.commit.loads                       4803723                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1627008                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9580973                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    16194835                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   146                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          186      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     11438065     50.62%     50.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      3152457     13.95%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      1600737      7.08%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      1576161      6.97%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1626783      7.20%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1183      0.01%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      3176940     14.06%     99.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        25030      0.11%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     22597925                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2254356                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        2848952                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2848952                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2848952                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2848952                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      2099048                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2099048                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      2099048                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2099048                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 105028696997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 105028696997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 105028696997                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 105028696997                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4948000                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4948000                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4948000                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4948000                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.424222                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.424222                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.424222                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.424222                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50036.348381                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50036.348381                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50036.348381                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50036.348381                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     12340987                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1158764                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.650130                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1890                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1890                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       708343                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        708343                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       708343                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       708343                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1390705                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1390705                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1390705                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       171420                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1562125                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  64178739998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  64178739998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  64178739998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   8386056536                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  72564796534                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.281064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.281064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.281064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.315708                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 46148.349217                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 46148.349217                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 46148.349217                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 48921.109182                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 46452.618410                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1561101                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       171420                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       171420                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   8386056536                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total   8386056536                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 48921.109182                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 48921.109182                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      2822810                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2822810                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2098976                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2098976                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 105022168000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 105022168000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4921786                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4921786                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.426466                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.426466                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50034.954187                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50034.954187                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       708340                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       708340                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1390636                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1390636                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  64172592000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  64172592000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.282547                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.282547                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 46146.217989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 46146.217989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        26142                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          26142                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           72                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           72                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6528997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6528997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        26214                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        26214                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002747                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002747                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 90680.513889                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 90680.513889                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           69                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           69                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      6147998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      6147998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002632                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002632                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 89101.420290                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 89101.420290                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      1390705                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued          212588                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused          104687                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           65574                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.308456                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.045028                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache        41136                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           12                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB             20                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate             41168                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified     11961715                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit      6411784                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        33964                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull      4949335                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage       1619539                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.ampm.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1021.879742                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4411077                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1562125                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.823767                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   910.399821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   111.479921                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.889062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.108867                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          158                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          866                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          367                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          499                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.154297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.845703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           11458125                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          11458125                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1630770                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              15958178                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3073708                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                782637                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  25372                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1635832                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   236                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               23227374                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1107                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            3331331                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11787611                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1684603                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1656661                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      18112905                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   51186                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           714                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3317680                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8832                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           21470665                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.094971                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.384806                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 16310352     75.97%     75.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1640989      7.64%     83.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    63257      0.29%     83.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    99958      0.47%     84.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   184496      0.86%     85.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1511872      7.04%     92.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    40018      0.19%     92.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    52848      0.25%     92.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1566875      7.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             21470665                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.078397                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.548566                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3317081                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3317081                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3317081                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3317081                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          599                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             599                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          599                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            599                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     46445000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     46445000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     46445000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     46445000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3317680                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3317680                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3317680                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3317680                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000181                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000181                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000181                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000181                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 77537.562604                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 77537.562604                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 77537.562604                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 77537.562604                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           27                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      13.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           21                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                21                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          111                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           111                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          111                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          111                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          488                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          488                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          488                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          488                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     39047000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     39047000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     39047000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     39047000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000147                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000147                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000147                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000147                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80014.344262                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80014.344262                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80014.344262                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80014.344262                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     21                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3317081                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3317081                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          599                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           599                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     46445000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     46445000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3317680                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3317680                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000181                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000181                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 77537.562604                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 77537.562604                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          111                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          111                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          488                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          488                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     39047000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     39047000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000147                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000147                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80014.344262                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80014.344262                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           431.612873                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3317568                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                487                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            6812.254620                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   431.612873                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.421497                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.421497                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          466                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          428                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.455078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6635847                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6635847                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     25372                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     253465                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   662861                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               22981210                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 3583                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4891854                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   27425                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      7050                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   646744                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          27966                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1426                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                29392                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 22741084                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                22736362                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  17621207                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  24074856                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.058094                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.731934                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                         119                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   88131                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1212                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1093244                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4803723                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             43.523504                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            46.041648                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1184690     24.66%     24.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               515136     10.72%     35.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               940974     19.59%     54.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               328593      6.84%     61.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               358071      7.45%     69.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               303296      6.31%     75.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               128307      2.67%     78.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               175470      3.65%     81.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                98156      2.04%     83.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               135913      2.83%     86.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             113732      2.37%     89.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             130915      2.73%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             130758      2.72%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              75302      1.57%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              57400      1.19%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              31790      0.66%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              22783      0.47%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              17345      0.36%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              10071      0.21%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               8500      0.18%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               6859      0.14%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               4439      0.09%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2768      0.06%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1845      0.04%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1353      0.03%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1054      0.02%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                930      0.02%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                945      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1105      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1321      0.03%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            13902      0.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              689                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4803723                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 4946972                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   26774                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    127207                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        19                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3317806                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       172                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  25372                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1885003                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1043549                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            384                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3592851                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              14923506                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               23083436                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 83362                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 543408                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               14628355                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   2257                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            37969593                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    64480673                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 21382195                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9847070                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              37187324                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   782260                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      23                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3722967                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         42136872                       # The number of ROB reads (Count)
system.cpu.rob.writes                        46024255                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 11335789                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   22597925                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    142                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                1052773                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher       121176                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1174091                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   142                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               1052773                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher       121176                       # number of overall hits (Count)
system.l2.overallHits::total                  1174091                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  346                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               337932                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher        50244                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  388522                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 346                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              337932                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher        50244                       # number of overall misses (Count)
system.l2.overallMisses::total                 388522                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        34569000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     37570192000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher   5411947027                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        43016708027                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       34569000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    37570192000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher   5411947027                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       43016708027                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                488                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1390705                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher       171420                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1562613                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               488                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1390705                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher       171420                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1562613                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.709016                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.242993                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.293105                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.248636                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.709016                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.242993                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.293105                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.248636                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 99910.404624                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 111176.781128                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 107713.299638                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    110718.847393                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 99910.404624                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 111176.781128                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 107713.299638                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   110718.847393                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1678                       # number of writebacks (Count)
system.l2.writebacks::total                      1678                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data               1466                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.dcache.prefetcher          490                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                  1959                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data              1466                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.dcache.prefetcher          490                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                 1959                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst              343                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           336466                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher        49754                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              386563                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             343                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          336466                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher        49754                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::l2.prefetcher       307828                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             694391                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     27559000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  30726508000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher   4385024586                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    35139091586                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     27559000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  30726508000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher   4385024586                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::l2.prefetcher  22829849335                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   57968940921                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.702869                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.241939                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.290246                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.247382                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.702869                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.241939                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.290246                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.444378                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 80346.938776                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 91321.286549                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 88134.111549                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 90901.331959                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 80346.938776                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 91321.286549                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 88134.111549                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::l2.prefetcher 74164.303881                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 83481.699678                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         690324                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         1160                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           1160                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.HardPFReq.mshrMisses::l2.prefetcher       307828                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMisses::total          307828                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMissLatency::l2.prefetcher  22829849335                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissLatency::total  22829849335                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissRate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.avgMshrMissLatency::l2.prefetcher 74164.303881                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.HardPFReq.avgMshrMissLatency::total 74164.303881                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             142                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                142                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           346                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              346                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     34569000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     34569000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          488                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            488                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.709016                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.709016                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 99910.404624                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 99910.404624                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst          343                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          343                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     27559000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     27559000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.702869                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.702869                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 80346.938776                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 80346.938776                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 17                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    17                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               52                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  52                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      5508000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        5508000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             69                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                69                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.753623                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.753623                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 105923.076923                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 105923.076923                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           52                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              52                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      4468000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      4468000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.753623                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.753623                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 85923.076923                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 85923.076923                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        1052756                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher       121176                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           1173932                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       337880                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher        50244                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          388124                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  37564684000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher   5411947027                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  42976631027                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      1390636                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher       171420                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1562056                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.242968                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.293105                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.248470                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 111177.589677                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 107713.299638                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 110729.125298                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data         1466                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.dcache.prefetcher          490                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total          1956                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       336414                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        49754                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       386168                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  30722040000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher   4385024586                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  35107064586                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.241914                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.290246                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.247218                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 91322.120958                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 88134.111549                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 90911.376877                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           21                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               21                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           21                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           21                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1890                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1890                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1890                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1890                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.prefetcher.demandMshrMisses          386563                       # demands not covered by prefetchs (Count)
system.l2.prefetcher.pfIssued                 1086716                       # number of hwpf issued (Count)
system.l2.prefetcher.pfUnused                   55901                       # number of HardPF blocks evicted w/o reference (Count)
system.l2.prefetcher.pfUseful                  249522                       # number of useful prefetch (Count)
system.l2.prefetcher.pfUsefulButMiss                0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2.prefetcher.accuracy                0.229611                       # accuracy of the prefetcher (Count)
system.l2.prefetcher.coverage                0.392278                       # coverage brought by this prefetcher (Count)
system.l2.prefetcher.pfHitInCache              774752                       # number of prefetches hitting in cache (Count)
system.l2.prefetcher.pfHitInMSHR                 4077                       # number of prefetches hitting in a MSHR (Count)
system.l2.prefetcher.pfHitInWB                     59                       # number of prefetches hit in the Write Buffer (Count)
system.l2.prefetcher.pfLate                    778888                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2.prefetcher.pfIdentified             1087031                       # number of prefetch candidates identified (Count)
system.l2.prefetcher.pfBufferHit                  189                       # number of redundant prefetches already in prefetch queue (Count)
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2.prefetcher.pfRemovedDemand               90                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2.prefetcher.pfSpanPage                145566                       # number of prefetches that crossed the page (Count)
system.l2.prefetcher.pfUsefulSpanPage               0                       # number of prefetches that is useful and crossed the page (Count)
system.l2.prefetcher.ampm.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4084.532196                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3428374                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     694420                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.937032                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.261251                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         1.220825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2175.803178                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   269.883734                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::l2.prefetcher  1637.363208                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000064                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000298                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.531202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.065890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::l2.prefetcher        0.399747                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022           1959                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           2137                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                  199                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                 1212                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  548                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  151                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1203                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  783                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.478271                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.521729                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   25684300                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  25684300                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1678.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       342.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    336467.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples     49751.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l2.prefetcher::samples    307713.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001486514250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          102                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          102                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1289422                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1554                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      694322                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1678                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    694322                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1678                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     49                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                694322                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1678                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  219494                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  193036                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  127710                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   75561                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   41084                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   20469                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    9544                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    4259                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1854                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     762                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    305                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          102                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    6781.833333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean   5813.575077                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1916.001478                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511             6      5.88%      5.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.98%      6.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.98%      7.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            6      5.88%     13.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655            9      8.82%     22.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167           26     25.49%     48.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679           32     31.37%     79.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191           11     10.78%     90.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703            6      5.88%     96.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.98%     97.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9727            2      1.96%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.98%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           102                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          102                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.235294                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.222761                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.662675                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               90     88.24%     88.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.98%     89.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               10      9.80%     99.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.98%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           102                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                44436608                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               107392                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2067970210.95138955                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              4997758.98499030                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   21488003000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      30873.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        21888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     21533888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher      3184064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l2.prefetcher     19693632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       105984                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1018613.571434255573                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1002134071.753712534904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 148178490.621127635241                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l2.prefetcher 916493093.294587969780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 4932234.135365868919                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          342                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       336468                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher        49754                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l2.prefetcher       307758                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1678                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9986009                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  13316016703                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher   1712487656                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l2.prefetcher  13121843040                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 518884671766                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29198.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39575.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     34419.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l2.prefetcher     42636.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 309228052.30                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        21888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     21533952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher      3184256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l2.prefetcher     19696448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       44436544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        21888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        21888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       107392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       107392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          342                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       336468                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher        49754                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l2.prefetcher       307757                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          694321                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1678                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1678                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1018614                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1002137050                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher    148187426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l2.prefetcher    916624143                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2067967233                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1018614                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1018614                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      4997759                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          4997759                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      4997759                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1018614                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1002137050                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher    148187426                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l2.prefetcher    916624143                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2072964992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               694273                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1656                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        43592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        43839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        43933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        43377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        42980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        42764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        43458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        42860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        43004                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        43576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        43697                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        43605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        42620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        43004                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        42872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        45092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             15142714658                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3471365000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        28160333408                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                21810.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           40560.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              472612                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1508                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            68.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.06                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       221795                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   200.797746                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   153.688495                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   166.952577                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        64452     29.06%     29.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        90109     40.63%     69.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        37655     16.98%     86.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        15473      6.98%     93.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         6655      3.00%     96.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         3098      1.40%     98.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1643      0.74%     98.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          878      0.40%     99.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1832      0.83%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       221795                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              44433472                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             105984                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2067.824269                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                4.932234                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   16.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               16.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               68.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       785378580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       417412050                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2476173420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1127520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1695791760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   9690033060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     91376160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   15157292550                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   705.383036                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    158032828                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    717340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  20612658172                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       798337680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       424299975                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2480935800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       7516800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1695791760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   9686463150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     94382400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   15187727565                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   706.799407                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    165736008                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    717340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  20604954992                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              694269                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1678                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            688118                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 52                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                52                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         694270                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2078439                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2078439                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2078439                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     44543936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     44543936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 44543936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             694322                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   694322    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               694322                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1500348296                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         3672926137                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1384118                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       689796                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            1562543                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         3568                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           21                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2247857                       # Transaction distribution (Count)
system.tol2bus.transDist::HardPFReq            429894                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                69                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               69                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            488                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1562056                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          996                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4685351                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                4686347                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    100096960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               100129472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1120218                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    107392                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2682831                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000655                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.025590                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2681073     99.93%     99.93% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1758      0.07%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2682831                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  21488031000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3298446891                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1461999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        4686375999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3123735                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1561122                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1758                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1758                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
