# Copyright (C) 2025  Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Altera and sold by Altera or its authorized distributors.  Please
# refer to the Altera Software License Subscription Agreements 
# on the Quartus Prime software download page.

# Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
# File: C:\Users\Ianwa\Documents\My_Data\Quartus_Test\DDLab\week11\main.tcl
# Generated on: Wed Nov 19 14:03:44 2025

package require ::quartus::project

set_location_assignment PIN_P11 -to clk
set_location_assignment PIN_D12 -to enable
set_location_assignment PIN_C11 -to up_down
set_location_assignment PIN_C10 -to rst
set_location_assignment PIN_C14 -to out[0]
set_location_assignment PIN_E15 -to out[1]
set_location_assignment PIN_C15 -to out[2]
set_location_assignment PIN_C16 -to out[3]
set_location_assignment PIN_E16 -to out[4]
set_location_assignment PIN_D17 -to out[5]
set_location_assignment PIN_C17 -to out[6]
