(pcb "E:\A-Max\A-Max MacInterface redone\Kicad files\A-Max.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  160483 -131693  116483 -131693  116468 -77693  160468 -77693
            160483 -131693)
    )
    (keepout "" (polygon F.Cu 0  176468 -131693  160468 -131693  160468 -77693  176468 -77693
            176468 -131693))
    (keepout "" (polygon B.Cu 0  176468 -131693  160468 -131693  160468 -77693  176468 -77693
            176468 -131693))
    (keepout "" (polygon F.Cu 0  116468 -131693  102688 -131693  102688 -77693  116468 -77693
            116468 -131693))
    (keepout "" (polygon B.Cu 0  116468 -131693  102688 -131693  102688 -77693  116468 -77693
            116468 -131693))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm
      (place C2 144658 -116343 front 0 (PN 100nF))
      (place C1 129578 -118833 front 0 (PN 100nF))
    )
    (component MountingHole:MountingHole_3.2mm_M3_DIN965
      (place Hole2 157000 -128000 front 0 (PN MountingHole_3.2mm_M3_DIN965))
      (place Hole1 120000 -128000 front 0 (PN MountingHole_3.2mm_M3_DIN965))
    )
    (component "A-Max:DSUB-23_Female_EdgeMount_P2.77mm"
      (place J1 118444 -104700 front 270 (PN DB23F))
    )
    (component "A-Max:DSUB-23_Male_EdgeMount_P2.77mm"
      (place J3 158500 -104900 front 90 (PN DB23M))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D1 149568 -125893 front 180 (PN 1N4148))
      (place D2 149568 -121993 front 180 (PN 1N4148))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R460 127151 -125511 front 0 (PN R1))
    )
    (component "Connector_IDC:IDC-Header_2x10_P2.54mm_Vertical"
      (place J2 149800 -83193 front 270 (PN Conn_02x10_Odd_Even_MountingPin))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U2 149757 -112684 front 180 (PN 74LS393))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U1 134674 -115168 front 180 (PN 74LS139))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm
      (outline (path signal 100  -450 1050  -450 -1050))
      (outline (path signal 100  -450 -1050  2950 -1050))
      (outline (path signal 100  2950 -1050  2950 1050))
      (outline (path signal 100  2950 1050  -450 1050))
      (outline (path signal 120  -570 1170  3070 1170))
      (outline (path signal 120  -570 -1170  3070 -1170))
      (outline (path signal 120  -570 1170  -570 925))
      (outline (path signal 120  -570 -925  -570 -1170))
      (outline (path signal 120  3070 1170  3070 925))
      (outline (path signal 120  3070 -925  3070 -1170))
      (outline (path signal 50  -1050 1300  -1050 -1300))
      (outline (path signal 50  -1050 -1300  3550 -1300))
      (outline (path signal 50  3550 -1300  3550 1300))
      (outline (path signal 50  3550 1300  -1050 1300))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3_DIN965
      (outline (path signal 150  2800 0  2718.64 -670.084  2479.28 -1301.22  2095.83 -1856.74
            1590.58 -2304.36  992.894 -2618.05  337.503 -2779.59  -337.503 -2779.59
            -992.894 -2618.05  -1590.58 -2304.36  -2095.83 -1856.74  -2479.28 -1301.22
            -2718.64 -670.084  -2800 0  -2718.64 670.084  -2479.28 1301.22
            -2095.83 1856.74  -1590.58 2304.36  -992.894 2618.05  -337.503 2779.59
            337.503 2779.59  992.894 2618.05  1590.58 2304.36  2095.83 1856.74
            2479.28 1301.22  2718.64 670.084  2800 0))
      (outline (path signal 50  3050 0  2967.79 -703.378  2725.58 -1368.84  2336.44 -1960.5
            1821.33 -2446.48  1208.04 -2800.56  529.627 -3003.66  -177.342 -3044.84
            -874.75 -2921.87  -1525 -2641.38  -2093.04 -2218.49  -2548.24 -1676
            -2866.06 -1043.16  -3029.38 -354.083  -3029.38 354.083  -2866.06 1043.16
            -2548.24 1676  -2093.04 2218.49  -1525 2641.38  -874.75 2921.87
            -177.342 3044.84  529.627 3003.66  1208.04 2800.56  1821.33 2446.48
            2336.44 1960.5  2725.58 1368.84  2967.79 703.378  3050 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image "A-Max:DSUB-23_Female_EdgeMount_P2.77mm"
      (outline (path signal 100  14774 910  14774 -1990))
      (outline (path signal 100  14774 -1990  15974 -1990))
      (outline (path signal 100  15974 -1990  15974 910))
      (outline (path signal 100  15974 910  14774 910))
      (outline (path signal 100  12004 910  12004 -1990))
      (outline (path signal 100  12004 -1990  13204 -1990))
      (outline (path signal 100  13204 -1990  13204 910))
      (outline (path signal 100  13204 910  12004 910))
      (outline (path signal 100  9234 910  9234 -1990))
      (outline (path signal 100  9234 -1990  10434 -1990))
      (outline (path signal 100  10434 -1990  10434 910))
      (outline (path signal 100  10434 910  9234 910))
      (outline (path signal 100  6464 910  6464 -1990))
      (outline (path signal 100  6464 -1990  7664 -1990))
      (outline (path signal 100  7664 -1990  7664 910))
      (outline (path signal 100  7664 910  6464 910))
      (outline (path signal 100  3694 910  3694 -1990))
      (outline (path signal 100  3694 -1990  4894 -1990))
      (outline (path signal 100  4894 -1990  4894 910))
      (outline (path signal 100  4894 910  3694 910))
      (outline (path signal 100  924 910  924 -1990))
      (outline (path signal 100  924 -1990  2124 -1990))
      (outline (path signal 100  2124 -1990  2124 910))
      (outline (path signal 100  2124 910  924 910))
      (outline (path signal 100  -1846 910  -1846 -1990))
      (outline (path signal 100  -1846 -1990  -646 -1990))
      (outline (path signal 100  -646 -1990  -646 910))
      (outline (path signal 100  -646 910  -1846 910))
      (outline (path signal 100  -4616 910  -4616 -1990))
      (outline (path signal 100  -4616 -1990  -3416 -1990))
      (outline (path signal 100  -3416 -1990  -3416 910))
      (outline (path signal 100  -3416 910  -4616 910))
      (outline (path signal 100  -7386 910  -7386 -1990))
      (outline (path signal 100  -7386 -1990  -6186 -1990))
      (outline (path signal 100  -6186 -1990  -6186 910))
      (outline (path signal 100  -6186 910  -7386 910))
      (outline (path signal 100  -10156 910  -10156 -1990))
      (outline (path signal 100  -10156 -1990  -8956 -1990))
      (outline (path signal 100  -8956 -1990  -8956 910))
      (outline (path signal 100  -8956 910  -10156 910))
      (outline (path signal 100  -12926 910  -12926 -1990))
      (outline (path signal 100  -12926 -1990  -11726 -1990))
      (outline (path signal 100  -11726 -1990  -11726 910))
      (outline (path signal 100  -11726 910  -12926 910))
      (outline (path signal 100  -15696 910  -15696 -1990))
      (outline (path signal 100  -15696 -1990  -14496 -1990))
      (outline (path signal 100  -14496 -1990  -14496 910))
      (outline (path signal 100  -14496 910  -15696 910))
      (outline (path signal 100  16159 910  16159 -1990))
      (outline (path signal 100  16159 -1990  17359 -1990))
      (outline (path signal 100  17359 -1990  17359 910))
      (outline (path signal 100  17359 910  16159 910))
      (outline (path signal 100  13389 910  13389 -1990))
      (outline (path signal 100  13389 -1990  14589 -1990))
      (outline (path signal 100  14589 -1990  14589 910))
      (outline (path signal 100  14589 910  13389 910))
      (outline (path signal 100  10619 910  10619 -1990))
      (outline (path signal 100  10619 -1990  11819 -1990))
      (outline (path signal 100  11819 -1990  11819 910))
      (outline (path signal 100  11819 910  10619 910))
      (outline (path signal 100  7849 910  7849 -1990))
      (outline (path signal 100  7849 -1990  9049 -1990))
      (outline (path signal 100  9049 -1990  9049 910))
      (outline (path signal 100  9049 910  7849 910))
      (outline (path signal 100  5079 910  5079 -1990))
      (outline (path signal 100  5079 -1990  6279 -1990))
      (outline (path signal 100  6279 -1990  6279 910))
      (outline (path signal 100  6279 910  5079 910))
      (outline (path signal 100  2309 910  2309 -1990))
      (outline (path signal 100  2309 -1990  3509 -1990))
      (outline (path signal 100  3509 -1990  3509 910))
      (outline (path signal 100  3509 910  2309 910))
      (outline (path signal 100  -461 910  -461 -1990))
      (outline (path signal 100  -461 -1990  739 -1990))
      (outline (path signal 100  739 -1990  739 910))
      (outline (path signal 100  739 910  -461 910))
      (outline (path signal 100  -3231 910  -3231 -1990))
      (outline (path signal 100  -3231 -1990  -2031 -1990))
      (outline (path signal 100  -2031 -1990  -2031 910))
      (outline (path signal 100  -2031 910  -3231 910))
      (outline (path signal 100  -6001 910  -6001 -1990))
      (outline (path signal 100  -6001 -1990  -4801 -1990))
      (outline (path signal 100  -4801 -1990  -4801 910))
      (outline (path signal 100  -4801 910  -6001 910))
      (outline (path signal 100  -8771 910  -8771 -1990))
      (outline (path signal 100  -8771 -1990  -7571 -1990))
      (outline (path signal 100  -7571 -1990  -7571 910))
      (outline (path signal 100  -7571 910  -8771 910))
      (outline (path signal 100  -11541 910  -11541 -1990))
      (outline (path signal 100  -11541 -1990  -10341 -1990))
      (outline (path signal 100  -10341 -1990  -10341 910))
      (outline (path signal 100  -10341 910  -11541 910))
      (outline (path signal 100  -14311 910  -14311 -1990))
      (outline (path signal 100  -14311 -1990  -13111 -1990))
      (outline (path signal 100  -13111 -1990  -13111 910))
      (outline (path signal 100  -13111 910  -14311 910))
      (outline (path signal 100  -17026 -1990  -17026 -4790))
      (outline (path signal 100  -17026 -4790  18280 -4790))
      (outline (path signal 100  17280 -4790  17280 -1990))
      (outline (path signal 100  17280 -1990  -17026 -1990))
      (outline (path signal 100  -18026 -4790  -18026 -9290))
      (outline (path signal 100  -18026 -9290  21074 -9290))
      (outline (path signal 100  18280 -9290  18280 -4790))
      (outline (path signal 100  18280 -4790  -18026 -4790))
      (outline (path signal 100  -25026 -9290  -25026 -9690))
      (outline (path signal 100  -25026 -9690  25280 -9690))
      (outline (path signal 100  25280 -9690  25280 -9290))
      (outline (path signal 100  25280 -9290  -25026 -9290))
      (outline (path signal 100  -17626 -9690  -17626 -15860))
      (outline (path signal 100  -17626 -15860  17880 -15860))
      (outline (path signal 100  17880 -15860  17880 -9690))
      (outline (path signal 100  20674 -9690  -17626 -9690))
      (outline (path signal 50  -16526 2250  16780 2250))
      (outline (path signal 50  16780 2250  16780 -1500))
      (outline (path signal 50  16780 -1500  17780 -1500))
      (outline (path signal 50  17780 -1500  17780 -4300))
      (outline (path signal 50  17780 -4300  18780 -4300))
      (outline (path signal 50  18780 -4300  18780 -8800))
      (outline (path signal 50  18780 -8800  25780 -8800))
      (outline (path signal 50  25780 -8800  25780 -10200))
      (outline (path signal 50  25780 -10200  18380 -10200))
      (outline (path signal 50  18380 -10200  18380 -16400))
      (outline (path signal 50  18380 -16400  -18126 -16400))
      (outline (path signal 50  -18126 -16400  -18126 -10200))
      (outline (path signal 50  -18126 -10200  -25654 -10200))
      (outline (path signal 50  -25654 -10200  -25654 -8800))
      (outline (path signal 50  -25654 -8800  -18526 -8800))
      (outline (path signal 50  -18526 -8800  -18526 -4300))
      (outline (path signal 50  -18526 -4300  -17526 -4300))
      (outline (path signal 50  -17526 -4300  -17526 -1500))
      (outline (path signal 50  -17526 -1500  -16526 -1500))
      (outline (path signal 50  -16526 -1500  -16526 2250))
      (outline (path signal 120  16533.3 -2032  16533.3 2000))
      (outline (path signal 120  16533.3 2000  -16279.3 2000))
      (outline (path signal 120  -16279.3 2000  -16279.3 -2032))
      (outline (path signal 50  -25026 -1990  25400 -1990))
      (pin Rect[B]Pad_1846.67x3480_um 23 -13759 0)
      (pin Rect[B]Pad_1846.67x3480_um 22 -10989 0)
      (pin Rect[B]Pad_1846.67x3480_um 21 -8219 0)
      (pin Rect[B]Pad_1846.67x3480_um 20 -5449 0)
      (pin Rect[B]Pad_1846.67x3480_um 19 -2679 0)
      (pin Rect[B]Pad_1846.67x3480_um 18 91 0)
      (pin Rect[B]Pad_1846.67x3480_um 17 2861 0)
      (pin Rect[B]Pad_1846.67x3480_um 16 5631 0)
      (pin Rect[B]Pad_1846.67x3480_um 15 8401 0)
      (pin Rect[B]Pad_1846.67x3480_um 14 11171 0)
      (pin Rect[B]Pad_1846.67x3480_um 13 13970 0)
      (pin Rect[T]Pad_1846.67x3480_um 12 -15120 0)
      (pin Rect[T]Pad_1846.67x3480_um 11 -12350 0)
      (pin Rect[T]Pad_1846.67x3480_um 10 -9580 0)
      (pin Rect[T]Pad_1846.67x3480_um 9 -6810 0)
      (pin Rect[T]Pad_1846.67x3480_um 8 -4040 0)
      (pin Rect[T]Pad_1846.67x3480_um 7 -1270 0)
      (pin Rect[T]Pad_1846.67x3480_um 6 1500 0)
      (pin Rect[T]Pad_1846.67x3480_um 5 4270 0)
      (pin Rect[T]Pad_1846.67x3480_um 4 7040 0)
      (pin Rect[T]Pad_1846.67x3480_um 3 9810 0)
      (pin Rect[T]Pad_1846.67x3480_um 2 12580 0)
      (pin Rect[T]Pad_1846.67x3480_um 1 15350 0)
    )
    (image "A-Max:DSUB-23_Male_EdgeMount_P2.77mm"
      (outline (path signal 50  -25026 -1990  25400 -2032))
      (outline (path signal 120  -16279.3 2000  -16279.3 -1740))
      (outline (path signal 120  16787.3 2000  -16279.3 2000))
      (outline (path signal 120  16787.3 -1740  16787.3 2000))
      (outline (path signal 50  -16526 -1500  -16526 2250))
      (outline (path signal 50  -17526 -1500  -16526 -1500))
      (outline (path signal 50  -17526 -4300  -17526 -1500))
      (outline (path signal 50  -18526 -4300  -17526 -4300))
      (outline (path signal 50  -18526 -8800  -18526 -4300))
      (outline (path signal 50  -25526 -8800  -18526 -8800))
      (outline (path signal 50  -25526 -10200  -25526 -8800))
      (outline (path signal 50  -18126 -10200  -25526 -10200))
      (outline (path signal 50  -18126 -16200  -18126 -10200))
      (outline (path signal 50  18634 -16200  -18126 -16200))
      (outline (path signal 50  18634 -10200  18634 -16200))
      (outline (path signal 50  26034 -10200  18634 -10200))
      (outline (path signal 50  26034 -8800  26034 -10200))
      (outline (path signal 50  19034 -8800  26034 -8800))
      (outline (path signal 50  19034 -4300  19034 -8800))
      (outline (path signal 50  18034 -4300  19034 -4300))
      (outline (path signal 50  18034 -1500  18034 -4300))
      (outline (path signal 50  17034 -1500  18034 -1500))
      (outline (path signal 50  17034 2250  17034 -1500))
      (outline (path signal 50  -16526 2250  17034 2250))
      (outline (path signal 100  20674 -9690  -17626 -9690))
      (outline (path signal 100  18134 -15690  18134 -9690))
      (outline (path signal 100  -17626 -15690  18134 -15690))
      (outline (path signal 100  -17626 -9690  -17626 -15690))
      (outline (path signal 100  25534 -9290  -25026 -9290))
      (outline (path signal 100  25534 -9690  25534 -9290))
      (outline (path signal 100  -25026 -9690  25534 -9690))
      (outline (path signal 100  -25026 -9290  -25026 -9690))
      (outline (path signal 100  18534 -4790  -18026 -4790))
      (outline (path signal 100  18534 -9290  18534 -4790))
      (outline (path signal 100  -18026 -9290  21074 -9290))
      (outline (path signal 100  -18026 -4790  -18026 -9290))
      (outline (path signal 100  17534 -1990  -17026 -1990))
      (outline (path signal 100  17534 -4790  17534 -1990))
      (outline (path signal 100  -17026 -4790  18534 -4790))
      (outline (path signal 100  -17026 -1990  -17026 -4790))
      (outline (path signal 100  17359 910  16159 910))
      (outline (path signal 100  16159 -1990  17359 -1990))
      (outline (path signal 100  16159 910  16159 -1990))
      (outline (path signal 100  14589 910  13389 910))
      (outline (path signal 100  14589 -1990  14589 910))
      (outline (path signal 100  13389 -1990  14589 -1990))
      (outline (path signal 100  13389 910  13389 -1990))
      (outline (path signal 100  11819 910  10619 910))
      (outline (path signal 100  11819 -1990  11819 910))
      (outline (path signal 100  10619 -1990  11819 -1990))
      (outline (path signal 100  10619 910  10619 -1990))
      (outline (path signal 100  9049 910  7849 910))
      (outline (path signal 100  9049 -1990  9049 910))
      (outline (path signal 100  7849 -1990  9049 -1990))
      (outline (path signal 100  7849 910  7849 -1990))
      (outline (path signal 100  6279 910  5079 910))
      (outline (path signal 100  6279 -1990  6279 910))
      (outline (path signal 100  5079 -1990  6279 -1990))
      (outline (path signal 100  5079 910  5079 -1990))
      (outline (path signal 100  3509 910  2309 910))
      (outline (path signal 100  3509 -1990  3509 910))
      (outline (path signal 100  2309 -1990  3509 -1990))
      (outline (path signal 100  2309 910  2309 -1990))
      (outline (path signal 100  739 910  -461 910))
      (outline (path signal 100  739 -1990  739 910))
      (outline (path signal 100  -461 -1990  739 -1990))
      (outline (path signal 100  -461 910  -461 -1990))
      (outline (path signal 100  -2031 910  -3231 910))
      (outline (path signal 100  -2031 -1990  -2031 910))
      (outline (path signal 100  -3231 -1990  -2031 -1990))
      (outline (path signal 100  -3231 910  -3231 -1990))
      (outline (path signal 100  -4801 910  -6001 910))
      (outline (path signal 100  -4801 -1990  -4801 910))
      (outline (path signal 100  -6001 -1990  -4801 -1990))
      (outline (path signal 100  -6001 910  -6001 -1990))
      (outline (path signal 100  -7571 910  -8771 910))
      (outline (path signal 100  -7571 -1990  -7571 910))
      (outline (path signal 100  -8771 -1990  -7571 -1990))
      (outline (path signal 100  -8771 910  -8771 -1990))
      (outline (path signal 100  -10341 910  -11541 910))
      (outline (path signal 100  -10341 -1990  -10341 910))
      (outline (path signal 100  -11541 -1990  -10341 -1990))
      (outline (path signal 100  -11541 910  -11541 -1990))
      (outline (path signal 100  -13111 910  -14311 910))
      (outline (path signal 100  -13111 -1990  -13111 910))
      (outline (path signal 100  -14311 -1990  -13111 -1990))
      (outline (path signal 100  -14311 910  -14311 -1990))
      (outline (path signal 100  15974 910  14774 910))
      (outline (path signal 100  15974 -1990  15974 910))
      (outline (path signal 100  14774 -1990  15974 -1990))
      (outline (path signal 100  14774 910  14774 -1990))
      (outline (path signal 100  13204 910  12004 910))
      (outline (path signal 100  13204 -1990  13204 910))
      (outline (path signal 100  12004 -1990  13204 -1990))
      (outline (path signal 100  12004 910  12004 -1990))
      (outline (path signal 100  10434 910  9234 910))
      (outline (path signal 100  10434 -1990  10434 910))
      (outline (path signal 100  9234 -1990  10434 -1990))
      (outline (path signal 100  9234 910  9234 -1990))
      (outline (path signal 100  7664 910  6464 910))
      (outline (path signal 100  7664 -1990  7664 910))
      (outline (path signal 100  6464 -1990  7664 -1990))
      (outline (path signal 100  6464 910  6464 -1990))
      (outline (path signal 100  4894 910  3694 910))
      (outline (path signal 100  4894 -1990  4894 910))
      (outline (path signal 100  3694 -1990  4894 -1990))
      (outline (path signal 100  3694 910  3694 -1990))
      (outline (path signal 100  2124 910  924 910))
      (outline (path signal 100  2124 -1990  2124 910))
      (outline (path signal 100  924 -1990  2124 -1990))
      (outline (path signal 100  924 910  924 -1990))
      (outline (path signal 100  -646 910  -1846 910))
      (outline (path signal 100  -646 -1990  -646 910))
      (outline (path signal 100  -1846 -1990  -646 -1990))
      (outline (path signal 100  -1846 910  -1846 -1990))
      (outline (path signal 100  -3416 910  -4616 910))
      (outline (path signal 100  -3416 -1990  -3416 910))
      (outline (path signal 100  -4616 -1990  -3416 -1990))
      (outline (path signal 100  -4616 910  -4616 -1990))
      (outline (path signal 100  -6186 910  -7386 910))
      (outline (path signal 100  -6186 -1990  -6186 910))
      (outline (path signal 100  -7386 -1990  -6186 -1990))
      (outline (path signal 100  -7386 910  -7386 -1990))
      (outline (path signal 100  -8956 910  -10156 910))
      (outline (path signal 100  -8956 -1990  -8956 910))
      (outline (path signal 100  -10156 -1990  -8956 -1990))
      (outline (path signal 100  -10156 910  -10156 -1990))
      (outline (path signal 100  -11726 910  -12926 910))
      (outline (path signal 100  -11726 -1990  -11726 910))
      (outline (path signal 100  -12926 -1990  -11726 -1990))
      (outline (path signal 100  -12926 910  -12926 -1990))
      (outline (path signal 100  -14496 910  -15696 910))
      (outline (path signal 100  -14496 -1990  -14496 910))
      (outline (path signal 100  -15696 -1990  -14496 -1990))
      (outline (path signal 100  -15696 910  -15696 -1990))
      (pin Rect[B]Pad_1846.67x3480_um 13 -13711 0)
      (pin Rect[T]Pad_1846.67x3480_um 1 -15096 0)
      (pin Rect[T]Pad_1846.67x3480_um 2 -12326 0)
      (pin Rect[T]Pad_1846.67x3480_um 3 -9556 0)
      (pin Rect[T]Pad_1846.67x3480_um 4 -6786 0)
      (pin Rect[T]Pad_1846.67x3480_um 5 -4016 0)
      (pin Rect[T]Pad_1846.67x3480_um 6 -1246 0)
      (pin Rect[T]Pad_1846.67x3480_um 7 1524 0)
      (pin Rect[T]Pad_1846.67x3480_um 8 4294 0)
      (pin Rect[T]Pad_1846.67x3480_um 9 7064 0)
      (pin Rect[T]Pad_1846.67x3480_um 10 9834 0)
      (pin Rect[T]Pad_1846.67x3480_um 11 12604 0)
      (pin Rect[T]Pad_1846.67x3480_um 12 15374 0)
      (pin Rect[B]Pad_1846.67x3480_um 14 -11171 0)
      (pin Rect[B]Pad_1846.67x3480_um 15 -8401 0)
      (pin Rect[B]Pad_1846.67x3480_um 16 -5631 0)
      (pin Rect[B]Pad_1846.67x3480_um 17 -2861 0)
      (pin Rect[B]Pad_1846.67x3480_um 18 -91 0)
      (pin Rect[B]Pad_1846.67x3480_um 19 2679 0)
      (pin Rect[B]Pad_1846.67x3480_um 20 5449 0)
      (pin Rect[B]Pad_1846.67x3480_um 21 8219 0)
      (pin Rect[B]Pad_1846.67x3480_um 22 10989 0)
      (pin Rect[B]Pad_1846.67x3480_um 23 13759 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  8670 1250  -1050 1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "Connector_IDC:IDC-Header_2x10_P2.54mm_Vertical"
      (outline (path signal 100  -3180 4100  -2180 5100))
      (outline (path signal 100  -2180 5100  5720 5100))
      (outline (path signal 100  5720 5100  5720 -27960))
      (outline (path signal 100  5720 -27960  -3180 -27960))
      (outline (path signal 100  -3180 -27960  -3180 4100))
      (outline (path signal 100  -3180 -9380  -1980 -9380))
      (outline (path signal 100  -1980 -9380  -1980 3910))
      (outline (path signal 100  -1980 3910  4520 3910))
      (outline (path signal 100  4520 3910  4520 -26770))
      (outline (path signal 100  4520 -26770  -1980 -26770))
      (outline (path signal 100  -1980 -26770  -1980 -13480))
      (outline (path signal 100  -1980 -13480  -1980 -13480))
      (outline (path signal 100  -1980 -13480  -3180 -13480))
      (outline (path signal 120  -3290 5210  5830 5210))
      (outline (path signal 120  5830 5210  5830 -28070))
      (outline (path signal 120  5830 -28070  -3290 -28070))
      (outline (path signal 120  -3290 -28070  -3290 5210))
      (outline (path signal 120  -3290 -9380  -1980 -9380))
      (outline (path signal 120  -1980 -9380  -1980 3910))
      (outline (path signal 120  -1980 3910  4520 3910))
      (outline (path signal 120  4520 3910  4520 -26770))
      (outline (path signal 120  4520 -26770  -1980 -26770))
      (outline (path signal 120  -1980 -26770  -1980 -13480))
      (outline (path signal 120  -1980 -13480  -1980 -13480))
      (outline (path signal 120  -1980 -13480  -3290 -13480))
      (outline (path signal 120  -3680 0  -4680 500))
      (outline (path signal 120  -4680 500  -4680 -500))
      (outline (path signal 120  -4680 -500  -3680 0))
      (outline (path signal 50  -3680 5600  -3680 -28460))
      (outline (path signal 50  -3680 -28460  6220 -28460))
      (outline (path signal 50  6220 -28460  6220 5600))
      (outline (path signal 50  6220 5600  -3680 5600))
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin RoundRect[A]Pad_1700x1700_250.951_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um
      (shape (polygon F.Cu 0  643.577 847.138  685.83 835.817  725.475 817.33  761.308 792.24
            792.24 761.308  817.33 725.476  835.817 685.83  847.138 643.577
            850.951 600  850.951 -600  847.138 -643.577  835.817 -685.83
            817.33 -725.475  792.24 -761.308  761.308 -792.24  725.476 -817.33
            685.83 -835.817  643.577 -847.138  600 -850.951  -600 -850.951
            -643.577 -847.138  -685.83 -835.817  -725.475 -817.33  -761.308 -792.24
            -792.24 -761.308  -817.33 -725.476  -835.817 -685.83  -847.138 -643.577
            -850.951 -600  -850.951 600  -847.138 643.577  -835.817 685.83
            -817.33 725.475  -792.24 761.308  -761.308 792.24  -725.476 817.33
            -685.83 835.817  -643.577 847.138  -600 850.951  600 850.951
            643.577 847.138))
      (shape (polygon B.Cu 0  643.577 847.138  685.83 835.817  725.475 817.33  761.308 792.24
            792.24 761.308  817.33 725.476  835.817 685.83  847.138 643.577
            850.951 600  850.951 -600  847.138 -643.577  835.817 -685.83
            817.33 -725.475  792.24 -761.308  761.308 -792.24  725.476 -817.33
            685.83 -835.817  643.577 -847.138  600 -850.951  -600 -850.951
            -643.577 -847.138  -685.83 -835.817  -725.475 -817.33  -761.308 -792.24
            -792.24 -761.308  -817.33 -725.476  -835.817 -685.83  -847.138 -643.577
            -850.951 -600  -850.951 600  -847.138 643.577  -835.817 685.83
            -817.33 725.475  -792.24 761.308  -761.308 792.24  -725.476 817.33
            -685.83 835.817  -643.577 847.138  -600 850.951  600 850.951
            643.577 847.138))
      (attach off)
    )
    (padstack Rect[B]Pad_1846.67x3480_um
      (shape (rect B.Cu -923.333 -1740 923.333 1740))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[T]Pad_1846.67x3480_um
      (shape (rect F.Cu -923.333 -1740 923.333 1740))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C2-1 C1-1 J1-12 J1-8 J3-8 J3-12 J2-11 U2-14 U1-16 U1-14)
    )
    (net GND
      (pins C2-2 C1-2 J1-7 J1-6 J1-5 J1-4 J1-3 J3-3 J3-4 J3-5 J3-6 J3-7 R460-2 J2-7
        J2-5 J2-3 J2-1 U2-7 U1-8 U1-15 U1-3 U1-1)
    )
    (net +12V
      (pins J1-23 J3-23 J2-15 J2-13)
    )
    (net _INDEX
      (pins J1-22 J3-22)
    )
    (net _SEL1
      (pins J3-21 U1-13)
    )
    (net _SEL3
      (pins J1-9 J3-20)
    )
    (net DIR
      (pins J1-19 J3-19 J2-4 U2-2)
    )
    (net _STEP
      (pins J1-18 J3-18 J2-2)
    )
    (net _DKWD
      (pins J1-17 J3-17 U2-1)
    )
    (net _DKWE
      (pins J1-16 J3-16 J2-10)
    )
    (net _TKO
      (pins J1-15 J3-15 J2-12)
    )
    (net _WPRO
      (pins J1-14 J3-14 J2-8)
    )
    (net _SIDE
      (pins J1-13 J3-13 J2-6)
    )
    (net _CHNG
      (pins J1-11 J3-11)
    )
    (net _DRES
      (pins J1-10 J3-10)
    )
    (net _SEL2
      (pins J1-21 J3-9 R460-1)
    )
    (net /_DKRD
      (pins J1-2 J3-2 D2-1)
    )
    (net /_RDY
      (pins J1-1 J3-1 D1-1)
    )
    (net WR
      (pins J2-18 U2-3)
    )
    (net RD
      (pins J2-16 U1-2)
    )
    (net _Enbl2
      (pins J2-14 U1-12)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 D2-2 U1-4)
    )
    (net "Net-(J1-Pad20)"
      (pins J1-20)
    )
    (net "Net-(J2-Pad20)"
      (pins J2-20)
    )
    (net "Net-(J2-Pad19)"
      (pins J2-19)
    )
    (net "Net-(J2-Pad17)"
      (pins J2-17)
    )
    (net "Net-(J2-Pad9)"
      (pins J2-9)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U2-Pad13)"
      (pins U2-13)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11)
    )
    (net "Net-(U2-Pad4)"
      (pins U2-4)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10)
    )
    (net "Net-(U2-Pad9)"
      (pins U2-9)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8)
    )
    (class kicad_default "" /_DKRD /_RDY DIR "Net-(D1-Pad2)" "Net-(J1-Pad20)"
      "Net-(J2-Pad17)" "Net-(J2-Pad19)" "Net-(J2-Pad20)" "Net-(J2-Pad9)" "Net-(U1-Pad10)"
      "Net-(U1-Pad11)" "Net-(U1-Pad5)" "Net-(U1-Pad6)" "Net-(U1-Pad7)" "Net-(U1-Pad9)"
      "Net-(U2-Pad10)" "Net-(U2-Pad11)" "Net-(U2-Pad12)" "Net-(U2-Pad13)"
      "Net-(U2-Pad4)" "Net-(U2-Pad5)" "Net-(U2-Pad6)" "Net-(U2-Pad8)" "Net-(U2-Pad9)"
      RD WR _CHNG _DKWD _DKWE _DRES _Enbl2 _INDEX _SEL1 _SEL2 _SEL3 _SIDE
      _STEP _TKO _WPRO
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +12V +5V GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1200)
        (clearance 400.1)
      )
    )
  )
  (wiring
  )
)
