
.. contents:: ğŸ“‘ Quick Navigation
   :depth: 2
   :local:


**Fault Tolerance Cheat Sheet**  
focused on **software architecture** and **software engineering** level techniques  
â­ (oriented toward safety-critical / high-availability embedded & real-time systems â€“ automotive ADAS, avionics, industrial, medical, rail â€“ 2025â€“2026 practice)

ğŸ“Œ 1. Fault Tolerance Goals & Categories

Goal                          | Typical Safety Integrity Level | Typical MTTF / FIT target | Typical Downtime target
------------------------------|--------------------------------|----------------------------|-------------------------
Fail-Safe                     | ASIL B / SIL 2 / DAL C         | 10â¶ â€“ 10â· h                | seconds to minutes
Fail-Operational (single fault)| ASIL Câ€“D / SIL 3â€“4 / DAL Aâ€“B   | 10â¸ â€“ 10â¹ h                | < 100â€“500 ms
Fault-Tolerant (multiple faults)| ASIL D decomposed / DAL A     | > 10â¹ h                    | continuous

ğŸ“Œ 2. Core Fault Tolerance Strategies at SW Level

Strategy                          | Faults Covered                     | Redundancy Type          | Typical Implementation Cost | Typical ASIL / DAL Target
----------------------------------|------------------------------------|---------------------------|------------------------------|---------------------------
**1oo2 / 1oo2D**                  | Single random / transient faults   | Homogeneous + diagnostic  | Medium                       | ASIL Bâ€“C
**2oo2**                          | Single fault (no false negative)   | Homogeneous               | Medium                       | ASIL Bâ€“C (with monitoring)
**1oo2D + diverse**               | Single + common-cause faults       | Diverse                   | High                         | ASIL Câ€“D
**N-version programming**         | Design & implementation faults     | Diverse (3+ versions)     | Very high                    | ASIL D / DAL A (rare)
**Recovery blocks**               | Transient & design faults          | Primary + alternates      | High                         | ASIL Câ€“D
**Acceptance / plausibility test**| Transient, sensor, SW faults       | No redundancy             | Lowâ€“Medium                   | ASIL Bâ€“C
**Watchdog + reset / failover**   | SW hang, timing faults             | Independent timer         | Low                          | ASIL Aâ€“B
**Temporal & value monitoring**   | Timing violations, out-of-range    | Independent checker       | Medium                       | ASIL Bâ€“D
**Partitioning & freedom from interference** | Cascading faults             | MMU / hypervisor / ARINC 653 | Mediumâ€“High                 | ASIL Bâ€“D

â­ ğŸ›¡ï¸ 3. Most Common Patterns in Safety-Critical SW Architecture (2025â€“2026)

â­ Pattern                               | Description                                                                 | Typical Domain / Level       | Key Techniques / Artifacts
-------------------------------------|-----------------------------------------------------------------------------|-------------------------------|---------------------------
**Primary + Safety Monitor**          | Main channel does control, independent monitor checks plausibility / bounds | ADAS L2+/L3, avionics         | 1oo2D, diverse algorithms, separate core / partition
**Command + Monitor (C&M)**           | Two channels compute same function, compare results                        | Brake-by-wire, steer-by-wire  | Lockstep or diverse 1oo2D
**Triplex / Quad (N-modular redundancy)** | 3 or 4 independent channels vote (2oo3 / 3oo4)                           | Avionics flight control       | N-version + voting middleware
**Degraded Mode / Fail-Safe Ladder**  | Graceful degradation (high â†’ medium â†’ limp-home â†’ safe state)              | Automotive powertrain, ADAS   | State machine + plausibility checks
**Temporal Firewall / Time-Triggered** | Strict time partitioning prevents timing faults propagation               | AUTOSAR Adaptive, ARINC 653   | TT scheduler, ARINC 653 partitions
**Data & Control Flow Monitoring**    | Independent checker validates data ranges, rates, sequences               | Engine control, braking       | Runtime assertions, value + temporal monitors

ğŸ“¡ 4. Software Engineering Techniques for Fault Tolerance

Technique                             | Purpose                                      | When / ASIL Target     | Typical Tools / Standards
-------------------------------------|----------------------------------------------|------------------------|---------------------------
**Defensive programming**             | Prevent propagation of invalid data          | All levels             | Assertions, range checks, CRC
**Design by Contract**                | Explicit pre/post/invariants                 | ASIL Bâ€“D               | Eiffel-style, Frama-C, SPARK
**Memory protection / partitioning**  | Prevent fault propagation                    | ASIL Bâ€“D               | MMU, MPU, hypervisor (Xen, PikeOS)
**Error-correcting codes / CRC / E2E**| Detect / correct transmission errors         | ASIL Bâ€“D               | AUTOSAR E2E Profile 1/5, SOME/IP E2E
**Watchdog timer (independent)**      | Detect SW hang / infinite loop               | ASIL Aâ€“D               | Windowed watchdog + reset
**Software diversity**                | Reduce common cause failures                 | ASIL Câ€“D               | Different compilers, algorithms, teams
**Formal verification**               | Prove absence of certain faults              | ASIL D / DAL A         | SPARK Ada, Frama-C, AstrÃ©e, Coq
**Static analysis with qualification**| Early detection of runtime faults            | ASIL Bâ€“D               | Polyspace, AstrÃ©e, QAC (TCL-2/3)
**Unit test + fault injection**       | Verify robustness against faults             | ASIL Bâ€“D               | VectorCAST, LDRA, Cantata
**Runtime monitoring / health checks**| Detect anomalies during operation            | ASIL Bâ€“D               | Heartbeat, sanity checks, plausibility

ğŸ“š 5. Quick Reference â€“ Fault Tolerance Cost vs Coverage

Technique                        | Cost (effort / compute) | Fault Coverage | Typical ASIL / DAL | Remark
--------------------------------|--------------------------|----------------|---------------------|--------
Defensive programming           | Low                      | Medium         | Aâ€“B                 | Baseline â€“ always use
E2E / CRC protection            | Low                      | High (comm)    | Bâ€“D                 | Mandatory for comm
Watchdog + reset                | Low                      | Medium         | Aâ€“B                 | Almost universal
1oo2D plausibility monitor      | Medium                   | High           | Bâ€“C                 | Most common L2 pattern
Diverse 1oo2D                   | High                     | Very high      | Câ€“D                 | L3 highway / braking
N-version + voting              | Very high                | Very high      | D / DAL A           | Avionics flight control
â­ Formal methods                  | Very high                | Extremely high | D / DAL A           | Critical kernels only

ğŸ›¡ï¸ 6. Quick One-liners (what architects & safety engineers say)

- â€œNo freedom from interference = no decomposition to B(D) or C(D).â€
- â€œPlausibility monitor must be diverse and independent â€” same algorithm does not count.â€
- â€œWatchdog must be independent (different clock source / core).â€
- â€œE2E protection profile 5 is the safest for ASIL D communication.â€
- â€œTemporal monitoring catches more than value monitoring in real-time systems.â€
- â€œSoftware diversity is expensive â€” use it only when common-cause faults are credible.â€
- â€œRuntime assertions are cheap insurance â€” turn them on in production for ASIL C/D.â€

ğŸŸ¢ ğŸŸ¢ Good luck designing fault-tolerant software architecture!  
â­ In 2025â€“2026 the most common realistic pattern in automotive ADAS is still **1oo2D with plausibility monitor + temporal firewall** â€” full N-version or formal proof remains reserved for the most critical kernels (e.g. braking arbitration, L3 fallback manager).

================================================================================

**Last updated:** January 2026

================================================================================

**Last updated:** January 2026

================================================================================

**Last updated:** January 2026
