// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _update_knn_HH_
#define _update_knn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "popcount.h"
#include "DigitRec_mux_305_bkb.h"
#include "DigitRec_mux_325_cud.h"

namespace ap_rtl {

struct update_knn : public sc_module {
    // Port declarations 96
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<256> > test_inst_V;
    sc_in< sc_lv<256> > train_inst_V;
    sc_in< sc_lv<32> > min_distances_0_rea_2;
    sc_in< sc_lv<32> > min_distances_0_rea;
    sc_in< sc_lv<32> > min_distances_1_rea_2;
    sc_in< sc_lv<32> > min_distances_1_rea;
    sc_in< sc_lv<32> > min_distances_2_rea_2;
    sc_in< sc_lv<32> > min_distances_2_rea;
    sc_in< sc_lv<32> > min_distances_3_rea_2;
    sc_in< sc_lv<32> > min_distances_3_rea;
    sc_in< sc_lv<32> > min_distances_4_rea_2;
    sc_in< sc_lv<32> > min_distances_4_rea;
    sc_in< sc_lv<32> > min_distances_5_rea_2;
    sc_in< sc_lv<32> > min_distances_5_rea;
    sc_in< sc_lv<32> > min_distances_6_rea_2;
    sc_in< sc_lv<32> > min_distances_6_rea;
    sc_in< sc_lv<32> > min_distances_7_rea_2;
    sc_in< sc_lv<32> > min_distances_7_rea;
    sc_in< sc_lv<32> > min_distances_8_rea_2;
    sc_in< sc_lv<32> > min_distances_8_rea;
    sc_in< sc_lv<32> > min_distances_9_rea_2;
    sc_in< sc_lv<32> > min_distances_9_rea;
    sc_in< sc_lv<32> > min_distances_10_re_2;
    sc_in< sc_lv<32> > min_distances_10_re;
    sc_in< sc_lv<32> > min_distances_11_re_2;
    sc_in< sc_lv<32> > min_distances_11_re;
    sc_in< sc_lv<32> > min_distances_12_re_2;
    sc_in< sc_lv<32> > min_distances_12_re;
    sc_in< sc_lv<32> > min_distances_13_re_2;
    sc_in< sc_lv<32> > min_distances_13_re;
    sc_in< sc_lv<32> > min_distances_14_re_2;
    sc_in< sc_lv<32> > min_distances_14_re;
    sc_in< sc_lv<32> > min_distances_15_re_2;
    sc_in< sc_lv<32> > min_distances_15_re;
    sc_in< sc_lv<32> > min_distances_16_re_2;
    sc_in< sc_lv<32> > min_distances_16_re;
    sc_in< sc_lv<32> > min_distances_17_re_2;
    sc_in< sc_lv<32> > min_distances_17_re;
    sc_in< sc_lv<32> > min_distances_18_re_2;
    sc_in< sc_lv<32> > min_distances_18_re;
    sc_in< sc_lv<32> > min_distances_19_re_2;
    sc_in< sc_lv<32> > min_distances_19_re;
    sc_in< sc_lv<32> > min_distances_20_re_2;
    sc_in< sc_lv<32> > min_distances_20_re;
    sc_in< sc_lv<32> > min_distances_21_re_2;
    sc_in< sc_lv<32> > min_distances_21_re;
    sc_in< sc_lv<32> > min_distances_22_re_2;
    sc_in< sc_lv<32> > min_distances_22_re;
    sc_in< sc_lv<32> > min_distances_23_re_2;
    sc_in< sc_lv<32> > min_distances_23_re;
    sc_in< sc_lv<32> > min_distances_24_re_2;
    sc_in< sc_lv<32> > min_distances_24_re;
    sc_in< sc_lv<32> > min_distances_25_re_2;
    sc_in< sc_lv<32> > min_distances_25_re;
    sc_in< sc_lv<32> > min_distances_26_re_2;
    sc_in< sc_lv<32> > min_distances_26_re;
    sc_in< sc_lv<32> > min_distances_27_re_2;
    sc_in< sc_lv<32> > min_distances_27_re;
    sc_in< sc_lv<32> > min_distances_28_re_2;
    sc_in< sc_lv<32> > min_distances_28_re;
    sc_in< sc_lv<32> > min_distances_29_re_2;
    sc_in< sc_lv<32> > min_distances_29_re;
    sc_in< sc_lv<6> > min_distances_offset;
    sc_out< sc_lv<32> > ap_return_0;
    sc_out< sc_lv<32> > ap_return_1;
    sc_out< sc_lv<32> > ap_return_2;
    sc_out< sc_lv<32> > ap_return_3;
    sc_out< sc_lv<32> > ap_return_4;
    sc_out< sc_lv<32> > ap_return_5;
    sc_out< sc_lv<32> > ap_return_6;
    sc_out< sc_lv<32> > ap_return_7;
    sc_out< sc_lv<32> > ap_return_8;
    sc_out< sc_lv<32> > ap_return_9;
    sc_out< sc_lv<32> > ap_return_10;
    sc_out< sc_lv<32> > ap_return_11;
    sc_out< sc_lv<32> > ap_return_12;
    sc_out< sc_lv<32> > ap_return_13;
    sc_out< sc_lv<32> > ap_return_14;
    sc_out< sc_lv<32> > ap_return_15;
    sc_out< sc_lv<32> > ap_return_16;
    sc_out< sc_lv<32> > ap_return_17;
    sc_out< sc_lv<32> > ap_return_18;
    sc_out< sc_lv<32> > ap_return_19;
    sc_out< sc_lv<32> > ap_return_20;
    sc_out< sc_lv<32> > ap_return_21;
    sc_out< sc_lv<32> > ap_return_22;
    sc_out< sc_lv<32> > ap_return_23;
    sc_out< sc_lv<32> > ap_return_24;
    sc_out< sc_lv<32> > ap_return_25;
    sc_out< sc_lv<32> > ap_return_26;
    sc_out< sc_lv<32> > ap_return_27;
    sc_out< sc_lv<32> > ap_return_28;
    sc_out< sc_lv<32> > ap_return_29;
    sc_in< sc_logic > ap_ce;
    sc_signal< sc_lv<1> > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const1;


    // Module declarations
    update_knn(sc_module_name name);
    SC_HAS_PROCESS(update_knn);

    ~update_knn();

    sc_trace_file* mVcdFile;

    popcount* grp_popcount_fu_808;
    DigitRec_mux_305_bkb<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* DigitRec_mux_305_bkb_U25;
    DigitRec_mux_305_bkb<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* DigitRec_mux_305_bkb_U26;
    DigitRec_mux_305_bkb<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* DigitRec_mux_305_bkb_U27;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U28;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U29;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U30;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U31;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U32;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U33;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U34;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U35;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U36;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U37;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U38;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U39;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U40;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U41;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U42;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U43;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U44;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U45;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U46;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U47;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U48;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U49;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U50;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U51;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U52;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U53;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U54;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U55;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U56;
    DigitRec_mux_325_cud<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,1>* DigitRec_mux_325_cud_U57;
    sc_signal< sc_lv<32> > min_distances_29_re_4_reg_3647;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > min_distances_28_re_4_reg_3653;
    sc_signal< sc_lv<32> > min_distances_27_re_4_reg_3659;
    sc_signal< sc_lv<32> > min_distances_26_re_4_reg_3665;
    sc_signal< sc_lv<32> > min_distances_25_re_4_reg_3671;
    sc_signal< sc_lv<32> > min_distances_24_re_4_reg_3677;
    sc_signal< sc_lv<32> > min_distances_23_re_4_reg_3683;
    sc_signal< sc_lv<32> > min_distances_22_re_4_reg_3689;
    sc_signal< sc_lv<32> > min_distances_21_re_4_reg_3695;
    sc_signal< sc_lv<32> > min_distances_20_re_4_reg_3701;
    sc_signal< sc_lv<32> > min_distances_19_re_4_reg_3707;
    sc_signal< sc_lv<32> > min_distances_18_re_4_reg_3713;
    sc_signal< sc_lv<32> > min_distances_17_re_4_reg_3719;
    sc_signal< sc_lv<32> > min_distances_16_re_4_reg_3725;
    sc_signal< sc_lv<32> > min_distances_15_re_4_reg_3731;
    sc_signal< sc_lv<32> > min_distances_14_re_4_reg_3737;
    sc_signal< sc_lv<32> > min_distances_13_re_4_reg_3743;
    sc_signal< sc_lv<32> > min_distances_12_re_4_reg_3749;
    sc_signal< sc_lv<32> > min_distances_11_re_4_reg_3755;
    sc_signal< sc_lv<32> > min_distances_10_re_4_reg_3761;
    sc_signal< sc_lv<32> > min_distances_9_rea_4_reg_3767;
    sc_signal< sc_lv<32> > min_distances_8_rea_4_reg_3773;
    sc_signal< sc_lv<32> > min_distances_7_rea_4_reg_3779;
    sc_signal< sc_lv<32> > min_distances_6_rea_4_reg_3785;
    sc_signal< sc_lv<32> > min_distances_5_rea_4_reg_3791;
    sc_signal< sc_lv<32> > min_distances_4_rea_4_reg_3797;
    sc_signal< sc_lv<32> > min_distances_3_rea_4_reg_3803;
    sc_signal< sc_lv<32> > min_distances_2_rea_4_reg_3809;
    sc_signal< sc_lv<32> > min_distances_1_rea_4_reg_3815;
    sc_signal< sc_lv<32> > min_distances_0_rea_4_reg_3821;
    sc_signal< sc_lv<5> > trunc_ln43_fu_820_p1;
    sc_signal< sc_lv<5> > trunc_ln43_reg_3827;
    sc_signal< sc_lv<1> > icmp_ln43_fu_894_p2;
    sc_signal< sc_lv<1> > icmp_ln43_reg_3832;
    sc_signal< sc_lv<1> > icmp_ln43_1_fu_984_p2;
    sc_signal< sc_lv<1> > icmp_ln43_1_reg_3837;
    sc_signal< sc_lv<32> > select_ln43_2_fu_990_p3;
    sc_signal< sc_lv<32> > select_ln43_2_reg_3842;
    sc_signal< sc_lv<32> > tmp_2_fu_1004_p32;
    sc_signal< sc_lv<32> > tmp_2_reg_3848;
    sc_signal< sc_lv<256> > grp_popcount_fu_808_x_V;
    sc_signal< sc_lv<9> > grp_popcount_fu_808_ap_return;
    sc_signal< sc_logic > grp_popcount_fu_808_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call64;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call64;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp67;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_phi_fu_541_p4;
    sc_signal< sc_lv<32> > select_ln51_10_fu_3307_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_reg_538;
    sc_signal< sc_lv<1> > icmp_ln50_fu_1116_p2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_1_phi_fu_550_p4;
    sc_signal< sc_lv<32> > select_ln51_11_fu_3315_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_1_reg_547;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_2_phi_fu_559_p4;
    sc_signal< sc_lv<32> > select_ln51_9_fu_3299_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_2_reg_556;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_3_phi_fu_568_p4;
    sc_signal< sc_lv<32> > select_ln51_12_fu_3323_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_3_reg_565;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_4_phi_fu_577_p4;
    sc_signal< sc_lv<32> > select_ln51_13_fu_3331_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_4_reg_574;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_5_phi_fu_586_p4;
    sc_signal< sc_lv<32> > select_ln51_8_fu_3291_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_5_reg_583;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_6_phi_fu_595_p4;
    sc_signal< sc_lv<32> > select_ln51_14_fu_3339_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_6_reg_592;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_7_phi_fu_604_p4;
    sc_signal< sc_lv<32> > select_ln51_15_fu_3347_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_7_reg_601;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_8_phi_fu_613_p4;
    sc_signal< sc_lv<32> > select_ln51_7_fu_3283_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_8_reg_610;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_9_phi_fu_622_p4;
    sc_signal< sc_lv<32> > select_ln51_16_fu_3355_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_9_reg_619;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_10_phi_fu_631_p4;
    sc_signal< sc_lv<32> > select_ln51_17_fu_3363_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_10_reg_628;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_11_phi_fu_640_p4;
    sc_signal< sc_lv<32> > select_ln51_6_fu_3275_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_11_reg_637;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_12_phi_fu_649_p4;
    sc_signal< sc_lv<32> > select_ln51_18_fu_3371_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_12_reg_646;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_13_phi_fu_658_p4;
    sc_signal< sc_lv<32> > select_ln51_19_fu_3379_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_13_reg_655;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_14_phi_fu_667_p4;
    sc_signal< sc_lv<32> > select_ln51_5_fu_3267_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_14_reg_664;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_15_phi_fu_676_p4;
    sc_signal< sc_lv<32> > select_ln51_20_fu_3387_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_15_reg_673;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_16_phi_fu_685_p4;
    sc_signal< sc_lv<32> > select_ln51_21_fu_3395_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_16_reg_682;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_17_phi_fu_694_p4;
    sc_signal< sc_lv<32> > select_ln51_4_fu_3259_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_17_reg_691;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_18_phi_fu_703_p4;
    sc_signal< sc_lv<32> > select_ln51_22_fu_3403_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_18_reg_700;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_19_phi_fu_712_p4;
    sc_signal< sc_lv<32> > select_ln51_23_fu_3411_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_19_reg_709;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_20_phi_fu_721_p4;
    sc_signal< sc_lv<32> > select_ln51_3_fu_3251_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_20_reg_718;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_21_phi_fu_730_p4;
    sc_signal< sc_lv<32> > select_ln51_24_fu_3419_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_21_reg_727;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_22_phi_fu_739_p4;
    sc_signal< sc_lv<32> > select_ln51_25_fu_3427_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_22_reg_736;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_23_phi_fu_748_p4;
    sc_signal< sc_lv<32> > select_ln51_2_fu_3243_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_23_reg_745;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_24_phi_fu_757_p4;
    sc_signal< sc_lv<32> > select_ln51_26_fu_3435_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_24_reg_754;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_25_phi_fu_766_p4;
    sc_signal< sc_lv<32> > select_ln51_27_fu_3443_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_25_reg_763;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_26_phi_fu_775_p4;
    sc_signal< sc_lv<32> > select_ln51_1_fu_3235_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_26_reg_772;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_27_phi_fu_784_p4;
    sc_signal< sc_lv<32> > select_ln51_28_fu_3451_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_27_reg_781;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_28_phi_fu_793_p4;
    sc_signal< sc_lv<32> > select_ln51_29_fu_3459_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_28_reg_790;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln53_29_phi_fu_802_p4;
    sc_signal< sc_lv<32> > select_ln51_fu_3227_p3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln53_29_reg_799;
    sc_signal< sc_lv<32> > tmp_fu_824_p32;
    sc_signal< sc_lv<31> > trunc_ln43_1_fu_890_p1;
    sc_signal< sc_lv<31> > select_ln43_fu_900_p3;
    sc_signal< sc_lv<5> > tmp_1_fu_918_p31;
    sc_signal< sc_lv<32> > tmp_1_fu_918_p32;
    sc_signal< sc_lv<32> > zext_ln43_fu_908_p1;
    sc_signal< sc_lv<5> > tmp_2_fu_1004_p31;
    sc_signal< sc_lv<1> > icmp_ln43_2_fu_1081_p2;
    sc_signal< sc_lv<1> > or_ln43_fu_1099_p2;
    sc_signal< sc_lv<3> > select_ln43_4_fu_1091_p3;
    sc_signal< sc_lv<3> > select_ln43_1_fu_1074_p3;
    sc_signal< sc_lv<3> > select_ln43_5_fu_1104_p3;
    sc_signal< sc_lv<32> > dist_1_fu_1070_p1;
    sc_signal< sc_lv<32> > select_ln43_3_fu_1085_p3;
    sc_signal< sc_lv<5> > zext_ln43_1_fu_1112_p1;
    sc_signal< sc_lv<5> > add_ln51_fu_1122_p2;
    sc_signal< sc_lv<1> > write_flag_fu_1127_p34;
    sc_signal< sc_lv<1> > write_flag4_fu_1337_p34;
    sc_signal< sc_lv<1> > write_flag7_fu_1547_p34;
    sc_signal< sc_lv<1> > write_flag9_fu_1757_p34;
    sc_signal< sc_lv<1> > write_flag12_fu_1967_p34;
    sc_signal< sc_lv<1> > write_flag15_fu_2177_p34;
    sc_signal< sc_lv<1> > write_flag18_fu_2387_p34;
    sc_signal< sc_lv<1> > write_flag21_fu_2597_p34;
    sc_signal< sc_lv<1> > write_flag24_fu_2807_p34;
    sc_signal< sc_lv<1> > write_flag27_fu_3017_p34;
    sc_signal< sc_lv<1> > write_flag29_fu_3157_p34;
    sc_signal< sc_lv<1> > write_flag28_fu_3087_p34;
    sc_signal< sc_lv<1> > write_flag26_fu_2947_p34;
    sc_signal< sc_lv<1> > write_flag25_fu_2877_p34;
    sc_signal< sc_lv<1> > write_flag23_fu_2737_p34;
    sc_signal< sc_lv<1> > write_flag22_fu_2667_p34;
    sc_signal< sc_lv<1> > write_flag20_fu_2527_p34;
    sc_signal< sc_lv<1> > write_flag19_fu_2457_p34;
    sc_signal< sc_lv<1> > write_flag17_fu_2317_p34;
    sc_signal< sc_lv<1> > write_flag16_fu_2247_p34;
    sc_signal< sc_lv<1> > write_flag14_fu_2107_p34;
    sc_signal< sc_lv<1> > write_flag13_fu_2037_p34;
    sc_signal< sc_lv<1> > write_flag11_fu_1897_p34;
    sc_signal< sc_lv<1> > write_flag10_fu_1827_p34;
    sc_signal< sc_lv<1> > write_flag8_fu_1687_p34;
    sc_signal< sc_lv<1> > write_flag6_fu_1617_p34;
    sc_signal< sc_lv<1> > write_flag5_fu_1477_p34;
    sc_signal< sc_lv<1> > write_flag3_fu_1407_p34;
    sc_signal< sc_lv<1> > write_flag2_fu_1267_p34;
    sc_signal< sc_lv<1> > write_flag1_fu_1197_p34;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<32> > ap_return_0_int_reg;
    sc_signal< sc_lv<32> > ap_return_1_int_reg;
    sc_signal< sc_lv<32> > ap_return_2_int_reg;
    sc_signal< sc_lv<32> > ap_return_3_int_reg;
    sc_signal< sc_lv<32> > ap_return_4_int_reg;
    sc_signal< sc_lv<32> > ap_return_5_int_reg;
    sc_signal< sc_lv<32> > ap_return_6_int_reg;
    sc_signal< sc_lv<32> > ap_return_7_int_reg;
    sc_signal< sc_lv<32> > ap_return_8_int_reg;
    sc_signal< sc_lv<32> > ap_return_9_int_reg;
    sc_signal< sc_lv<32> > ap_return_10_int_reg;
    sc_signal< sc_lv<32> > ap_return_11_int_reg;
    sc_signal< sc_lv<32> > ap_return_12_int_reg;
    sc_signal< sc_lv<32> > ap_return_13_int_reg;
    sc_signal< sc_lv<32> > ap_return_14_int_reg;
    sc_signal< sc_lv<32> > ap_return_15_int_reg;
    sc_signal< sc_lv<32> > ap_return_16_int_reg;
    sc_signal< sc_lv<32> > ap_return_17_int_reg;
    sc_signal< sc_lv<32> > ap_return_18_int_reg;
    sc_signal< sc_lv<32> > ap_return_19_int_reg;
    sc_signal< sc_lv<32> > ap_return_20_int_reg;
    sc_signal< sc_lv<32> > ap_return_21_int_reg;
    sc_signal< sc_lv<32> > ap_return_22_int_reg;
    sc_signal< sc_lv<32> > ap_return_23_int_reg;
    sc_signal< sc_lv<32> > ap_return_24_int_reg;
    sc_signal< sc_lv<32> > ap_return_25_int_reg;
    sc_signal< sc_lv<32> > ap_return_26_int_reg;
    sc_signal< sc_lv<32> > ap_return_27_int_reg;
    sc_signal< sc_lv<32> > ap_return_28_int_reg;
    sc_signal< sc_lv<32> > ap_return_29_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln51_fu_1122_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp67();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call64();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call64();
    void thread_ap_phi_mux_phi_ln53_10_phi_fu_631_p4();
    void thread_ap_phi_mux_phi_ln53_11_phi_fu_640_p4();
    void thread_ap_phi_mux_phi_ln53_12_phi_fu_649_p4();
    void thread_ap_phi_mux_phi_ln53_13_phi_fu_658_p4();
    void thread_ap_phi_mux_phi_ln53_14_phi_fu_667_p4();
    void thread_ap_phi_mux_phi_ln53_15_phi_fu_676_p4();
    void thread_ap_phi_mux_phi_ln53_16_phi_fu_685_p4();
    void thread_ap_phi_mux_phi_ln53_17_phi_fu_694_p4();
    void thread_ap_phi_mux_phi_ln53_18_phi_fu_703_p4();
    void thread_ap_phi_mux_phi_ln53_19_phi_fu_712_p4();
    void thread_ap_phi_mux_phi_ln53_1_phi_fu_550_p4();
    void thread_ap_phi_mux_phi_ln53_20_phi_fu_721_p4();
    void thread_ap_phi_mux_phi_ln53_21_phi_fu_730_p4();
    void thread_ap_phi_mux_phi_ln53_22_phi_fu_739_p4();
    void thread_ap_phi_mux_phi_ln53_23_phi_fu_748_p4();
    void thread_ap_phi_mux_phi_ln53_24_phi_fu_757_p4();
    void thread_ap_phi_mux_phi_ln53_25_phi_fu_766_p4();
    void thread_ap_phi_mux_phi_ln53_26_phi_fu_775_p4();
    void thread_ap_phi_mux_phi_ln53_27_phi_fu_784_p4();
    void thread_ap_phi_mux_phi_ln53_28_phi_fu_793_p4();
    void thread_ap_phi_mux_phi_ln53_29_phi_fu_802_p4();
    void thread_ap_phi_mux_phi_ln53_2_phi_fu_559_p4();
    void thread_ap_phi_mux_phi_ln53_3_phi_fu_568_p4();
    void thread_ap_phi_mux_phi_ln53_4_phi_fu_577_p4();
    void thread_ap_phi_mux_phi_ln53_5_phi_fu_586_p4();
    void thread_ap_phi_mux_phi_ln53_6_phi_fu_595_p4();
    void thread_ap_phi_mux_phi_ln53_7_phi_fu_604_p4();
    void thread_ap_phi_mux_phi_ln53_8_phi_fu_613_p4();
    void thread_ap_phi_mux_phi_ln53_9_phi_fu_622_p4();
    void thread_ap_phi_mux_phi_ln53_phi_fu_541_p4();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_10_reg_628();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_11_reg_637();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_12_reg_646();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_13_reg_655();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_14_reg_664();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_15_reg_673();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_16_reg_682();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_17_reg_691();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_18_reg_700();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_19_reg_709();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_1_reg_547();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_20_reg_718();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_21_reg_727();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_22_reg_736();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_23_reg_745();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_24_reg_754();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_25_reg_763();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_26_reg_772();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_27_reg_781();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_28_reg_790();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_29_reg_799();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_2_reg_556();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_3_reg_565();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_4_reg_574();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_5_reg_583();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_6_reg_592();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_7_reg_601();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_8_reg_610();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_9_reg_619();
    void thread_ap_phi_reg_pp0_iter1_phi_ln53_reg_538();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_16();
    void thread_ap_return_17();
    void thread_ap_return_18();
    void thread_ap_return_19();
    void thread_ap_return_2();
    void thread_ap_return_20();
    void thread_ap_return_21();
    void thread_ap_return_22();
    void thread_ap_return_23();
    void thread_ap_return_24();
    void thread_ap_return_25();
    void thread_ap_return_26();
    void thread_ap_return_27();
    void thread_ap_return_28();
    void thread_ap_return_29();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_dist_1_fu_1070_p1();
    void thread_grp_popcount_fu_808_ap_ce();
    void thread_grp_popcount_fu_808_x_V();
    void thread_icmp_ln43_1_fu_984_p2();
    void thread_icmp_ln43_2_fu_1081_p2();
    void thread_icmp_ln43_fu_894_p2();
    void thread_icmp_ln50_fu_1116_p2();
    void thread_or_ln43_fu_1099_p2();
    void thread_select_ln43_1_fu_1074_p3();
    void thread_select_ln43_2_fu_990_p3();
    void thread_select_ln43_3_fu_1085_p3();
    void thread_select_ln43_4_fu_1091_p3();
    void thread_select_ln43_5_fu_1104_p3();
    void thread_select_ln43_fu_900_p3();
    void thread_select_ln51_10_fu_3307_p3();
    void thread_select_ln51_11_fu_3315_p3();
    void thread_select_ln51_12_fu_3323_p3();
    void thread_select_ln51_13_fu_3331_p3();
    void thread_select_ln51_14_fu_3339_p3();
    void thread_select_ln51_15_fu_3347_p3();
    void thread_select_ln51_16_fu_3355_p3();
    void thread_select_ln51_17_fu_3363_p3();
    void thread_select_ln51_18_fu_3371_p3();
    void thread_select_ln51_19_fu_3379_p3();
    void thread_select_ln51_1_fu_3235_p3();
    void thread_select_ln51_20_fu_3387_p3();
    void thread_select_ln51_21_fu_3395_p3();
    void thread_select_ln51_22_fu_3403_p3();
    void thread_select_ln51_23_fu_3411_p3();
    void thread_select_ln51_24_fu_3419_p3();
    void thread_select_ln51_25_fu_3427_p3();
    void thread_select_ln51_26_fu_3435_p3();
    void thread_select_ln51_27_fu_3443_p3();
    void thread_select_ln51_28_fu_3451_p3();
    void thread_select_ln51_29_fu_3459_p3();
    void thread_select_ln51_2_fu_3243_p3();
    void thread_select_ln51_3_fu_3251_p3();
    void thread_select_ln51_4_fu_3259_p3();
    void thread_select_ln51_5_fu_3267_p3();
    void thread_select_ln51_6_fu_3275_p3();
    void thread_select_ln51_7_fu_3283_p3();
    void thread_select_ln51_8_fu_3291_p3();
    void thread_select_ln51_9_fu_3299_p3();
    void thread_select_ln51_fu_3227_p3();
    void thread_tmp_1_fu_918_p31();
    void thread_tmp_2_fu_1004_p31();
    void thread_trunc_ln43_1_fu_890_p1();
    void thread_trunc_ln43_fu_820_p1();
    void thread_zext_ln43_1_fu_1112_p1();
    void thread_zext_ln43_fu_908_p1();
};

}

using namespace ap_rtl;

#endif
