#-----------------------------------------------------------
# Vivado v2013.3
# SW Build 329390 on Wed Oct 16 18:35:21 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Sat Apr 01 16:27:46 2017
# Process ID: 13696
# Log file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_4/pro4_2_parity_det/pro4_2_parity_det.runs/synth_1/parity_de.rds
# Journal file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_4/pro4_2_parity_det/pro4_2_parity_det.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source parity_de.tcl
