Analysis & Synthesis report for SerDes_Sys
Sun Nov 12 22:20:20 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Nov 12 22:20:20 2023              ;
; Quartus Prime Version       ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name               ; SerDes_Sys                                     ;
; Top-level Entity Name       ; SerDes_Sys                                     ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SerDes_Sys         ; SerDes_Sys         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                        ;
+--------+------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File   ;
+--------+------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------+-------------------+
; Altera ; altera_pll                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|pll:G100MHz                                                  ; ips/pll.v         ;
; N/A    ; Qsys                         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|channel:channel_model                                        ; qsys/channel.qsys ;
; Altera ; altera_reset_controller      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|channel:channel_model|altera_reset_controller:rst_controller ; qsys/channel.qsys ;
; N/A    ; Qsys                         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|RX:receiver                                                  ; qsys/RX.qsys      ;
; N/A    ; Qsys                         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:transmitter                                               ; qsys/TX.qsys      ;
; Altera ; altera_avalon_onchip_memory2 ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0          ; qsys/TX.qsys      ;
; Altera ; altera_reset_controller      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:transmitter|altera_reset_controller:rst_controller        ; qsys/TX.qsys      ;
+--------+------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------+-------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sun Nov 12 22:20:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/rx.v
    Info (12023): Found entity 1: RX File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/RX.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/decision_maker.sv
    Info (12023): Found entity 1: decision_maker File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/dfe.sv
    Info (12023): Found entity 1: DFE File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/dfe.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/channel.v
    Info (12023): Found entity 1: channel File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/channel/synthesis/channel.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/channel/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/channel_model.sv
    Info (12023): Found entity 1: ISI_channel File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/channel/synthesis/submodules/channel_model.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v
    Info (12023): Found entity 1: TX File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/TX.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v
    Info (12023): Found entity 1: prbs31 File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v
    Info (12023): Found entity 1: TX_onchip_memory2_0 File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v
    Info (12023): Found entity 1: grey_encode File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv
    Info (12023): Found entity 1: pam_4_encode File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv
    Info (12023): Found entity 1: SerDes_Sys File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/rtl/SerDes_Sys.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/ips/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/ips/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv
    Info (12023): Found entity 1: hexDisplay File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/rtl/Tx_sim/hexDisplay.sv Line: 1
Info (12127): Elaborating entity "SerDes_Sys" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:G100MHz" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/rtl/SerDes_Sys.sv Line: 70
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:G100MHz|pll_0002:pll_inst" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/ips/pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/ips/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/ips/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/ips/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "TX" for hierarchy "TX:transmitter" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/rtl/SerDes_Sys.sv Line: 101
Info (12128): Elaborating entity "pam_4_encode" for hierarchy "TX:transmitter|pam_4_encode:pam_encoder_0" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/TX.v Line: 42
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 17
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 18
Info (12128): Elaborating entity "grey_encode" for hierarchy "TX:transmitter|grey_encode:gray_encoder_0" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/TX.v Line: 51
Info (12128): Elaborating entity "TX_onchip_memory2_0" for hierarchy "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/TX.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "TX_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2rm1.tdf
    Info (12023): Found entity 1: altsyncram_2rm1 File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/db/altsyncram_2rm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2rm1" for hierarchy "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "prbs31" for hierarchy "TX:transmitter|prbs31:prbs_0" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/TX.v Line: 75
Warning (10230): Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 8
Warning (10230): Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 15
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "TX:transmitter|altera_reset_controller:rst_controller" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/TX.v Line: 138
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "channel" for hierarchy "channel:channel_model" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/rtl/SerDes_Sys.sv Line: 110
Info (12128): Elaborating entity "ISI_channel" for hierarchy "channel:channel_model|ISI_channel:channel_module_0" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/channel/synthesis/channel.v Line: 28
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "channel:channel_model|altera_reset_controller:rst_controller" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/channel/synthesis/channel.v Line: 91
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "channel:channel_model|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "channel:channel_model|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "RX" for hierarchy "RX:receiver" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/rtl/SerDes_Sys.sv Line: 122
Info (12128): Elaborating entity "DFE" for hierarchy "RX:receiver|DFE:dfe_0" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/RX.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at dfe.sv(25): object "division" assigned a value but never read File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/dfe.sv Line: 25
Warning (10230): Verilog HDL assignment warning at dfe.sv(51): truncated value with size 16 to match size of target (8) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/dfe.sv Line: 51
Info (12128): Elaborating entity "decision_maker" for hierarchy "RX:receiver|DFE:dfe_0|decision_maker:DM" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/dfe.sv Line: 36
Warning (10036): Verilog HDL or VHDL warning at decision_maker.sv(15): object "best_value" assigned a value but never read File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at decision_maker.sv(16): object "best_difference" assigned a value but never read File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 16
Warning (10230): Verilog HDL assignment warning at decision_maker.sv(22): truncated value with size 32 to match size of target (16) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 22
Warning (10230): Verilog HDL assignment warning at decision_maker.sv(23): truncated value with size 32 to match size of target (16) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 23
Warning (10230): Verilog HDL assignment warning at decision_maker.sv(24): truncated value with size 32 to match size of target (16) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 24
Warning (10230): Verilog HDL assignment warning at decision_maker.sv(25): truncated value with size 32 to match size of target (16) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 25
Warning (10230): Verilog HDL assignment warning at decision_maker.sv(28): truncated value with size 32 to match size of target (16) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 28
Warning (10240): Verilog HDL Always Construct warning at decision_maker.sv(49): inferring latch(es) for variable "feedback_value_i", which holds its previous value in one or more paths through the always construct File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 49
Warning (10240): Verilog HDL Always Construct warning at decision_maker.sv(49): inferring latch(es) for variable "f_valid", which holds its previous value in one or more paths through the always construct File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 49
Error (10166): SystemVerilog RTL Coding error at decision_maker.sv(49): always_comb construct does not infer purely combinational logic. File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 49
Info (10041): Inferred latch for "f_valid" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[0]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[1]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[2]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[3]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[4]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[5]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[6]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[7]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[8]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[9]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[10]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[11]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[12]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[13]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[14]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Info (10041): Inferred latch for "feedback_value_i[15]" at decision_maker.sv(61) File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 61
Error (12152): Can't elaborate user hierarchy "RX:receiver|DFE:dfe_0|decision_maker:DM" File: C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/qsys/RX/synthesis/submodules/dfe.sv Line: 36
Info (144001): Generated suppressed messages file C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/output_files/SerDes_Sys.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings
    Error: Peak virtual memory: 4814 megabytes
    Error: Processing ended: Sun Nov 12 22:20:20 2023
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-main/FPGA/output_files/SerDes_Sys.map.smsg.


