/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [16:0] _03_;
  wire [5:0] _04_;
  reg [15:0] _05_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [13:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [9:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire [15:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [14:0] celloutsig_0_65z;
  wire [5:0] celloutsig_0_68z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire [7:0] celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(celloutsig_1_2z[0] ? celloutsig_1_2z[4] : celloutsig_1_1z);
  assign celloutsig_0_11z = !(celloutsig_0_7z ? celloutsig_0_8z : celloutsig_0_6z[2]);
  assign celloutsig_0_25z = !(celloutsig_0_15z[6] ? in_data[7] : celloutsig_0_12z[0]);
  assign celloutsig_0_2z = ~_00_;
  assign celloutsig_0_8z = ~celloutsig_0_6z[0];
  assign celloutsig_0_27z = ~celloutsig_0_10z;
  assign celloutsig_1_0z = ~((in_data[157] | in_data[167]) & (in_data[164] | in_data[171]));
  assign celloutsig_1_1z = ~((in_data[154] | celloutsig_1_0z) & (in_data[188] | celloutsig_1_0z));
  assign celloutsig_0_23z = ~((celloutsig_0_8z | celloutsig_0_2z) & (celloutsig_0_17z | celloutsig_0_21z));
  assign celloutsig_0_63z = ~(celloutsig_0_4z[1] ^ celloutsig_0_4z[3]);
  assign celloutsig_0_20z = ~(_01_ ^ _02_);
  reg [5:0] _17_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 6'h00;
    else _17_ <= in_data[88:83];
  assign { _02_, _04_[4:0] } = _17_;
  reg [16:0] _18_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 17'h00000;
    else _18_ <= { in_data[87:83], _02_, _04_[4:0], _02_, _04_[4:0] };
  assign { _03_[16:9], _01_, _03_[7:3], _00_, _03_[1:0] } = _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 16'h0000;
    else _05_ <= { celloutsig_0_18z[15:6], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_0_39z = celloutsig_0_18z[15:9] / { 1'h1, celloutsig_0_36z[5:0] };
  assign celloutsig_0_40z = _04_[3:1] / { 1'h1, celloutsig_0_6z[2], celloutsig_0_38z };
  assign celloutsig_0_41z = celloutsig_0_33z[9:3] / { 1'h1, celloutsig_0_15z[5:2], celloutsig_0_34z, celloutsig_0_10z };
  assign celloutsig_0_65z = { celloutsig_0_16z[7:5], celloutsig_0_50z, celloutsig_0_47z, celloutsig_0_17z, celloutsig_0_48z } / { 1'h1, celloutsig_0_24z[4:0], celloutsig_0_55z, celloutsig_0_46z, celloutsig_0_41z };
  assign celloutsig_0_6z = { in_data[69:67], celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, celloutsig_0_5z[6:3] };
  assign celloutsig_0_71z = celloutsig_0_35z[4:2] / { 1'h1, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_13z = { _04_[3:0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z } === { celloutsig_0_5z[10:6], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_15z[7:2], celloutsig_0_11z } === celloutsig_0_5z[8:2];
  assign celloutsig_0_29z = { in_data[52:47], celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_8z } === { celloutsig_0_5z[8:1], celloutsig_0_20z };
  assign celloutsig_0_42z = { celloutsig_0_12z[0], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_28z } > { _03_[13:9], _01_, _03_[7:3], _00_, _03_[1], celloutsig_0_3z };
  assign celloutsig_0_43z = { celloutsig_0_31z[2], celloutsig_0_11z, celloutsig_0_40z, celloutsig_0_6z } < { celloutsig_0_39z, celloutsig_0_12z };
  assign celloutsig_0_46z = { _05_[14:3], celloutsig_0_30z, celloutsig_0_43z } < celloutsig_0_22z[13:0];
  assign celloutsig_0_47z = { celloutsig_0_31z[2:1], celloutsig_0_7z } < celloutsig_0_12z;
  assign celloutsig_0_94z = { celloutsig_0_22z[11:1], celloutsig_0_2z } < { celloutsig_0_71z[0], celloutsig_0_49z, celloutsig_0_16z, celloutsig_0_47z };
  assign celloutsig_1_6z = { in_data[140:128], celloutsig_1_5z } < { in_data[174:162], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_6z[4:3], celloutsig_0_5z } < { celloutsig_0_5z[1:0], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_7z = in_data[66] & ~(celloutsig_0_5z[10]);
  assign celloutsig_1_7z = celloutsig_1_4z[1] & ~(celloutsig_1_5z);
  assign celloutsig_0_14z = celloutsig_0_4z[5] & ~(_04_[4]);
  assign celloutsig_0_31z = { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_27z } * { _05_[0], celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_36z = { celloutsig_0_33z[13:5], celloutsig_0_19z } * { celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_5z = { _02_, _04_[4], _02_, _04_[4:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } * { _03_[5:3], _00_, _03_[1], _02_, _04_[4:0] };
  assign celloutsig_0_82z = { celloutsig_0_12z[2:1], celloutsig_0_32z } * { celloutsig_0_65z[3:0], celloutsig_0_25z };
  assign celloutsig_0_95z = - { celloutsig_0_68z[5:4], celloutsig_0_82z, celloutsig_0_29z };
  assign celloutsig_0_22z = - { celloutsig_0_5z[8:3], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_32z = ~ { celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_27z };
  assign celloutsig_0_54z = ~ celloutsig_0_18z;
  assign celloutsig_1_3z = ~ { in_data[117:114], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_21z = | in_data[70:67];
  assign celloutsig_0_55z = | celloutsig_0_18z[13:2];
  assign celloutsig_1_19z = | celloutsig_1_3z[4:1];
  assign celloutsig_0_34z = ~^ { celloutsig_0_33z[13:1], celloutsig_0_25z };
  assign celloutsig_0_3z = ~^ { in_data[66:65], _02_, _04_[4:0] };
  assign celloutsig_0_49z = ~^ { celloutsig_0_18z[9:0], celloutsig_0_43z };
  assign celloutsig_0_17z = ~^ { in_data[43:36], celloutsig_0_14z };
  assign celloutsig_1_18z = { celloutsig_1_4z[7:1], celloutsig_1_0z } << celloutsig_1_8z[7:0];
  assign celloutsig_0_12z = celloutsig_0_6z[3:1] << _04_[2:0];
  assign celloutsig_0_33z = { celloutsig_0_18z[10:9], celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_27z } >>> { in_data[60:59], celloutsig_0_16z, celloutsig_0_32z };
  assign celloutsig_0_48z = { celloutsig_0_39z[4], celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_21z } >>> celloutsig_0_35z[5:1];
  assign celloutsig_0_50z = { celloutsig_0_23z, celloutsig_0_49z, celloutsig_0_12z } >>> { _04_[2:0], celloutsig_0_27z, celloutsig_0_42z };
  assign celloutsig_1_2z = in_data[138:131] >>> { in_data[166:162], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[168:155], celloutsig_1_1z, celloutsig_1_1z } >>> in_data[146:131];
  assign celloutsig_0_15z = { celloutsig_0_6z[3:1], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_2z } >>> { celloutsig_0_8z, _02_, _04_[4:0], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_24z = { celloutsig_0_16z[6:1], celloutsig_0_23z } >>> celloutsig_0_5z[7:1];
  assign celloutsig_0_4z = { in_data[46:38], celloutsig_0_2z } - { _04_[3:0], _02_, _04_[4:0] };
  assign celloutsig_0_68z = { celloutsig_0_54z[9:5], celloutsig_0_13z } - { celloutsig_0_22z[11:8], celloutsig_0_34z, celloutsig_0_63z };
  assign celloutsig_0_16z = { celloutsig_0_15z[8:1], celloutsig_0_7z } - celloutsig_0_15z[10:2];
  assign celloutsig_0_35z = celloutsig_0_4z[6:1] ~^ celloutsig_0_4z[9:4];
  assign celloutsig_1_8z = { celloutsig_1_4z[4:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z } ~^ { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_18z = in_data[85:70] ~^ in_data[19:4];
  assign celloutsig_0_38z = ~((celloutsig_0_32z[0] & celloutsig_0_34z) | _03_[7]);
  assign celloutsig_0_9z = ~((celloutsig_0_7z & celloutsig_0_7z) | celloutsig_0_8z);
  assign celloutsig_0_28z = ~((celloutsig_0_8z & celloutsig_0_8z) | celloutsig_0_9z);
  assign celloutsig_0_30z = ~((celloutsig_0_13z & celloutsig_0_23z) | celloutsig_0_22z[11]);
  assign { _03_[8], _03_[2] } = { _01_, _00_ };
  assign _04_[5] = _02_;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
