Source Block: hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@175:191@HdlStmProcess
  end else begin
    device_reset_vector <= {1'b0,device_reset_vector[4:1]};
  end
end

always @(posedge up_clk or posedge core_reset) begin
  if (core_reset == 1'b1) begin
    up_reset_synchronizer_vector <= 2'b11;
  end else begin
    up_reset_synchronizer_vector <= {1'b0,up_reset_synchronizer_vector[1]};
  end
end

always @(posedge up_clk or posedge core_reset_ext) begin
  if (core_reset_ext == 1'b1) begin
    up_core_reset_ext_synchronizer_vector <= 2'b11;
  end else begin

Diff Content:
- 180 always @(posedge up_clk or posedge core_reset) begin
- 181   if (core_reset == 1'b1) begin
- 182     up_reset_synchronizer_vector <= 2'b11;
- 183   end else begin
- 184     up_reset_synchronizer_vector <= {1'b0,up_reset_synchronizer_vector[1]};
- 186 end
+ 184   always @(posedge up_clk or posedge core_reset) begin
+ 184     if (core_reset == 1'b1) begin
+ 184       up_reset_synchronizer_vector <= 2'b11;
+ 184     end else begin
+ 184       up_reset_synchronizer_vector <= {1'b0,up_reset_synchronizer_vector[1]};
+ 184     end

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@167:183
  end else begin
    core_reset_vector <= {1'b0,core_reset_vector[4:1]};
  end
end

always @(posedge device_clk or posedge core_reset_all) begin
  if (core_reset_all == 1'b1) begin
    device_reset_vector <= 5'b11111;
  end else begin
    device_reset_vector <= {1'b0,device_reset_vector[4:1]};
  end
end

always @(posedge up_clk or posedge core_reset) begin
  if (core_reset == 1'b1) begin
    up_reset_synchronizer_vector <= 2'b11;
  end else begin

