0.7
2020.2
Oct 19 2021
03:16:22
D:/Github/SPI_FPGA/SPI_FPGA.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/Github/SPI_FPGA/SPI_FPGA.srcs/sim_1/new/SPI_tb.v,1682067362,verilog,,,,SPI_tb,,,,,,,,
D:/Github/SPI_FPGA/SPI_FPGA.srcs/sources_1/new/SPI_Master.v,1682067479,verilog,,D:/Github/SPI_FPGA/SPI_FPGA.srcs/sim_1/new/SPI_tb.v,,SPI_Master,,,,,,,,
