// Seed: 4084806756
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  logic [7:0] id_6;
  wire id_7 = id_3;
  assign id_2 = (id_6[1]) - id_2 ? 1'b0 : 1'b0;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(1),
      .id_1(id_4),
      .id_2(id_2),
      .id_3(1),
      .id_4(1'b0),
      .id_5(id_1),
      .id_6(id_2),
      .id_7(1'h0),
      .id_8(id_2),
      .id_9(),
      .id_10(1'd0 && id_4),
      .id_11(1'b0)
  ); module_0(
      id_1, id_3, id_3, id_1
  );
  wire id_6;
endmodule
