Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot SPI_M_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.SPI_M_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "SPI_M_tb_time_synth.sdf", for root module "SPI_M_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "SPI_M_tb_time_synth.sdf", for root module "SPI_M_tb/dut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Master_AND_gate_0_0
Compiling module xil_defaultlib.Master_AND_gate_0_1
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.Master_Chip_Select_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Master_NOT_gate_0_0
Compiling module xil_defaultlib.Master_NOT_gate_0_1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Master_clock_div_0_0_clock_div
Compiling module xil_defaultlib.Master_clock_div_0_0
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.Master_clock_div_1_0_clock_div
Compiling module xil_defaultlib.Master_clock_div_1_0
Compiling module xil_defaultlib.Master_latch_0_0_latch
Compiling module xil_defaultlib.Master_latch_0_0
Compiling module xil_defaultlib.Master_prescaler_0_0_prescaler
Compiling module xil_defaultlib.Master_prescaler_0_0
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.Master_rx_mod_0_0_rx_mod
Compiling module xil_defaultlib.Master_rx_mod_0_0
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.Master_shift_register_gener_0_0_...
Compiling module xil_defaultlib.Master_shift_register_gener_0_0
Compiling module xil_defaultlib.Master_tx_mod_0_0_tx_mod
Compiling module xil_defaultlib.Master_tx_mod_0_0
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.Master_wrapper
Compiling architecture behavioral of entity xil_defaultlib.spi_m_tb
Built simulation snapshot SPI_M_tb_time_synth
