{1} C. J. Alpert, "Partitioning Benchmarks for VLSI CAD Community", Web page, http://vlsicad.cs.ucla.edu/~cheese/benchmarks.html
Charles J. Alpert, The ISPD98 circuit benchmark suite, Proceedings of the 1998 international symposium on Physical design, p.80-85, April 06-08, 1998, Monterey, California, USA[doi>10.1145/274535.274546]
{3} C. J. Alpert and L. W. Hagen and A. B. Kahng, "A Hybrid Multilevel/Genetic Approach for Circuit Partitioning",Proc. IEEE Asia Pacific Conference on Circuits and Systems, 1996, pp. 298-301.
Charles J. Alpert , Jen-Hsin Huang , Andrew B. Kahng, Multilevel circuit partitioning, Proceedings of the 34th annual Design Automation Conference, p.530-533, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266275]
Charles J. Alpert , Andrew B. Kahng, Recent directions in netlist partitioning: a survey, Integration, the VLSI Journal, v.19 n.1-2, p.1-81, Aug. 1995[doi>10.1016/0167-9260(95)00008-4]
{6} R. S. Barr, B. L. Golden, J. P. Kelly, M. G. C. Resende and W. R. Stewart, "Designing and Reporting on Computational Experiments with Heuristic Methods",technical report(extended version ofJ. Heuristicspaper), June 27, 1995.
Franc Brglez, A D&T; Special Report on ACM/SIGDA Design Automation Benchmarks: Catalyst or Anathema?, IEEE Design & Test, v.10 n.3, p.87-91, July 1993
{8} F. Brglez, "Design of Experiments to Evaluate CAD Algorithms: Which Improvements Are Due to Improved Heuristic and Which are Merely Due to Chance?",technical reportCBL-04-Brglez, NCSU Collaborative Benchmarking Laboratory, April 1998.
Thang Nguyen Bui , F. Thomson Leighton , Soma Chaudhuri , Michael Sipser, Graph bisection algorithms with good average case behavior, Combinatorica, v.7 n.2, p.171-191, June 1, 1987[doi>10.1007/BF02579448]
{10} A. E. Caldwell, A. B. Kahng and I. L. Markov,manuscript, 1998.
P. K. Chan , M. D.F. Schlag , J. Y. Zien, Spectral K-way ratio-cut partitioning and clustering, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.9, p.1088-1096, November 2006[doi>10.1109/43.310898]
Jason Cong , Honching Peter Li , Sung Kyu Lim , Toshiyuki Shibuya , Dongmin Xu, Large scale circuit partitioning with loose/stable net removal and signal flow based clustering, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.441-446, November 09-13, 1997, San Jose, California, USA
Jason Cong , Sung Kyu Lim, Multiway partitioning with pairwise movement, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.512-516, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.289079]
Joel Darnauer , Wayne Wei-Ming Dai, A method for generating random circuits and its application to routability measurement, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.66-72, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228380]
A. Dasdan , C. Aykanat, Two novel multiway circuit partitioning algorithms using relaxed locking, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.2, p.169-178, November 2006[doi>10.1109/43.573831]
{16} W. Deng,personal communication, July 1998.
{17} A. E. Dunlop and B. W. Kernighan, "A Procedure for Placement of Standard Cell VLSI Circuits",IEEE Transactions on Computer-Aided Design4(1) (1985), pp. 92-98
Shantanu Dutt , Wenyong Deng, VLSI circuit partitioning by cluster-removal using iterative improvement techniques, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.194-200, November 10-14, 1996, San Jose, California, USA
Shantanu Dutt , Halim Theny, Partitioning using second-order information and stochastic-gain functions, Proceedings of the 1998 international symposium on Physical design, p.112-117, April 06-08, 1998, Monterey, California, USA[doi>10.1145/274535.274551]
C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th Design Automation Conference, p.175-181, January 1982
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
{22} I. P. Gent, S. A. Grant, E. McIntyre, P. Prosser, P. Shaw, B. M. Smith and T. Walsh, "How Not To Do It",research report97-27, Univ. of Leeds School of Computer Studies, May 1997.
{23} M. Chose, M. Zubair and C. E. Grosch, "Parallel Partitioning of Sparse Matrices",Computer Systems Science & Engineering(1995) 1, pp. 33-40.
{24} D. Ghosh, "Synthesis of Equivalence Class Circuit Mutants and Applications to Benchmarking",summary of presentation at DAC-98 Ph.D. Forum, June 1998.
{25} M. K. Goldberg and M. Burstein, "Heuristic Improvement Technique for Bisection of VLSI Networks",IEEE Transactions on Computer-Aided Design, 1983, pp. 122-125.
S. Hauck , G. Borriello, An evaluation of bipartitioning techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.8, p.849-866, November 2006[doi>10.1109/43.644609]
Lars W. Hagen , Dennis J.-H. Huang , Andrew B. Kahng, On implementation choices for iterative improvement partitioning algorithms, Proceedings of the conference on European design automation, p.144-149, September 18-22, 1995, Brighton, England
Bruce Hendrickson , Robert Leland, A multilevel algorithm for partitioning graphs, Proceedings of the 1995 ACM/IEEE conference on Supercomputing, p.28-es, December 04-08, 1995, San Diego, California, USA[doi>10.1145/224170.224228]
{29} B. Hendrickson and T. G. Kolda, "Partitioning Rectangular and Structurally Nonsymmetric Sparse Matrices for Parallel Processing",manuscript, 1998 (extended version of PARA98 workshop proceedings paper).
Dennis J.-H. Huang , Andrew B. Kahng, Partitioning-based standard-cell global placement with an exact objective, Proceedings of the 1997 international symposium on Physical design, p.18-25, April 14-16, 1997, Napa Valley, California, USA[doi>10.1145/267665.267674]
Michael Hutton , J. P. Grossman , Jonathan Rose , Derek Corneil, Characterization and parameterized random generation of digital circuits, Proceedings of the 33rd annual Design Automation Conference, p.94-99, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240537]
Andrew B. Kahng, Futures for partitioning in physical design (tutorial), Proceedings of the 1998 international symposium on Physical design, p.190-193, April 06-08, 1998, Monterey, California, USA[doi>10.1145/274535.274563]
{33} G. Karypis and V. Kumar, "Multilevel k-way Partitioning Scheme For Irregular Graphs", Technical Report 95-064, University of Minnesota, Computer Science Department.
{34} G. Karypis and V. Kumar, "Multilevel Algorithms for Multi-Constraint Graph Partitioning", Technical Report 98-019, University of Minnesota, Department of Computer Science.
George Karypis , Rajat Aggarwal , Vipin Kumar , Shashi Shekhar, Multilevel hypergraph partitioning: application in VLSI domain, Proceedings of the 34th annual Design Automation Conference, p.526-529, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266273]
{36} G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, "Multilevel Hypergraph Partitioning: Applications in VLSI Domain",technical report, University of Minnesota Computer Science Department, March 27, 1998.
{37} B. W. Kernighan and S. Lin, "An Efficient Heuristic Procedure for Partitioning Graphs",Bell System Tech. Journal49 (1970), pp. 291-307.
{38} C. Kring and A. R. Newton, "A Cell-Replicating Approach to Mincut-Based Circuit Partitioning",Proc. IEEE/ACM International Conference on Computer-Aided Design, 1991, pp. 2-5.
{39} B. Krishnamurthy, "An Improved Min-cut Algorithm for Partitioning VLSI Networks",IEEE Transactions on Computers, vol. C-33, May 1984, pp. 438-446.
{40} B. Landman and R. Russo, "On a Pin Versus Block Relationship for Partitioning of Logic Graphs",IEEE Transactions on ComputersC-20(12) (1971), pp. 1469-1479.
Lung-Tien Liu , Ming-Ter Kuo , Shih-Chen Huang , Chung-Kuan Cheng, A gradient method on the initial partition of Fiduccia-Mattheyses algorithm, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.229-234, November 05-09, 1995, San Jose, California, USA
Thomas Lengauer, Combinatorial algorithms for integrated circuit layout, John Wiley & Sons, Inc., New York, NY, 1990
Laura A. Sanchis, Multiple-Way Network Partitioning with Different Cost Functions, IEEE Transactions on Computers, v.42 n.12, p.1500-1504, December 1993[doi>10.1109/12.260640]
{44} G. R. Schreiber and O. C. Martin, "Procedure for Ranking Heuristics Applied to Graph Partitioning",Proc. 2nd International Conference on Metaheuristics, July 1997, pp. 1-19.
G. R. Schreiber , O. C. Martin, Cut Size Statistics of Graph Bisection Heuristics, SIAM Journal on Optimization, v.10 n.1, p.231-251, 1999[doi>10.1137/S1052623497321523]
{46} P. R. Suaris and G. Kedem, "Quadrisection: A New Approach to Standard Cell Layout",Proc. IEEE/ACM International Conference on Computer-Aided Design, 1987, pp. 474- 477.
Wern-Jieh Sun , Carl Sechen, Efficient and effective placement for very large circuits, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.170-177, November 07-11, 1993, Santa Clara, California, USA
{48} Y. C. Wei and C. K. Cheng, "Towards Efficient Design by Ratio-cut Partitioning",Proc. IEEE International Conference on Computer-Aided Design, 1989, pp. 298-301.
