<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ReachingDefAnalysis.h source code [llvm/llvm/include/llvm/CodeGen/ReachingDefAnalysis.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ReachingDefAnalysis "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/ReachingDefAnalysis.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='ReachingDefAnalysis.h.html'>ReachingDefAnalysis.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==--- llvm/CodeGen/ReachingDefAnalysis.h - Reaching Def Analysis -*- C++ -*---==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file Reaching Defs Analysis pass.</i></td></tr>
<tr><th id="10">10</th><td><i>///</i></td></tr>
<tr><th id="11">11</th><td><i>/// This pass tracks for each instruction what is the "closest" reaching def of</i></td></tr>
<tr><th id="12">12</th><td><i>/// a given register. It is used by BreakFalseDeps (for clearance calculation)</i></td></tr>
<tr><th id="13">13</th><td><i>/// and ExecutionDomainFix (for arbitrating conflicting domains).</i></td></tr>
<tr><th id="14">14</th><td><i>///</i></td></tr>
<tr><th id="15">15</th><td><i>/// Note that this is different from the usual definition notion of liveness.</i></td></tr>
<tr><th id="16">16</th><td><i>/// The CPU doesn't care whether or not we consider a register killed.</i></td></tr>
<tr><th id="17">17</th><td><i>///</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="21">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_REACHINGDEFSANALYSIS_H">LLVM_CODEGEN_REACHINGDEFSANALYSIS_H</span></u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_REACHINGDEFSANALYSIS_H" data-ref="_M/LLVM_CODEGEN_REACHINGDEFSANALYSIS_H">LLVM_CODEGEN_REACHINGDEFSANALYSIS_H</dfn></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="LoopTraversal.h.html">"llvm/CodeGen/LoopTraversal.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i class="doc">/// This class provides the reaching def analysis.</i></td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="type def" id="llvm::ReachingDefAnalysis" title='llvm::ReachingDefAnalysis' data-ref="llvm::ReachingDefAnalysis">ReachingDefAnalysis</dfn> : <b>public</b> <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="36">36</th><td><b>private</b>:</td></tr>
<tr><th id="37">37</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::ReachingDefAnalysis::MF" title='llvm::ReachingDefAnalysis::MF' data-ref="llvm::ReachingDefAnalysis::MF">MF</dfn>;</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::ReachingDefAnalysis::TRI" title='llvm::ReachingDefAnalysis::TRI' data-ref="llvm::ReachingDefAnalysis::TRI">TRI</dfn>;</td></tr>
<tr><th id="39">39</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ReachingDefAnalysis::NumRegUnits" title='llvm::ReachingDefAnalysis::NumRegUnits' data-ref="llvm::ReachingDefAnalysis::NumRegUnits">NumRegUnits</dfn>;</td></tr>
<tr><th id="40">40</th><td>  <i class="doc">/// Instruction that defined each register, relative to the beginning of the</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">  /// current basic block.  When a LiveRegsDefInfo is used to represent a</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">  /// live-out register, this value is relative to the end of the basic block,</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">  /// so it will be a negative number.</i></td></tr>
<tr><th id="44">44</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::LiveRegsDefInfo" title='llvm::ReachingDefAnalysis::LiveRegsDefInfo' data-type='std::vector&lt;int&gt;' data-ref="llvm::ReachingDefAnalysis::LiveRegsDefInfo">LiveRegsDefInfo</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;;</td></tr>
<tr><th id="45">45</th><td>  <a class="typedef" href="#llvm::ReachingDefAnalysis::LiveRegsDefInfo" title='llvm::ReachingDefAnalysis::LiveRegsDefInfo' data-type='std::vector&lt;int&gt;' data-ref="llvm::ReachingDefAnalysis::LiveRegsDefInfo">LiveRegsDefInfo</a> <dfn class="decl" id="llvm::ReachingDefAnalysis::LiveRegs" title='llvm::ReachingDefAnalysis::LiveRegs' data-ref="llvm::ReachingDefAnalysis::LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i class="doc">/// Keeps clearance information for all registers. Note that this</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">  /// is different from the usual definition notion of liveness. The CPU</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">  /// doesn't care whether or not we consider a register killed.</i></td></tr>
<tr><th id="50">50</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::OutRegsInfoMap" title='llvm::ReachingDefAnalysis::OutRegsInfoMap' data-type='SmallVector&lt;LiveRegsDefInfo, 4&gt;' data-ref="llvm::ReachingDefAnalysis::OutRegsInfoMap">OutRegsInfoMap</dfn> = <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#llvm::ReachingDefAnalysis::LiveRegsDefInfo" title='llvm::ReachingDefAnalysis::LiveRegsDefInfo' data-type='std::vector&lt;int&gt;' data-ref="llvm::ReachingDefAnalysis::LiveRegsDefInfo">LiveRegsDefInfo</a>, <var>4</var>&gt;;</td></tr>
<tr><th id="51">51</th><td>  <a class="typedef" href="#llvm::ReachingDefAnalysis::OutRegsInfoMap" title='llvm::ReachingDefAnalysis::OutRegsInfoMap' data-type='SmallVector&lt;LiveRegsDefInfo, 4&gt;' data-ref="llvm::ReachingDefAnalysis::OutRegsInfoMap">OutRegsInfoMap</a> <dfn class="decl" id="llvm::ReachingDefAnalysis::MBBOutRegsInfos" title='llvm::ReachingDefAnalysis::MBBOutRegsInfos' data-ref="llvm::ReachingDefAnalysis::MBBOutRegsInfos">MBBOutRegsInfos</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i class="doc">/// Current instruction number.</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">  /// The first instruction in each basic block is 0.</i></td></tr>
<tr><th id="55">55</th><td>  <em>int</em> <dfn class="decl" id="llvm::ReachingDefAnalysis::CurInstr" title='llvm::ReachingDefAnalysis::CurInstr' data-ref="llvm::ReachingDefAnalysis::CurInstr">CurInstr</dfn>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i class="doc">/// Maps instructions to their instruction Ids, relative to the begining of</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">  /// their basic blocks.</i></td></tr>
<tr><th id="59">59</th><td>  <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>int</em>&gt; <dfn class="decl" id="llvm::ReachingDefAnalysis::InstIds" title='llvm::ReachingDefAnalysis::InstIds' data-ref="llvm::ReachingDefAnalysis::InstIds">InstIds</dfn>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <i class="doc">/// All reaching defs of a given RegUnit for a given MBB.</i></td></tr>
<tr><th id="62">62</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::MBBRegUnitDefs" title='llvm::ReachingDefAnalysis::MBBRegUnitDefs' data-type='SmallVector&lt;int, 1&gt;' data-ref="llvm::ReachingDefAnalysis::MBBRegUnitDefs">MBBRegUnitDefs</dfn> = <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>1</var>&gt;;</td></tr>
<tr><th id="63">63</th><td>  <i class="doc">/// All reaching defs of all reg units for a given MBB</i></td></tr>
<tr><th id="64">64</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::MBBDefsInfo" title='llvm::ReachingDefAnalysis::MBBDefsInfo' data-type='std::vector&lt;MBBRegUnitDefs&gt;' data-ref="llvm::ReachingDefAnalysis::MBBDefsInfo">MBBDefsInfo</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="#llvm::ReachingDefAnalysis::MBBRegUnitDefs" title='llvm::ReachingDefAnalysis::MBBRegUnitDefs' data-type='SmallVector&lt;int, 1&gt;' data-ref="llvm::ReachingDefAnalysis::MBBRegUnitDefs">MBBRegUnitDefs</a>&gt;;</td></tr>
<tr><th id="65">65</th><td>  <i class="doc">/// All reaching defs of all reg units for a all MBBs</i></td></tr>
<tr><th id="66">66</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::MBBReachingDefsInfo" title='llvm::ReachingDefAnalysis::MBBReachingDefsInfo' data-type='SmallVector&lt;MBBDefsInfo, 4&gt;' data-ref="llvm::ReachingDefAnalysis::MBBReachingDefsInfo">MBBReachingDefsInfo</dfn> = <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#llvm::ReachingDefAnalysis::MBBDefsInfo" title='llvm::ReachingDefAnalysis::MBBDefsInfo' data-type='std::vector&lt;MBBRegUnitDefs&gt;' data-ref="llvm::ReachingDefAnalysis::MBBDefsInfo">MBBDefsInfo</a>, <var>4</var>&gt;;</td></tr>
<tr><th id="67">67</th><td>  <a class="typedef" href="#llvm::ReachingDefAnalysis::MBBReachingDefsInfo" title='llvm::ReachingDefAnalysis::MBBReachingDefsInfo' data-type='SmallVector&lt;MBBDefsInfo, 4&gt;' data-ref="llvm::ReachingDefAnalysis::MBBReachingDefsInfo">MBBReachingDefsInfo</a> <dfn class="decl" id="llvm::ReachingDefAnalysis::MBBReachingDefs" title='llvm::ReachingDefAnalysis::MBBReachingDefs' data-ref="llvm::ReachingDefAnalysis::MBBReachingDefs">MBBReachingDefs</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i class="doc">/// Default values are 'nothing happened a long time ago'.</i></td></tr>
<tr><th id="70">70</th><td>  <em>const</em> <em>int</em> <dfn class="decl" id="llvm::ReachingDefAnalysis::ReachingDefDefaultVal" title='llvm::ReachingDefAnalysis::ReachingDefDefaultVal' data-ref="llvm::ReachingDefAnalysis::ReachingDefDefaultVal">ReachingDefDefaultVal</dfn> = -(<var>1</var> &lt;&lt; <var>20</var>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>public</b>:</td></tr>
<tr><th id="73">73</th><td>  <em>static</em> <em>char</em> <dfn class="decl" id="llvm::ReachingDefAnalysis::ID" title='llvm::ReachingDefAnalysis::ID' data-ref="llvm::ReachingDefAnalysis::ID">ID</dfn>; <i>// Pass identification, replacement for typeid</i></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <dfn class="decl def" id="_ZN4llvm19ReachingDefAnalysisC1Ev" title='llvm::ReachingDefAnalysis::ReachingDefAnalysis' data-ref="_ZN4llvm19ReachingDefAnalysisC1Ev">ReachingDefAnalysis</dfn>() : <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="member" href="#llvm::ReachingDefAnalysis::ID" title='llvm::ReachingDefAnalysis::ID' data-ref="llvm::ReachingDefAnalysis::ID">ID</a>) {</td></tr>
<tr><th id="76">76</th><td>    <a class="ref" href="../InitializePasses.h.html#_ZN4llvm33initializeReachingDefAnalysisPassERNS_12PassRegistryE" title='llvm::initializeReachingDefAnalysisPass' data-ref="_ZN4llvm33initializeReachingDefAnalysisPassERNS_12PassRegistryE">initializeReachingDefAnalysisPass</a>(<span class='refarg'>*<a class="type" href="../PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="77">77</th><td>  }</td></tr>
<tr><th id="78">78</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm19ReachingDefAnalysis13releaseMemoryEv" title='llvm::ReachingDefAnalysis::releaseMemory' data-ref="_ZN4llvm19ReachingDefAnalysis13releaseMemoryEv">releaseMemory</dfn>() override;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm19ReachingDefAnalysis16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::ReachingDefAnalysis::getAnalysisUsage' data-ref="_ZNK4llvm19ReachingDefAnalysis16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col6 decl" id="6AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="6AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="81">81</th><td>    <a class="local col6 ref" href="#6AU" title='AU' data-ref="6AU">AU</a>.<a class="ref" href="../PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="82">82</th><td>    <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col6 ref" href="#6AU" title='AU' data-ref="6AU">AU</a></span>);</td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm19ReachingDefAnalysis20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::ReachingDefAnalysis::runOnMachineFunction' data-ref="_ZN4llvm19ReachingDefAnalysis20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="7MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="7MF">MF</dfn>) override;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual decl def" id="_ZNK4llvm19ReachingDefAnalysis21getRequiredPropertiesEv" title='llvm::ReachingDefAnalysis::getRequiredProperties' data-ref="_ZNK4llvm19ReachingDefAnalysis21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="88">88</th><td>    <b>return</b> <a class="ref fake" href="MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="89">89</th><td>        <a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc">/// Provides the instruction id of the closest reaching def instruction of</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  /// PhysReg that reaches MI, relative to the begining of MI's basic block.</i></td></tr>
<tr><th id="94">94</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm19ReachingDefAnalysis14getReachingDefEPNS_12MachineInstrEi" title='llvm::ReachingDefAnalysis::getReachingDef' data-ref="_ZN4llvm19ReachingDefAnalysis14getReachingDefEPNS_12MachineInstrEi">getReachingDef</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="8MI" title='MI' data-type='llvm::MachineInstr *' data-ref="8MI">MI</dfn>, <em>int</em> <dfn class="local col9 decl" id="9PhysReg" title='PhysReg' data-type='int' data-ref="9PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i class="doc">/// Provides the clearance - the number of instructions since the closest</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  /// reaching def instuction of PhysReg that reaches MI.</i></td></tr>
<tr><th id="98">98</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm19ReachingDefAnalysis12getClearanceEPNS_12MachineInstrEt" title='llvm::ReachingDefAnalysis::getClearance' data-ref="_ZN4llvm19ReachingDefAnalysis12getClearanceEPNS_12MachineInstrEt">getClearance</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="10MI" title='MI' data-type='llvm::MachineInstr *' data-ref="10MI">MI</dfn>, <a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="11PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="11PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><b>private</b>:</td></tr>
<tr><th id="101">101</th><td>  <i class="doc">/// Set up LiveRegs by merging predecessor live-out values.</i></td></tr>
<tr><th id="102">102</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19ReachingDefAnalysis15enterBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE" title='llvm::ReachingDefAnalysis::enterBasicBlock' data-ref="_ZN4llvm19ReachingDefAnalysis15enterBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE">enterBasicBlock</dfn>(<em>const</em> <a class="type" href="LoopTraversal.h.html#llvm::LoopTraversal" title='llvm::LoopTraversal' data-ref="llvm::LoopTraversal">LoopTraversal</a>::<a class="type" href="LoopTraversal.h.html#llvm::LoopTraversal::TraversedMBBInfo" title='llvm::LoopTraversal::TraversedMBBInfo' data-ref="llvm::LoopTraversal::TraversedMBBInfo">TraversedMBBInfo</a> &amp;<dfn class="local col2 decl" id="12TraversedMBB" title='TraversedMBB' data-type='const LoopTraversal::TraversedMBBInfo &amp;' data-ref="12TraversedMBB">TraversedMBB</dfn>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <i class="doc">/// Update live-out values.</i></td></tr>
<tr><th id="105">105</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19ReachingDefAnalysis15leaveBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE" title='llvm::ReachingDefAnalysis::leaveBasicBlock' data-ref="_ZN4llvm19ReachingDefAnalysis15leaveBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE">leaveBasicBlock</dfn>(<em>const</em> <a class="type" href="LoopTraversal.h.html#llvm::LoopTraversal" title='llvm::LoopTraversal' data-ref="llvm::LoopTraversal">LoopTraversal</a>::<a class="type" href="LoopTraversal.h.html#llvm::LoopTraversal::TraversedMBBInfo" title='llvm::LoopTraversal::TraversedMBBInfo' data-ref="llvm::LoopTraversal::TraversedMBBInfo">TraversedMBBInfo</a> &amp;<dfn class="local col3 decl" id="13TraversedMBB" title='TraversedMBB' data-type='const LoopTraversal::TraversedMBBInfo &amp;' data-ref="13TraversedMBB">TraversedMBB</dfn>);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i class="doc">/// Process he given basic block.</i></td></tr>
<tr><th id="108">108</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19ReachingDefAnalysis17processBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE" title='llvm::ReachingDefAnalysis::processBasicBlock' data-ref="_ZN4llvm19ReachingDefAnalysis17processBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE">processBasicBlock</dfn>(<em>const</em> <a class="type" href="LoopTraversal.h.html#llvm::LoopTraversal" title='llvm::LoopTraversal' data-ref="llvm::LoopTraversal">LoopTraversal</a>::<a class="type" href="LoopTraversal.h.html#llvm::LoopTraversal::TraversedMBBInfo" title='llvm::LoopTraversal::TraversedMBBInfo' data-ref="llvm::LoopTraversal::TraversedMBBInfo">TraversedMBBInfo</a> &amp;<dfn class="local col4 decl" id="14TraversedMBB" title='TraversedMBB' data-type='const LoopTraversal::TraversedMBBInfo &amp;' data-ref="14TraversedMBB">TraversedMBB</dfn>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i class="doc">/// Update def-ages for registers defined by MI.</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// Also break dependencies on partial defs and undef uses.</i></td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19ReachingDefAnalysis11processDefsEPNS_12MachineInstrE" title='llvm::ReachingDefAnalysis::processDefs' data-ref="_ZN4llvm19ReachingDefAnalysis11processDefsEPNS_12MachineInstrE">processDefs</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *);</td></tr>
<tr><th id="113">113</th><td>};</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#<span data-ppcond="21">endif</span> // LLVM_CODEGEN_REACHINGDEFSANALYSIS_H</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/BreakFalseDeps.cpp.html'>llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
