# Copyright Google LLC
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# asm_tests       : Path to directed, hand-coded assembly test file or directory
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------

# - import: <riscv_dv_root>/target/rv64imc/testlist.yaml #for now, no need to import extra tests

- test: riscv_rand_test
  description: >
    Goal for this test is to be able to be runned to do the full coverage
      Randomizes all instructions supported for rv64
        illegal instructions too
      Randomizes all boot_modes
  iterations: 20
  gen_test: riscv_instr_base_test
  gen_opts: >
    +enable_interrupt=1
    +instr_cnt=10000
    +num_of_sub_program=5
    +directed_instr_0=riscv_load_store_rand_instr_stream,10
    +directed_instr_1=riscv_loop_instr,4
    +directed_instr_2=riscv_hazard_instr_stream,4
    +directed_instr_3=riscv_load_store_hazard_instr_stream,4
    +directed_instr_4=riscv_multi_page_load_store_instr_stream,4
    +directed_instr_5=riscv_mem_region_stress_test,4
    +directed_instr_6=riscv_jal_instr,4
    +directed_instr_7=riscv_int_numeric_corner_stream,4
    +directed_instr_8=riscv_zfa_numeric_corner_stream,10
    +directed_instr_9=riscv_amo_instr_stream,4
    +directed_instr_10=riscv_lr_sc_instr_stream,20
    +directed_instr_11=f_flags_instr_stream,30
    +illegal_instr_ratio=4
    +pmp_randomize=0
    +pmp_num_regions=1
    +pmp_region_0=A:TOR,L:0,R:1,X:1,W:1,ADDR:0xFFFFFFFFFFFFFFFF
    +enable_page_table_exception=0
    +no_ebreak=0
    +hint_instr_ratio=5
    +uvm_set_inst_override=riscv_asm_program_gen,noelv_asm_program_gen,'uvm_test_top.asm_gen'
    +enable_zba_extension=1
    +enable_zfh_extension=1
    +enable_zfa_extension=1
    +enable_zcb_extension=1
    +enable_zbkx_extension=1
    +enable_zbb_extension=1
    +enable_zbc_extension=1
    +enable_zbs_extension=1
    +enable_zbkb_extension=1
    +enable_zbkc_extension=1
    +enable_floating_point=1
  rtl_test: core_base_test
