- status: 0 - openlane design prep
  runtime_s: 1.96
  runtime_ts: 0h0m1s963ms
- status: 1 - synthesis - yosys
  runtime_s: 28.64
  runtime_ts: 0h0m28s640ms
- status: 2 - sta - openroad
  runtime_s: 3.01
  runtime_ts: 0h0m3s12ms
- status: 3 - sta - openroad
  runtime_s: 2.68
  runtime_ts: 0h0m2s676ms
- status: 4 - floorplan initialization - openroad
  runtime_s: 0.83
  runtime_ts: 0h0m0s833ms
- status: 5 - ioplace - openroad
  runtime_s: 0.41
  runtime_ts: 0h0m0s412ms
- status: 6 - tap/decap insertion - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s563ms
- status: 7 - pdn generation - openroad
  runtime_s: 4.17
  runtime_ts: 0h0m4s171ms
- status: 8 - global placement - openroad
  runtime_s: 108.36
  runtime_ts: 0h1m48s362ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 10.92
  runtime_ts: 0h0m10s920ms
- status: 10 - write verilog - openroad
  runtime_s: 0.57
  runtime_ts: 0h0m0s575ms
- status: 11 - detailed placement - openroad
  runtime_s: 1.06
  runtime_ts: 0h0m1s60ms
