

================================================================
== Vitis HLS Report for 'Block_entry_proc'
================================================================
* Date:           Fri Dec 19 23:43:49 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.294 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      4|        0|       42|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      170|     -|
|Register             |        -|      -|      163|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      4|      163|      214|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U13  |mul_32s_32s_32_1_1  |        0|   4|  0|  42|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   4|  0|  42|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   1|          2|    1|          2|
    |ap_return_0    |  32|          2|   32|         64|
    |ap_return_1    |  32|          2|   32|         64|
    |ap_return_2    |  32|          2|   32|         64|
    |ap_return_3    |  32|          2|   32|         64|
    |ap_return_4    |  32|          2|   32|         64|
    |cols_c5_blk_n  |   1|          2|    1|          2|
    |cols_c6_blk_n  |   1|          2|    1|          2|
    |cols_c7_blk_n  |   1|          2|    1|          2|
    |cols_c_blk_n   |   1|          2|    1|          2|
    |real_start     |   1|          2|    1|          2|
    |rows_c1_blk_n  |   1|          2|    1|          2|
    |rows_c2_blk_n  |   1|          2|    1|          2|
    |rows_c3_blk_n  |   1|          2|    1|          2|
    |rows_c4_blk_n  |   1|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 170|         30|  170|        340|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  32|   0|   32|          0|
    |ap_return_1_preg  |  32|   0|   32|          0|
    |ap_return_2_preg  |  32|   0|   32|          0|
    |ap_return_3_preg  |  32|   0|   32|          0|
    |ap_return_4_preg  |  32|   0|   32|          0|
    |start_once_reg    |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 163|   0|  163|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_return_0             |  out|   32|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_return_1             |  out|   32|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_return_2             |  out|   32|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_return_3             |  out|   32|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_return_4             |  out|   32|  ap_ctrl_hs|  Block_entry_proc|  return value|
|rows                    |   in|   32|     ap_none|              rows|        scalar|
|cols                    |   in|   32|     ap_none|              cols|        scalar|
|rows_c1_din             |  out|   32|     ap_fifo|           rows_c1|       pointer|
|rows_c1_full_n          |   in|    1|     ap_fifo|           rows_c1|       pointer|
|rows_c1_write           |  out|    1|     ap_fifo|           rows_c1|       pointer|
|rows_c1_num_data_valid  |   in|    3|     ap_fifo|           rows_c1|       pointer|
|rows_c1_fifo_cap        |   in|    3|     ap_fifo|           rows_c1|       pointer|
|rows_c2_din             |  out|   32|     ap_fifo|           rows_c2|       pointer|
|rows_c2_full_n          |   in|    1|     ap_fifo|           rows_c2|       pointer|
|rows_c2_write           |  out|    1|     ap_fifo|           rows_c2|       pointer|
|rows_c2_num_data_valid  |   in|    3|     ap_fifo|           rows_c2|       pointer|
|rows_c2_fifo_cap        |   in|    3|     ap_fifo|           rows_c2|       pointer|
|rows_c3_din             |  out|   32|     ap_fifo|           rows_c3|       pointer|
|rows_c3_full_n          |   in|    1|     ap_fifo|           rows_c3|       pointer|
|rows_c3_write           |  out|    1|     ap_fifo|           rows_c3|       pointer|
|rows_c3_num_data_valid  |   in|    3|     ap_fifo|           rows_c3|       pointer|
|rows_c3_fifo_cap        |   in|    3|     ap_fifo|           rows_c3|       pointer|
|rows_c4_din             |  out|   32|     ap_fifo|           rows_c4|       pointer|
|rows_c4_full_n          |   in|    1|     ap_fifo|           rows_c4|       pointer|
|rows_c4_write           |  out|    1|     ap_fifo|           rows_c4|       pointer|
|rows_c4_num_data_valid  |   in|    3|     ap_fifo|           rows_c4|       pointer|
|rows_c4_fifo_cap        |   in|    3|     ap_fifo|           rows_c4|       pointer|
|cols_c_din              |  out|   32|     ap_fifo|            cols_c|       pointer|
|cols_c_full_n           |   in|    1|     ap_fifo|            cols_c|       pointer|
|cols_c_write            |  out|    1|     ap_fifo|            cols_c|       pointer|
|cols_c_num_data_valid   |   in|    3|     ap_fifo|            cols_c|       pointer|
|cols_c_fifo_cap         |   in|    3|     ap_fifo|            cols_c|       pointer|
|cols_c5_din             |  out|   32|     ap_fifo|           cols_c5|       pointer|
|cols_c5_full_n          |   in|    1|     ap_fifo|           cols_c5|       pointer|
|cols_c5_write           |  out|    1|     ap_fifo|           cols_c5|       pointer|
|cols_c5_num_data_valid  |   in|    3|     ap_fifo|           cols_c5|       pointer|
|cols_c5_fifo_cap        |   in|    3|     ap_fifo|           cols_c5|       pointer|
|cols_c6_din             |  out|   32|     ap_fifo|           cols_c6|       pointer|
|cols_c6_full_n          |   in|    1|     ap_fifo|           cols_c6|       pointer|
|cols_c6_write           |  out|    1|     ap_fifo|           cols_c6|       pointer|
|cols_c6_num_data_valid  |   in|    3|     ap_fifo|           cols_c6|       pointer|
|cols_c6_fifo_cap        |   in|    3|     ap_fifo|           cols_c6|       pointer|
|cols_c7_din             |  out|   32|     ap_fifo|           cols_c7|       pointer|
|cols_c7_full_n          |   in|    1|     ap_fifo|           cols_c7|       pointer|
|cols_c7_write           |  out|    1|     ap_fifo|           cols_c7|       pointer|
|cols_c7_num_data_valid  |   in|    3|     ap_fifo|           cols_c7|       pointer|
|cols_c7_fifo_cap        |   in|    3|     ap_fifo|           cols_c7|       pointer|
+------------------------+-----+-----+------------+------------------+--------------+

