
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore split_compensate ...


----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic Verilog template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_
   v1_01_a/data/../hdl/verilog/user_logic.v"
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/family_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v2_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v2_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v2_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v2_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_0
0_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_bu
rst_v1_00_a/hdl/vhdl/plb_mstr_addr_gen.vhd" in Library
plbv46_master_burst_v1_00_a.
Entity <plb_mstr_addr_gen> compiled.
Entity <plb_mstr_addr_gen> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_bu
rst_v1_00_a/hdl/vhdl/rd_wr_calc_burst.vhd" in Library
plbv46_master_burst_v1_00_a.
Entity <rd_wr_calc_burst> compiled.
Entity <rd_wr_calc_burst> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_sin
gle_v1_00_a/hdl/vhdl/plb_address_decoder.vhd" in Library
plbv46_slave_single_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_bu
rst_v1_00_a/hdl/vhdl/cc_brst_exp_adptr.vhd" in Library
plbv46_master_burst_v1_00_a.
Entity <cc_brst_exp_adptr> compiled.
Entity <cc_brst_exp_adptr> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_bu
rst_v1_00_a/hdl/vhdl/data_width_adapter.vhd" in Library
plbv46_master_burst_v1_00_a.
Entity <data_width_adapter> compiled.
Entity <data_width_adapter> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_bu
rst_v1_00_a/hdl/vhdl/data_mirror_128.vhd" in Library
plbv46_master_burst_v1_00_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_bu
rst_v1_00_a/hdl/vhdl/rd_wr_controller.vhd" in Library
plbv46_master_burst_v1_00_a.
Entity <rd_wr_controller> compiled.
Entity <rd_wr_controller> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_bu
rst_v1_00_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" in Library
plbv46_master_burst_v1_00_a.
Entity <llink_rd_backend_no_fifo> compiled.
Entity <llink_rd_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_bu
rst_v1_00_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" in Library
plbv46_master_burst_v1_00_a.
Entity <llink_wr_backend_no_fifo> compiled.
Entity <llink_wr_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_sin
gle_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" in Library
plbv46_slave_single_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_sin
gle_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd" in Library
plbv46_slave_single_v1_00_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_bu
rst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd" in Library
plbv46_master_burst_v1_00_a.
Entity <plbv46_master_burst> compiled.
Entity <plbv46_master_burst> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_v1_
01_a/data/../hdl/vhdl/split_compensate.vhd" in Library split_compensate_v1_01_a.
Entity <split_compensate> compiled.
Entity <split_compensate> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
No BFM simulation files will be generated at this time ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
output user slave register(s) offset to software driver header ...
output user master register(s) offset to software driver header ...
output software reset offset to software driver header ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_v1_0
1_a and peripheral software templates under
/home/gq777/ece532/system/Video_To_RAM_System_256MB/drivers/split_compensate_v1_
01_a respectively.

Peripheral Summary:

  top name       : split_compensate
  version        : 1.01.a
  type           : PLB (v4.6) master slave
  features       : slave attachment
                   master attachment
                   soft reset
                   user s/w registers
                   user master model

Address Block Summary:

  user logic slv : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF
  user logic mst : C_BASEADDR + 0x00000100
                 : C_BASEADDR + 0x000001FF
  soft reset     : C_BASEADDR + 0x00000200
                 : C_BASEADDR + 0x000002FF

File Summary

  - HDL source -
/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_v1_0
1_a/hdl
  top entity     : vhdl/split_compensate.vhd
  user logic     : verilog/user_logic.v

  - XPS interface -
/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_v1_0
1_a/data
  mpd            : split_compensate_v2_1_0.mpd
  pao            : split_compensate_v2_1_0.pao

  - ISE project -
/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_v1_0
1_a/devl/projnav
  ise project    : split_compensate.ise
  cli command    : split_compensate.cli


  - XST synthesis -
/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_v1_0
1_a/devl/synthesis
  xst script     : split_compensate_xst.scr
  xst project    : split_compensate_xst.prj

  - Misc file -
/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_v1_0
1_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
/home/gq777/ece532/system/Video_To_RAM_System_256MB/drivers/split_compensate_v1_
01_a/src
  makefile       : Makefile
  header         : split_compensate.h
  source         : split_compensate.c
  selftest       : split_compensate_selftest.c

  - Driver interface -
/home/gq777/ece532/system/Video_To_RAM_System_256MB/drivers/split_compensate_v1_
01_a/data
  mdd            : split_compensate_v2_1_0.mdd
  tcl            : split_compensate_v2_1_0.tcl


