INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_gray
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_stt_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/decoder_4to16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4to16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_4to2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_4to2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_to_bin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/top_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sim_1/new/tb_top_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_ip
