<<syn>>
read_file ../FAS_new.v
source FAS_10.sdc
compile -exact_map -map_effort high -area_effort high
report_area -hierarchy > ./new/part1/area_10.log
report_power > ./new/part1/power_10.log
report_timing > ./new/part1/timing_10.log
define_name_rules name_rule -case_insensitive 
change_names -hierarchy -rules name_rule
change_names -hierarchy -rules verilog
write -format ddc -hierarchy -output ./new/part1/FAS_syn_10.ddc
write_sdf -version 2.1 ./new/part1/FAS_syn_10.sdf
write -format verilog -hierarchy -output ./new/part1/FAS_syn_10.v
remove_design -designs 

<code coverage>
ncverilog testfixture1.v FAS_new.v +define+RTL+pat5 -coverage all -covscope scope_FAS_new -covoverwrite

<gate level simulation>
ncverilog ./testfixture1_10.v ./new/part1/FAS_syn_10.v -v ./tsmc13_neg.v +define+SDFNEW +access+r -clean
ncverilog ./testfixture2_10.v ./new/part1/FAS_syn_10.v -v ./tsmc13_neg.v +define+SDFNEW +access+r -clean