//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34097967
// Cuda compilation tools, release 12.4, V12.4.131
// Based on NVVM 7.0.1
//

.version 8.4
.target sm_52
.address_size 64

	// .globl	generate_image

.visible .entry generate_image(
	.param .u32 generate_image_param_0,
	.param .u32 generate_image_param_1,
	.param .u32 generate_image_param_2,
	.param .u32 generate_image_param_3,
	.param .u64 generate_image_param_4
)
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<5>;


	ld.param.u32 	%r3, [generate_image_param_0];
	ld.param.u32 	%r6, [generate_image_param_1];
	ld.param.u32 	%r4, [generate_image_param_2];
	ld.param.u32 	%r5, [generate_image_param_3];
	ld.param.u64 	%rd2, [generate_image_param_4];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ctaid.y;
	mov.u32 	%r12, %tid.y;
	mad.lo.s32 	%r2, %r11, %r10, %r12;
	setp.ge.s32 	%p1, %r1, %r3;
	setp.ge.s32 	%p2, %r2, %r6;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_4;

	mad.lo.s32 	%r13, %r2, %r3, %r1;
	mul.lo.s32 	%r14, %r13, 3;
	sub.s32 	%r15, %r1, %r4;
	mul.lo.s32 	%r16, %r15, %r15;
	sub.s32 	%r17, %r2, %r5;
	mad.lo.s32 	%r18, %r17, %r17, %r16;
	setp.lt.u32 	%p4, %r18, 401;
	cvt.s64.s32 	%rd3, %r14;
	cvta.to.global.u64 	%rd4, %rd2;
	add.s64 	%rd1, %rd4, %rd3;
	@%p4 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_2;

$L__BB0_3:
	mov.u16 	%rs1, 255;
	st.global.u8 	[%rd1], %rs1;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1+1], %rs2;
	st.global.u8 	[%rd1+2], %rs2;
	bra.uni 	$L__BB0_4;

$L__BB0_2:
	st.global.u8 	[%rd1], %r1;
	st.global.u8 	[%rd1+1], %r2;
	add.s32 	%r19, %r1, %r2;
	st.global.u8 	[%rd1+2], %r19;

$L__BB0_4:
	ret;

}

