// Seed: 169743018
module module_0 (
    output wire id_0,
    input tri1 id_1,
    output tri id_2,
    output wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input wire id_7,
    input tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11
);
  wire id_13;
endmodule
module module_1 (
    output wor id_0
    , id_6,
    input supply0 id_1,
    input wire id_2,
    output uwire id_3,
    output tri0 id_4
);
  wire id_7;
  assign id_4 = -1 - id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_2,
      id_2,
      id_4,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
  tri1 id_8 = -1;
  assign id_3#(.id_1(1)) = id_7 ==? {id_2, -1};
endmodule
