{
  "design": {
    "design_info": {
      "boundary_crc": "0xA6FB9D97A7AE959E",
      "device": "xc7z020clg484-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "MIPS_BRAM_IFACE_0": ""
    },
    "interface_ports": {
      "BRAM_PORTB_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "RST_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "RST_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "rsta_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "MIPS_BRAM_IFACE_0": {
        "vlnv": "sdu.dk:user:MIPS_BRAM_IFACE:1.0",
        "xci_name": "design_1_MIPS_BRAM_IFACE_0_0"
      }
    },
    "interface_nets": {
      "BRAM_PORTB_0_1": {
        "interface_ports": [
          "BRAM_PORTB_0",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      }
    },
    "nets": {
      "CLK_0_1": {
        "ports": [
          "CLK_0",
          "MIPS_BRAM_IFACE_0/CLK",
          "blk_mem_gen_0/clka"
        ]
      },
      "MIPS_BRAM_IFACE_0_ADDR": {
        "ports": [
          "MIPS_BRAM_IFACE_0/ADDR",
          "blk_mem_gen_0/addra"
        ]
      },
      "MIPS_BRAM_IFACE_0_Data_Out": {
        "ports": [
          "MIPS_BRAM_IFACE_0/Data_Out",
          "blk_mem_gen_0/dina"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "MIPS_BRAM_IFACE_0/Data_In"
        ]
      },
      "RST_0_1": {
        "ports": [
          "RST_0",
          "MIPS_BRAM_IFACE_0/RST"
        ]
      },
      "MIPS_BRAM_IFACE_0_WE": {
        "ports": [
          "MIPS_BRAM_IFACE_0/WE",
          "blk_mem_gen_0/wea"
        ]
      },
      "MIPS_BRAM_IFACE_0_CS": {
        "ports": [
          "MIPS_BRAM_IFACE_0/CS",
          "blk_mem_gen_0/ena"
        ]
      },
      "rsta_0_1": {
        "ports": [
          "rsta_0",
          "blk_mem_gen_0/rsta"
        ]
      }
    }
  }
}