A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, Proceedings of the 15th Annual International Symposium on Computer architecture, p.280-298, May 30-June 02, 1988, Honolulu, Hawaii, USA
Ali-Reza, Adl-Tabatabai, Shpeisman, T., and Gottschlich, J. 2012. Draft specification of transactional language constructs for C&plus;&plus;. Tech. rep., Transactional Memory Specification Drafting Group.
Michael K. Chen , Kunle Olukotun, The Jrpm system for dynamically parallelizing Java programs, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859668]
Chen Tian , Min Feng , Vijay Nagarajan , Rajiv Gupta, Copy or Discard execution model for speculative parallelization on multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.330-341, November 08-12, 2008[doi>10.1109/MICRO.2008.4771802]
Marcelo Cintra , Diego R. Llanos, Design Space Exploration of a Software Speculative Parallelization Scheme, IEEE Transactions on Parallel and Distributed Systems, v.16 n.6, p.562-576, June 2005[doi>10.1109/TPDS.2005.69]
Marcelo Cintra , José F. Martínez , Josep Torrellas, Architectural support for scalable speculative parallelization in shared-memory multiprocessors, Proceedings of the 27th annual international symposium on Computer architecture, p.13-24, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.363382]
David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
Luke Dalessandro , Michael F. Spear , Michael L. Scott, NOrec: streamlining STM by abolishing ownership records, Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, January 09-14, 2010, Bangalore, India[doi>10.1145/1693453.1693464]
Francis Dang , Hao Yu , Lawrence Rauchwerger, The R-LRPD Test: Speculative Parallelization of Partially Parallel Loops, Proceedings of the 16th International Symposium on Parallel and Distributed Processing, p.20, April 15-19, 2002
Dave Dice , Ori Shalev , Nir Shavit, Transactional locking II, Proceedings of the 20th international conference on Distributed Computing, September 18-20, 2006, Stockholm, Sweden[doi>10.1007/11864219_14]
Dave Dice , Nir Shavit, TLRW: return of the read-write lock, Proceedings of the 22nd ACM symposium on Parallelism in algorithms and architectures, June 13-15, 2010, Thira, Santorini, Greece[doi>10.1145/1810479.1810531]
Pascal Felber , Christof Fetzer , Torvald Riegel, Dynamic performance tuning of word-based software transactional memory, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, February 20-23, 2008, Salt Lake City, UT, USA[doi>10.1145/1345206.1345241]
Gupta, A., Weber, W.-D., and Mowry, T. C. 1990. Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In Proceedings of the International Conference on Parallel Processing (ICPP). 312--321.
Nikolas Ioannou , Jeremy Singer , Salman Khan , Polychronis Xekalakis , Paraskevas Yiapanis , Adam Pocock , Gavin Brown , Mikel Lujan , Ian Watson , Marcelo Cintra, Toward a more accurate understanding of the limits of the TLS execution paradigm, Proceedings of the IEEE International Symposium on Workload Characterization (IISWC'10), p.1-12, December 02-04, 2010[doi>10.1109/IISWC.2010.5649169]
Troy A. Johnson , Rudolf Eigenmann , T. N. Vijaykumar, Speculative thread decomposition through empirical optimization, Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming, March 14-17, 2007, San Jose, California, USA[doi>10.1145/1229428.1229474]
Troy A. Johnson , Rudolf Eigenmann , T. N. Vijaykumar, Min-cut program decomposition for thread-level speculation, Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation, June 09-11, 2004, Washington DC, USA[doi>10.1145/996841.996851]
Hanjun Kim , Nick P. Johnson , Jae W. Lee , Scott A. Mahlke , David I. August, Automatic speculative DOALL for clusters, Proceedings of the Tenth International Symposium on Code Generation and Optimization, March 31-April 04, 2012, San Jose, California[doi>10.1145/2259016.2259029]
Hanjun Kim , Arun Raman , Feng Liu , Jae W. Lee , David I. August, Scalable Speculative Parallelization on Commodity Clusters, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 04-08, 2010[doi>10.1109/MICRO.2010.19]
Wei Liu , James Tuck , Luis Ceze , Wonsun Ahn , Karin Strauss , Jose Renau , Josep Torrellas, POSH: a TLS compiler that exploits program structure, Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming, March 29-31, 2006, New York, New York, USA[doi>10.1145/1122971.1122997]
Yangchun Luo , Venkatesan Packirisamy , Wei-Chung Hsu , Antonia Zhai , Nikhil Mungre , Ankit Tarkas, Dynamic performance tuning for speculative threads, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555812]
Carlos Madriles , Pedro Lopez , Josep Maria Codina , Enric Gibert , Fernando Latorre , Alejandro Martinez , Raul Martinez , Antonio Gonzalez, Anaphase: A Fine-Grain Thread Decomposition Scheme for Speculative Multithreading, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.15-25, September 12-16, 2009[doi>10.1109/PACT.2009.27]
Mojtaba Mehrara , Jeff Hao , Po-Chun Hsu , Scott Mahlke, Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory, Proceedings of the 2009 ACM SIGPLAN conference on Programming language design and implementation, June 15-21, 2009, Dublin, Ireland[doi>10.1145/1542476.1542495]
Cosmin E. Oancea , Alan Mycroft , Tim Harris, A lightweight in-place implementation for software thread-level speculation, Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures, August 11-13, 2009, Calgary, AB, Canada[doi>10.1145/1583991.1584050]
Guilherme Ottoni , Ram Rangan , Adam Stoler , David I. August, Automatic Thread Extraction with Decoupled Software Pipelining, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.105-118, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.13]
Packirisamy, V., Zhai, A., Hsu, W.-C., Yew, P.-C., and Ngai, T.-F. 2009. Exploring speculative parallelism in SPEC2006. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. 77--88.
Manohar K. Prabhu , Kunle Olukotun, Exposing speculative thread parallelism in SPEC2000, Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming, June 15-17, 2005, Chicago, IL, USA[doi>10.1145/1065944.1065964]
Carlos García Quiñones , Carlos Madriles , Jesús Sánchez , Pedro Marcuello , Antonio González , Dean M. Tullsen, Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065043]
Arun Raman , Hanjun Kim , Thomas R. Mason , Thomas B. Jablin , David I. August, Speculative parallelization using software multi-threaded transactions, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736030]
Lawrence Rauchwerger, Run-time parallelization: its time has come, Parallel Computing, v.24 n.3-4, p.527-556, May, 1998[doi>10.1016/S0167-8191(98)00024-6]
Lawrence Rauchwerger , David Padua, The privatizing DOALL test: a run-time technique for DOALL loop identification and array privatization, Proceedings of the 8th international conference on Supercomputing, p.33-43, July 11-15, 1994, Manchester, England[doi>10.1145/181181.181254]
Lawrence Rauchwerger , David Padua, The LRPD test: speculative run-time parallelization of loops with privatization and reduction parallelization, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.218-232, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207148]
Bratin Saha , Ali-Reza Adl-Tabatabai , Richard L. Hudson , Chi Cao Minh , Benjamin Hertzberg, McRT-STM: a high performance software transactional memory system for a multi-core runtime, Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming, March 29-31, 2006, New York, New York, USA[doi>10.1145/1122971.1123001]
Saltz, J. H., Berryman, H., and Wu, J. 1991. Multiprocessors and run-time compilation. Concurr. Practice Exper. 573--592.
Michael F. Spear , Luke Dalessandro , Virendra J. Marathe , Michael L. Scott, A comprehensive strategy for contention management in software transactional memory, Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming, February 14-18, 2009, Raleigh, NC, USA[doi>10.1145/1504176.1504199]
Spear, M. F., Shriraman, A., Daless, L., and Scott, M. L. 2009b. Transactional mutex locks. In Proceedings of the SIGPLAN Workshop on Transactional Computing.
Chen Tian , Min Feng , Rajiv Gupta, Supporting speculative parallelization in the presence of dynamic data structures, Proceedings of the 2010 ACM SIGPLAN conference on Programming language design and implementation, June 05-10, 2010, Toronto, Ontario, Canada[doi>10.1145/1806596.1806604]
Amy Wang , Matthew Gaudet , Peng Wu , José Nelson Amaral , Martin Ohmacht , Christopher Barton , Raul Silvera , Maged Michael, Evaluation of Blue Gene/Q hardware support for transactional memories, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370836]
Cheng Wang , Wei-Yu Chen , Youfeng Wu , Bratin Saha , Ali-Reza Adl-Tabatabai, Code Generation and Optimization for Transactional Memory Constructs in an Unmanaged Language, Proceedings of the International Symposium on Code Generation and Optimization, p.34-48, March 11-14, 2007[doi>10.1109/CGO.2007.4]
Ian Watson , Chris Kirkham , Mikel Lujan, A Study of a Transactional Parallel Routing Algorithm, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.388-398, September 15-19, 2007[doi>10.1109/PACT.2007.11]
