{
  "processor": "U808",
  "manufacturer": "VEB Mikroelektronik Erfurt (East Germany/DDR)",
  "year": 1978,
  "schema_version": "1.0",
  "source": "U808 datasheet, VEB Mikroelektronik Erfurt; Intel 8008 Users Manual cross-reference",
  "base_architecture": "i8008",
  "base_timing_reference": "../../intel/i8008/timing/i8008_timing.json",
  "timing_notes": "East German clone of Intel 8008. Cycle-identical to original 8008. 8-bit CPU with 14-bit address bus (16KB). One of the earliest Eastern Bloc CPU clones. Used in early DDR computing equipment.",
  "instruction_count": 78,
  "instructions": [
    {"mnemonic": "MOV A,A", "opcode": "0xC0", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Lr1r2: 1 cycle (5 states)"},
    {"mnemonic": "MOV A,B", "opcode": "0xC1", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": ""},
    {"mnemonic": "MOV A,C", "opcode": "0xC2", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": ""},
    {"mnemonic": "MOV A,D", "opcode": "0xC3", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": ""},
    {"mnemonic": "MOV A,E", "opcode": "0xC4", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": ""},
    {"mnemonic": "MOV A,H", "opcode": "0xC5", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": ""},
    {"mnemonic": "MOV A,L", "opcode": "0xC6", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": ""},
    {"mnemonic": "MOV A,M", "opcode": "0xC7", "bytes": 1, "cycles": 8, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load A from memory (HL). 2 cycles (8 states)"},
    {"mnemonic": "MOV B,A", "opcode": "0xC8", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": ""},
    {"mnemonic": "MOV M,A", "opcode": "0xF8", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Store A to memory (HL). 2 cycles (7 states)"},
    {"mnemonic": "MVI A,d8", "opcode": "0x06", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to A. 2 cycles (8 states)"},
    {"mnemonic": "MVI B,d8", "opcode": "0x0E", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to B"},
    {"mnemonic": "MVI C,d8", "opcode": "0x16", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to C"},
    {"mnemonic": "MVI M,d8", "opcode": "0x3E", "bytes": 2, "cycles": 9, "category": "data_transfer", "addressing_mode": "immediate_indirect", "flags_affected": "none", "notes": "Move immediate to memory. 3 machine cycles (9 states)"},
    {"mnemonic": "ADD A", "opcode": "0x80", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": "Add register to A. 1 cycle (5 states)"},
    {"mnemonic": "ADD B", "opcode": "0x81", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": ""},
    {"mnemonic": "ADD M", "opcode": "0x87", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "CZSP", "notes": "Add memory to A. 2 cycles (8 states)"},
    {"mnemonic": "ADI d8", "opcode": "0x04", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSP", "notes": "Add immediate to A"},
    {"mnemonic": "ADC A", "opcode": "0x88", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": "Add with carry"},
    {"mnemonic": "ACI d8", "opcode": "0x0C", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSP", "notes": "Add immediate with carry"},
    {"mnemonic": "SUB A", "opcode": "0x90", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": "Subtract register from A"},
    {"mnemonic": "SUB B", "opcode": "0x91", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": ""},
    {"mnemonic": "SUI d8", "opcode": "0x14", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSP", "notes": "Subtract immediate"},
    {"mnemonic": "SBB A", "opcode": "0x98", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": "Subtract with borrow"},
    {"mnemonic": "ANA A", "opcode": "0xA0", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": "AND with A"},
    {"mnemonic": "ANI d8", "opcode": "0x24", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSP", "notes": "AND immediate"},
    {"mnemonic": "XRA A", "opcode": "0xA8", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": "XOR with A"},
    {"mnemonic": "ORA A", "opcode": "0xB0", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": "OR with A"},
    {"mnemonic": "CMP A", "opcode": "0xB8", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": "Compare with A"},
    {"mnemonic": "CPI d8", "opcode": "0x3C", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSP", "notes": "Compare immediate"},
    {"mnemonic": "INR A", "opcode": "0x00", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": "Increment A"},
    {"mnemonic": "DCR A", "opcode": "0x01", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP", "notes": "Decrement A"},
    {"mnemonic": "RLC", "opcode": "0x02", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate A left"},
    {"mnemonic": "RRC", "opcode": "0x0A", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate A right"},
    {"mnemonic": "RAL", "opcode": "0x12", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate left through carry"},
    {"mnemonic": "RAR", "opcode": "0x1A", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate right through carry"},
    {"mnemonic": "JMP addr", "opcode": "0x44", "bytes": 3, "cycles": 11, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump unconditional. 3 cycles (11 states)"},
    {"mnemonic": "JFC addr", "opcode": "0x40", "bytes": 3, "cycles": 11, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if carry clear. 3 cycles (11 states); 9 if not taken"},
    {"mnemonic": "JFZ addr", "opcode": "0x48", "bytes": 3, "cycles": 11, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if zero clear"},
    {"mnemonic": "CALL addr", "opcode": "0x46", "bytes": 3, "cycles": 11, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call subroutine. 3 cycles (11 states)"},
    {"mnemonic": "RET", "opcode": "0x07", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return. 1 cycle (5 states)"},
    {"mnemonic": "RST n", "opcode": "0x05", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Restart"},
    {"mnemonic": "IN port", "opcode": "0x41", "bytes": 2, "cycles": 8, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from port. 2 cycles (8 states)"},
    {"mnemonic": "OUT port", "opcode": "0x41", "bytes": 2, "cycles": 6, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to port. Encoded in opcode bits"},
    {"mnemonic": "HLT", "opcode": "0xFF", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt. 1 cycle (4 states)"},
    {"mnemonic": "NOP", "opcode": "0xC0", "bytes": 1, "cycles": 5, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "MOV A,A acts as NOP"}
  ]
}
