digraph "CFG for '_Z12marshalling2PiS_ii' function" {
	label="CFG for '_Z12marshalling2PiS_ii' function";

	Node0x5f47550 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 2, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %13 = add i32 %11, %12\l  %14 = add i32 %13, %2\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %16 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 4, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %22 = add i32 %20, %21\l  %23 = shl nsw i32 %2, 1\l  %24 = add nsw i32 %23, -1\l  %25 = icmp slt i32 %14, %24\l  %26 = icmp slt i32 %22, %3\l  %27 = select i1 %25, i1 %26, i1 false\l  br i1 %27, label %28, label %48\l|{<s0>T|<s1>F}}"];
	Node0x5f47550:s0 -> Node0x5f4b220;
	Node0x5f47550:s1 -> Node0x5f4b2b0;
	Node0x5f4b220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%28:\l28:                                               \l  %29 = xor i32 %13, -1\l  %30 = add i32 %29, %3\l  %31 = icmp slt i32 %22, %30\l  br i1 %31, label %32, label %42\l|{<s0>T|<s1>F}}"];
	Node0x5f4b220:s0 -> Node0x5f4b5a0;
	Node0x5f4b220:s1 -> Node0x5f4b5f0;
	Node0x5f4b5a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%32:\l32:                                               \l  %33 = xor i32 %22, -1\l  %34 = add i32 %33, %2\l  %35 = mul nsw i32 %34, %3\l  %36 = add i32 %13, 1\l  %37 = add i32 %36, %22\l  %38 = add i32 %37, %35\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %39\l  %41 = load i32, i32 addrspace(1)* %40, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  br label %42\l}"];
	Node0x5f4b5a0 -> Node0x5f4b5f0;
	Node0x5f4b5f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%42:\l42:                                               \l  %43 = phi i32 [ %41, %32 ], [ 0, %28 ]\l  %44 = mul nsw i32 %14, %3\l  %45 = add nsw i32 %44, %22\l  %46 = sext i32 %45 to i64\l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %46\l  store i32 %43, i32 addrspace(1)* %47, align 4, !tbaa !7\l  br label %48\l}"];
	Node0x5f4b5f0 -> Node0x5f4b2b0;
	Node0x5f4b2b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  ret void\l}"];
}
