

================================================================
== Vitis HLS Report for 'operator_lt'
================================================================
* Date:           Thu Dec 19 08:55:54 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  6.030 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      163|  51.000 ns|  1.385 us|    6|  163|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 168
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 34 
3 --> 4 34 
4 --> 5 34 
5 --> 6 34 
6 --> 7 34 
7 --> 8 34 
8 --> 9 34 
9 --> 10 34 
10 --> 11 34 
11 --> 12 34 
12 --> 13 34 
13 --> 14 34 
14 --> 15 34 
15 --> 16 34 
16 --> 17 34 
17 --> 18 34 
18 --> 19 34 
19 --> 20 34 
20 --> 21 34 
21 --> 22 34 
22 --> 23 34 
23 --> 24 34 
24 --> 25 34 
25 --> 26 34 
26 --> 27 34 
27 --> 28 34 
28 --> 29 34 
29 --> 30 34 
30 --> 31 34 
31 --> 32 34 
32 --> 33 34 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 97 
37 --> 38 
38 --> 39 97 
39 --> 40 
40 --> 41 97 
41 --> 42 
42 --> 43 97 
43 --> 44 
44 --> 45 97 
45 --> 46 
46 --> 47 97 
47 --> 48 
48 --> 49 97 
49 --> 50 
50 --> 51 97 
51 --> 52 
52 --> 53 97 
53 --> 54 
54 --> 55 97 
55 --> 56 
56 --> 57 97 
57 --> 58 
58 --> 59 97 
59 --> 60 
60 --> 61 97 
61 --> 62 
62 --> 63 97 
63 --> 64 
64 --> 65 97 
65 --> 66 
66 --> 67 97 
67 --> 68 
68 --> 69 97 
69 --> 70 
70 --> 71 97 
71 --> 72 
72 --> 73 97 
73 --> 74 
74 --> 75 97 
75 --> 76 
76 --> 77 97 
77 --> 78 
78 --> 79 97 
79 --> 80 
80 --> 81 97 
81 --> 82 
82 --> 83 97 
83 --> 84 
84 --> 85 97 
85 --> 86 
86 --> 87 97 
87 --> 88 
88 --> 89 97 
89 --> 90 
90 --> 91 97 
91 --> 92 
92 --> 93 97 
93 --> 94 
94 --> 95 97 
95 --> 96 
96 --> 97 
97 --> 168 98 162 
98 --> 99 
99 --> 162 100 
100 --> 101 
101 --> 162 102 
102 --> 103 
103 --> 162 104 
104 --> 105 
105 --> 162 106 
106 --> 107 
107 --> 162 108 
108 --> 109 
109 --> 162 110 
110 --> 111 
111 --> 162 112 
112 --> 113 
113 --> 162 114 
114 --> 115 
115 --> 160 116 162 
116 --> 117 
117 --> 160 118 162 
118 --> 119 
119 --> 160 120 162 
120 --> 121 
121 --> 160 122 162 
122 --> 123 
123 --> 160 124 162 
124 --> 125 
125 --> 160 126 162 
126 --> 127 
127 --> 160 128 162 
128 --> 129 
129 --> 160 130 162 
130 --> 131 
131 --> 160 132 162 
132 --> 133 
133 --> 160 134 162 
134 --> 135 
135 --> 160 136 162 
136 --> 137 
137 --> 160 138 162 
138 --> 139 
139 --> 160 140 162 
140 --> 141 
141 --> 160 142 162 
142 --> 143 
143 --> 160 144 162 
144 --> 145 
145 --> 160 146 162 
146 --> 147 
147 --> 160 148 162 
148 --> 149 
149 --> 160 150 162 
150 --> 151 
151 --> 160 152 162 
152 --> 153 
153 --> 160 154 162 
154 --> 155 
155 --> 160 156 162 
156 --> 157 
157 --> 160 158 162 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 166 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i1 %u, i64 0, i64 31" [./bignum.h:67]   --->   Operation 169 'getelementptr' 'u_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (2.32ns)   --->   "%u_load = load i5 %u_addr" [./bignum.h:67]   --->   Operation 170 'load' 'u_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.52>
ST_2 : Operation 171 [1/2] (2.32ns)   --->   "%u_load = load i5 %u_addr" [./bignum.h:67]   --->   Operation 171 'load' 'u_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 172 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.1, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 172 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%u_addr_1 = getelementptr i1 %u, i64 0, i64 30" [./bignum.h:67]   --->   Operation 173 'getelementptr' 'u_addr_1' <Predicate = (!u_load)> <Delay = 0.00>
ST_2 : Operation 174 [2/2] (2.32ns)   --->   "%u_load_1 = load i5 %u_addr_1" [./bignum.h:67]   --->   Operation 174 'load' 'u_load_1' <Predicate = (!u_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.52>
ST_3 : Operation 175 [1/2] (2.32ns)   --->   "%u_load_1 = load i5 %u_addr_1" [./bignum.h:67]   --->   Operation 175 'load' 'u_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 176 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.2, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 176 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%u_addr_2 = getelementptr i1 %u, i64 0, i64 29" [./bignum.h:67]   --->   Operation 177 'getelementptr' 'u_addr_2' <Predicate = (!u_load_1)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (2.32ns)   --->   "%u_load_2 = load i5 %u_addr_2" [./bignum.h:67]   --->   Operation 178 'load' 'u_load_2' <Predicate = (!u_load_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.52>
ST_4 : Operation 179 [1/2] (2.32ns)   --->   "%u_load_2 = load i5 %u_addr_2" [./bignum.h:67]   --->   Operation 179 'load' 'u_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_4 : Operation 180 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.3, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 180 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%u_addr_3 = getelementptr i1 %u, i64 0, i64 28" [./bignum.h:67]   --->   Operation 181 'getelementptr' 'u_addr_3' <Predicate = (!u_load_2)> <Delay = 0.00>
ST_4 : Operation 182 [2/2] (2.32ns)   --->   "%u_load_3 = load i5 %u_addr_3" [./bignum.h:67]   --->   Operation 182 'load' 'u_load_3' <Predicate = (!u_load_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 5.52>
ST_5 : Operation 183 [1/2] (2.32ns)   --->   "%u_load_3 = load i5 %u_addr_3" [./bignum.h:67]   --->   Operation 183 'load' 'u_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_5 : Operation 184 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.4, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 184 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%u_addr_4 = getelementptr i1 %u, i64 0, i64 27" [./bignum.h:67]   --->   Operation 185 'getelementptr' 'u_addr_4' <Predicate = (!u_load_3)> <Delay = 0.00>
ST_5 : Operation 186 [2/2] (2.32ns)   --->   "%u_load_4 = load i5 %u_addr_4" [./bignum.h:67]   --->   Operation 186 'load' 'u_load_4' <Predicate = (!u_load_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 5.52>
ST_6 : Operation 187 [1/2] (2.32ns)   --->   "%u_load_4 = load i5 %u_addr_4" [./bignum.h:67]   --->   Operation 187 'load' 'u_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_6 : Operation 188 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.5, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 188 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%u_addr_5 = getelementptr i1 %u, i64 0, i64 26" [./bignum.h:67]   --->   Operation 189 'getelementptr' 'u_addr_5' <Predicate = (!u_load_4)> <Delay = 0.00>
ST_6 : Operation 190 [2/2] (2.32ns)   --->   "%u_load_5 = load i5 %u_addr_5" [./bignum.h:67]   --->   Operation 190 'load' 'u_load_5' <Predicate = (!u_load_4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 5.52>
ST_7 : Operation 191 [1/2] (2.32ns)   --->   "%u_load_5 = load i5 %u_addr_5" [./bignum.h:67]   --->   Operation 191 'load' 'u_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_7 : Operation 192 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.6, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 192 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%u_addr_6 = getelementptr i1 %u, i64 0, i64 25" [./bignum.h:67]   --->   Operation 193 'getelementptr' 'u_addr_6' <Predicate = (!u_load_5)> <Delay = 0.00>
ST_7 : Operation 194 [2/2] (2.32ns)   --->   "%u_load_6 = load i5 %u_addr_6" [./bignum.h:67]   --->   Operation 194 'load' 'u_load_6' <Predicate = (!u_load_5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 5.52>
ST_8 : Operation 195 [1/2] (2.32ns)   --->   "%u_load_6 = load i5 %u_addr_6" [./bignum.h:67]   --->   Operation 195 'load' 'u_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_8 : Operation 196 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.7, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 196 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%u_addr_7 = getelementptr i1 %u, i64 0, i64 24" [./bignum.h:67]   --->   Operation 197 'getelementptr' 'u_addr_7' <Predicate = (!u_load_6)> <Delay = 0.00>
ST_8 : Operation 198 [2/2] (2.32ns)   --->   "%u_load_7 = load i5 %u_addr_7" [./bignum.h:67]   --->   Operation 198 'load' 'u_load_7' <Predicate = (!u_load_6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 5.52>
ST_9 : Operation 199 [1/2] (2.32ns)   --->   "%u_load_7 = load i5 %u_addr_7" [./bignum.h:67]   --->   Operation 199 'load' 'u_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_9 : Operation 200 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.8, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 200 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%u_addr_8 = getelementptr i1 %u, i64 0, i64 23" [./bignum.h:67]   --->   Operation 201 'getelementptr' 'u_addr_8' <Predicate = (!u_load_7)> <Delay = 0.00>
ST_9 : Operation 202 [2/2] (2.32ns)   --->   "%u_load_8 = load i5 %u_addr_8" [./bignum.h:67]   --->   Operation 202 'load' 'u_load_8' <Predicate = (!u_load_7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 5.52>
ST_10 : Operation 203 [1/2] (2.32ns)   --->   "%u_load_8 = load i5 %u_addr_8" [./bignum.h:67]   --->   Operation 203 'load' 'u_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_10 : Operation 204 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.9, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 204 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%u_addr_9 = getelementptr i1 %u, i64 0, i64 22" [./bignum.h:67]   --->   Operation 205 'getelementptr' 'u_addr_9' <Predicate = (!u_load_8)> <Delay = 0.00>
ST_10 : Operation 206 [2/2] (2.32ns)   --->   "%u_load_9 = load i5 %u_addr_9" [./bignum.h:67]   --->   Operation 206 'load' 'u_load_9' <Predicate = (!u_load_8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 5.52>
ST_11 : Operation 207 [1/2] (2.32ns)   --->   "%u_load_9 = load i5 %u_addr_9" [./bignum.h:67]   --->   Operation 207 'load' 'u_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_11 : Operation 208 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.10, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 208 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%u_addr_10 = getelementptr i1 %u, i64 0, i64 21" [./bignum.h:67]   --->   Operation 209 'getelementptr' 'u_addr_10' <Predicate = (!u_load_9)> <Delay = 0.00>
ST_11 : Operation 210 [2/2] (2.32ns)   --->   "%u_load_10 = load i5 %u_addr_10" [./bignum.h:67]   --->   Operation 210 'load' 'u_load_10' <Predicate = (!u_load_9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 5.52>
ST_12 : Operation 211 [1/2] (2.32ns)   --->   "%u_load_10 = load i5 %u_addr_10" [./bignum.h:67]   --->   Operation 211 'load' 'u_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_12 : Operation 212 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.11, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 212 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%u_addr_11 = getelementptr i1 %u, i64 0, i64 20" [./bignum.h:67]   --->   Operation 213 'getelementptr' 'u_addr_11' <Predicate = (!u_load_10)> <Delay = 0.00>
ST_12 : Operation 214 [2/2] (2.32ns)   --->   "%u_load_11 = load i5 %u_addr_11" [./bignum.h:67]   --->   Operation 214 'load' 'u_load_11' <Predicate = (!u_load_10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 5.52>
ST_13 : Operation 215 [1/2] (2.32ns)   --->   "%u_load_11 = load i5 %u_addr_11" [./bignum.h:67]   --->   Operation 215 'load' 'u_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_13 : Operation 216 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.12, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 216 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%u_addr_12 = getelementptr i1 %u, i64 0, i64 19" [./bignum.h:67]   --->   Operation 217 'getelementptr' 'u_addr_12' <Predicate = (!u_load_11)> <Delay = 0.00>
ST_13 : Operation 218 [2/2] (2.32ns)   --->   "%u_load_12 = load i5 %u_addr_12" [./bignum.h:67]   --->   Operation 218 'load' 'u_load_12' <Predicate = (!u_load_11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 5.52>
ST_14 : Operation 219 [1/2] (2.32ns)   --->   "%u_load_12 = load i5 %u_addr_12" [./bignum.h:67]   --->   Operation 219 'load' 'u_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_14 : Operation 220 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.13, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 220 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%u_addr_13 = getelementptr i1 %u, i64 0, i64 18" [./bignum.h:67]   --->   Operation 221 'getelementptr' 'u_addr_13' <Predicate = (!u_load_12)> <Delay = 0.00>
ST_14 : Operation 222 [2/2] (2.32ns)   --->   "%u_load_13 = load i5 %u_addr_13" [./bignum.h:67]   --->   Operation 222 'load' 'u_load_13' <Predicate = (!u_load_12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 5.52>
ST_15 : Operation 223 [1/2] (2.32ns)   --->   "%u_load_13 = load i5 %u_addr_13" [./bignum.h:67]   --->   Operation 223 'load' 'u_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_15 : Operation 224 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.14, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 224 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%u_addr_14 = getelementptr i1 %u, i64 0, i64 17" [./bignum.h:67]   --->   Operation 225 'getelementptr' 'u_addr_14' <Predicate = (!u_load_13)> <Delay = 0.00>
ST_15 : Operation 226 [2/2] (2.32ns)   --->   "%u_load_14 = load i5 %u_addr_14" [./bignum.h:67]   --->   Operation 226 'load' 'u_load_14' <Predicate = (!u_load_13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 5.52>
ST_16 : Operation 227 [1/2] (2.32ns)   --->   "%u_load_14 = load i5 %u_addr_14" [./bignum.h:67]   --->   Operation 227 'load' 'u_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_16 : Operation 228 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.15, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 228 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%u_addr_15 = getelementptr i1 %u, i64 0, i64 16" [./bignum.h:67]   --->   Operation 229 'getelementptr' 'u_addr_15' <Predicate = (!u_load_14)> <Delay = 0.00>
ST_16 : Operation 230 [2/2] (2.32ns)   --->   "%u_load_15 = load i5 %u_addr_15" [./bignum.h:67]   --->   Operation 230 'load' 'u_load_15' <Predicate = (!u_load_14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 5.52>
ST_17 : Operation 231 [1/2] (2.32ns)   --->   "%u_load_15 = load i5 %u_addr_15" [./bignum.h:67]   --->   Operation 231 'load' 'u_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_17 : Operation 232 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.16, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 232 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%u_addr_16 = getelementptr i1 %u, i64 0, i64 15" [./bignum.h:67]   --->   Operation 233 'getelementptr' 'u_addr_16' <Predicate = (!u_load_15)> <Delay = 0.00>
ST_17 : Operation 234 [2/2] (2.32ns)   --->   "%u_load_16 = load i5 %u_addr_16" [./bignum.h:67]   --->   Operation 234 'load' 'u_load_16' <Predicate = (!u_load_15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 5.52>
ST_18 : Operation 235 [1/2] (2.32ns)   --->   "%u_load_16 = load i5 %u_addr_16" [./bignum.h:67]   --->   Operation 235 'load' 'u_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_18 : Operation 236 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.17, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 236 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%u_addr_17 = getelementptr i1 %u, i64 0, i64 14" [./bignum.h:67]   --->   Operation 237 'getelementptr' 'u_addr_17' <Predicate = (!u_load_16)> <Delay = 0.00>
ST_18 : Operation 238 [2/2] (2.32ns)   --->   "%u_load_17 = load i5 %u_addr_17" [./bignum.h:67]   --->   Operation 238 'load' 'u_load_17' <Predicate = (!u_load_16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 5.52>
ST_19 : Operation 239 [1/2] (2.32ns)   --->   "%u_load_17 = load i5 %u_addr_17" [./bignum.h:67]   --->   Operation 239 'load' 'u_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_19 : Operation 240 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.18, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 240 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%u_addr_18 = getelementptr i1 %u, i64 0, i64 13" [./bignum.h:67]   --->   Operation 241 'getelementptr' 'u_addr_18' <Predicate = (!u_load_17)> <Delay = 0.00>
ST_19 : Operation 242 [2/2] (2.32ns)   --->   "%u_load_18 = load i5 %u_addr_18" [./bignum.h:67]   --->   Operation 242 'load' 'u_load_18' <Predicate = (!u_load_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 5.52>
ST_20 : Operation 243 [1/2] (2.32ns)   --->   "%u_load_18 = load i5 %u_addr_18" [./bignum.h:67]   --->   Operation 243 'load' 'u_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_20 : Operation 244 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.19, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 244 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "%u_addr_19 = getelementptr i1 %u, i64 0, i64 12" [./bignum.h:67]   --->   Operation 245 'getelementptr' 'u_addr_19' <Predicate = (!u_load_18)> <Delay = 0.00>
ST_20 : Operation 246 [2/2] (2.32ns)   --->   "%u_load_19 = load i5 %u_addr_19" [./bignum.h:67]   --->   Operation 246 'load' 'u_load_19' <Predicate = (!u_load_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 5.52>
ST_21 : Operation 247 [1/2] (2.32ns)   --->   "%u_load_19 = load i5 %u_addr_19" [./bignum.h:67]   --->   Operation 247 'load' 'u_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_21 : Operation 248 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.20, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 248 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%u_addr_20 = getelementptr i1 %u, i64 0, i64 11" [./bignum.h:67]   --->   Operation 249 'getelementptr' 'u_addr_20' <Predicate = (!u_load_19)> <Delay = 0.00>
ST_21 : Operation 250 [2/2] (2.32ns)   --->   "%u_load_20 = load i5 %u_addr_20" [./bignum.h:67]   --->   Operation 250 'load' 'u_load_20' <Predicate = (!u_load_19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 5.52>
ST_22 : Operation 251 [1/2] (2.32ns)   --->   "%u_load_20 = load i5 %u_addr_20" [./bignum.h:67]   --->   Operation 251 'load' 'u_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_22 : Operation 252 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.21, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 252 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%u_addr_21 = getelementptr i1 %u, i64 0, i64 10" [./bignum.h:67]   --->   Operation 253 'getelementptr' 'u_addr_21' <Predicate = (!u_load_20)> <Delay = 0.00>
ST_22 : Operation 254 [2/2] (2.32ns)   --->   "%u_load_21 = load i5 %u_addr_21" [./bignum.h:67]   --->   Operation 254 'load' 'u_load_21' <Predicate = (!u_load_20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 5.52>
ST_23 : Operation 255 [1/2] (2.32ns)   --->   "%u_load_21 = load i5 %u_addr_21" [./bignum.h:67]   --->   Operation 255 'load' 'u_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_23 : Operation 256 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.22, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 256 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%u_addr_22 = getelementptr i1 %u, i64 0, i64 9" [./bignum.h:67]   --->   Operation 257 'getelementptr' 'u_addr_22' <Predicate = (!u_load_21)> <Delay = 0.00>
ST_23 : Operation 258 [2/2] (2.32ns)   --->   "%u_load_22 = load i5 %u_addr_22" [./bignum.h:67]   --->   Operation 258 'load' 'u_load_22' <Predicate = (!u_load_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 5.52>
ST_24 : Operation 259 [1/2] (2.32ns)   --->   "%u_load_22 = load i5 %u_addr_22" [./bignum.h:67]   --->   Operation 259 'load' 'u_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_24 : Operation 260 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.23, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 260 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%u_addr_23 = getelementptr i1 %u, i64 0, i64 8" [./bignum.h:67]   --->   Operation 261 'getelementptr' 'u_addr_23' <Predicate = (!u_load_22)> <Delay = 0.00>
ST_24 : Operation 262 [2/2] (2.32ns)   --->   "%u_load_23 = load i5 %u_addr_23" [./bignum.h:67]   --->   Operation 262 'load' 'u_load_23' <Predicate = (!u_load_22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 25 <SV = 24> <Delay = 5.52>
ST_25 : Operation 263 [1/2] (2.32ns)   --->   "%u_load_23 = load i5 %u_addr_23" [./bignum.h:67]   --->   Operation 263 'load' 'u_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_25 : Operation 264 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.24, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 264 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%u_addr_24 = getelementptr i1 %u, i64 0, i64 7" [./bignum.h:67]   --->   Operation 265 'getelementptr' 'u_addr_24' <Predicate = (!u_load_23)> <Delay = 0.00>
ST_25 : Operation 266 [2/2] (2.32ns)   --->   "%u_load_24 = load i5 %u_addr_24" [./bignum.h:67]   --->   Operation 266 'load' 'u_load_24' <Predicate = (!u_load_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 26 <SV = 25> <Delay = 5.52>
ST_26 : Operation 267 [1/2] (2.32ns)   --->   "%u_load_24 = load i5 %u_addr_24" [./bignum.h:67]   --->   Operation 267 'load' 'u_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_26 : Operation 268 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.25, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 268 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%u_addr_25 = getelementptr i1 %u, i64 0, i64 6" [./bignum.h:67]   --->   Operation 269 'getelementptr' 'u_addr_25' <Predicate = (!u_load_24)> <Delay = 0.00>
ST_26 : Operation 270 [2/2] (2.32ns)   --->   "%u_load_25 = load i5 %u_addr_25" [./bignum.h:67]   --->   Operation 270 'load' 'u_load_25' <Predicate = (!u_load_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 5.52>
ST_27 : Operation 271 [1/2] (2.32ns)   --->   "%u_load_25 = load i5 %u_addr_25" [./bignum.h:67]   --->   Operation 271 'load' 'u_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_27 : Operation 272 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.26, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 272 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%u_addr_26 = getelementptr i1 %u, i64 0, i64 5" [./bignum.h:67]   --->   Operation 273 'getelementptr' 'u_addr_26' <Predicate = (!u_load_25)> <Delay = 0.00>
ST_27 : Operation 274 [2/2] (2.32ns)   --->   "%u_load_26 = load i5 %u_addr_26" [./bignum.h:67]   --->   Operation 274 'load' 'u_load_26' <Predicate = (!u_load_25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 5.52>
ST_28 : Operation 275 [1/2] (2.32ns)   --->   "%u_load_26 = load i5 %u_addr_26" [./bignum.h:67]   --->   Operation 275 'load' 'u_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_28 : Operation 276 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.27, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 276 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_28 : Operation 277 [1/1] (0.00ns)   --->   "%u_addr_27 = getelementptr i1 %u, i64 0, i64 4" [./bignum.h:67]   --->   Operation 277 'getelementptr' 'u_addr_27' <Predicate = (!u_load_26)> <Delay = 0.00>
ST_28 : Operation 278 [2/2] (2.32ns)   --->   "%u_load_27 = load i5 %u_addr_27" [./bignum.h:67]   --->   Operation 278 'load' 'u_load_27' <Predicate = (!u_load_26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 29 <SV = 28> <Delay = 5.52>
ST_29 : Operation 279 [1/2] (2.32ns)   --->   "%u_load_27 = load i5 %u_addr_27" [./bignum.h:67]   --->   Operation 279 'load' 'u_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_29 : Operation 280 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.28, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 280 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%u_addr_28 = getelementptr i1 %u, i64 0, i64 3" [./bignum.h:67]   --->   Operation 281 'getelementptr' 'u_addr_28' <Predicate = (!u_load_27)> <Delay = 0.00>
ST_29 : Operation 282 [2/2] (2.32ns)   --->   "%u_load_28 = load i5 %u_addr_28" [./bignum.h:67]   --->   Operation 282 'load' 'u_load_28' <Predicate = (!u_load_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 5.52>
ST_30 : Operation 283 [1/2] (2.32ns)   --->   "%u_load_28 = load i5 %u_addr_28" [./bignum.h:67]   --->   Operation 283 'load' 'u_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_30 : Operation 284 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.29, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 284 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%u_addr_29 = getelementptr i1 %u, i64 0, i64 2" [./bignum.h:67]   --->   Operation 285 'getelementptr' 'u_addr_29' <Predicate = (!u_load_28)> <Delay = 0.00>
ST_30 : Operation 286 [2/2] (2.32ns)   --->   "%u_load_29 = load i5 %u_addr_29" [./bignum.h:67]   --->   Operation 286 'load' 'u_load_29' <Predicate = (!u_load_28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 5.52>
ST_31 : Operation 287 [1/2] (2.32ns)   --->   "%u_load_29 = load i5 %u_addr_29" [./bignum.h:67]   --->   Operation 287 'load' 'u_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_31 : Operation 288 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.30, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 288 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_31 : Operation 289 [1/1] (0.00ns)   --->   "%u_addr_30 = getelementptr i1 %u, i64 0, i64 1" [./bignum.h:67]   --->   Operation 289 'getelementptr' 'u_addr_30' <Predicate = (!u_load_29)> <Delay = 0.00>
ST_31 : Operation 290 [2/2] (2.32ns)   --->   "%u_load_30 = load i5 %u_addr_30" [./bignum.h:67]   --->   Operation 290 'load' 'u_load_30' <Predicate = (!u_load_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 5.52>
ST_32 : Operation 291 [1/2] (2.32ns)   --->   "%u_load_30 = load i5 %u_addr_30" [./bignum.h:67]   --->   Operation 291 'load' 'u_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_32 : Operation 292 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %u_load_30, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.31, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 292 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_32 : Operation 293 [1/1] (0.00ns)   --->   "%u_addr_31 = getelementptr i1 %u, i64 0, i64 0" [./bignum.h:67]   --->   Operation 293 'getelementptr' 'u_addr_31' <Predicate = (!u_load_30)> <Delay = 0.00>
ST_32 : Operation 294 [2/2] (2.32ns)   --->   "%u_load_31 = load i5 %u_addr_31" [./bignum.h:67]   --->   Operation 294 'load' 'u_load_31' <Predicate = (!u_load_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 33 <SV = 32> <Delay = 3.20>
ST_33 : Operation 295 [1/2] (2.32ns)   --->   "%u_load_31 = load i5 %u_addr_31" [./bignum.h:67]   --->   Operation 295 'load' 'u_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_33 : Operation 296 [1/1] (3.20ns)   --->   "%br_ln78 = br void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 296 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 297 [1/1] (0.00ns)   --->   "%p_0_0_048 = phi i1 %u_load_31, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.31, i1 %u_load, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i, i1 %u_load_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.1, i1 %u_load_2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.2, i1 %u_load_3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.3, i1 %u_load_4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.4, i1 %u_load_5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.5, i1 %u_load_6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.6, i1 %u_load_7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.7, i1 %u_load_8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.8, i1 %u_load_9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.9, i1 %u_load_10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.10, i1 %u_load_11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.11, i1 %u_load_12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.12, i1 %u_load_13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.13, i1 %u_load_14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.14, i1 %u_load_15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.15, i1 %u_load_16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.16, i1 %u_load_17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.17, i1 %u_load_18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.18, i1 %u_load_19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.19, i1 %u_load_20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.20, i1 %u_load_21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.21, i1 %u_load_22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.22, i1 %u_load_23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.23, i1 %u_load_24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.24, i1 %u_load_25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.25, i1 %u_load_26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.26, i1 %u_load_27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.27, i1 %u_load_28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.28, i1 %u_load_29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.29, i1 %u_load_30, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.30" [./bignum.h:67]   --->   Operation 297 'phi' 'p_0_0_048' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 298 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i64 %v, i64 0, i64 31" [./bignum.h:67]   --->   Operation 298 'getelementptr' 'v_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 299 [2/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:67]   --->   Operation 299 'load' 'v_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 35 <SV = 34> <Delay = 6.03>
ST_35 : Operation 300 [1/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:67]   --->   Operation 300 'load' 'v_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_35 : Operation 301 [1/1] (2.77ns)   --->   "%icmp_ln1068 = icmp_eq  i64 %v_load, i64 0"   --->   Operation 301 'icmp' 'icmp_ln1068' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 302 [1/1] (0.00ns)   --->   "%m = phi i6 1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.31, i6 32, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i, i6 31, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.1, i6 30, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.2, i6 29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.3, i6 28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.4, i6 27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.5, i6 26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.6, i6 25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.7, i6 24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.8, i6 23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.9, i6 22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.10, i6 21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.11, i6 20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.12, i6 19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.13, i6 18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.14, i6 17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.15, i6 16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.16, i6 15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.17, i6 14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.18, i6 13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.19, i6 12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.20, i6 11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.21, i6 10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.22, i6 9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.23, i6 8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.24, i6 7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.25, i6 6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.26, i6 5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.27, i6 4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.28, i6 3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.29, i6 2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.30"   --->   Operation 302 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i6 %m" [./bignum.h:249]   --->   Operation 303 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i1 %p_0_0_048" [./bignum.h:249]   --->   Operation 304 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 305 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.1" [./bignum.h:78]   --->   Operation 305 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_36 : Operation 306 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr i64 %v, i64 0, i64 30" [./bignum.h:67]   --->   Operation 306 'getelementptr' 'v_addr_1' <Predicate = (icmp_ln1068)> <Delay = 0.00>
ST_36 : Operation 307 [2/2] (3.25ns)   --->   "%v_load_1 = load i5 %v_addr_1" [./bignum.h:67]   --->   Operation 307 'load' 'v_load_1' <Predicate = (icmp_ln1068)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 37 <SV = 36> <Delay = 6.03>
ST_37 : Operation 308 [1/2] (3.25ns)   --->   "%v_load_1 = load i5 %v_addr_1" [./bignum.h:67]   --->   Operation 308 'load' 'v_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_37 : Operation 309 [1/1] (2.77ns)   --->   "%icmp_ln1068_1 = icmp_eq  i64 %v_load_1, i64 0"   --->   Operation 309 'icmp' 'icmp_ln1068_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 310 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_1, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.2" [./bignum.h:78]   --->   Operation 310 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_38 : Operation 311 [1/1] (0.00ns)   --->   "%v_addr_2 = getelementptr i64 %v, i64 0, i64 29" [./bignum.h:67]   --->   Operation 311 'getelementptr' 'v_addr_2' <Predicate = (icmp_ln1068_1)> <Delay = 0.00>
ST_38 : Operation 312 [2/2] (3.25ns)   --->   "%v_load_2 = load i5 %v_addr_2" [./bignum.h:67]   --->   Operation 312 'load' 'v_load_2' <Predicate = (icmp_ln1068_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 39 <SV = 38> <Delay = 6.03>
ST_39 : Operation 313 [1/2] (3.25ns)   --->   "%v_load_2 = load i5 %v_addr_2" [./bignum.h:67]   --->   Operation 313 'load' 'v_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_39 : Operation 314 [1/1] (2.77ns)   --->   "%icmp_ln1068_2 = icmp_eq  i64 %v_load_2, i64 0"   --->   Operation 314 'icmp' 'icmp_ln1068_2' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 315 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_2, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.3" [./bignum.h:78]   --->   Operation 315 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_40 : Operation 316 [1/1] (0.00ns)   --->   "%v_addr_3 = getelementptr i64 %v, i64 0, i64 28" [./bignum.h:67]   --->   Operation 316 'getelementptr' 'v_addr_3' <Predicate = (icmp_ln1068_2)> <Delay = 0.00>
ST_40 : Operation 317 [2/2] (3.25ns)   --->   "%v_load_3 = load i5 %v_addr_3" [./bignum.h:67]   --->   Operation 317 'load' 'v_load_3' <Predicate = (icmp_ln1068_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 41 <SV = 40> <Delay = 6.03>
ST_41 : Operation 318 [1/2] (3.25ns)   --->   "%v_load_3 = load i5 %v_addr_3" [./bignum.h:67]   --->   Operation 318 'load' 'v_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_41 : Operation 319 [1/1] (2.77ns)   --->   "%icmp_ln1068_3 = icmp_eq  i64 %v_load_3, i64 0"   --->   Operation 319 'icmp' 'icmp_ln1068_3' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 320 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_3, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.4" [./bignum.h:78]   --->   Operation 320 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_42 : Operation 321 [1/1] (0.00ns)   --->   "%v_addr_4 = getelementptr i64 %v, i64 0, i64 27" [./bignum.h:67]   --->   Operation 321 'getelementptr' 'v_addr_4' <Predicate = (icmp_ln1068_3)> <Delay = 0.00>
ST_42 : Operation 322 [2/2] (3.25ns)   --->   "%v_load_4 = load i5 %v_addr_4" [./bignum.h:67]   --->   Operation 322 'load' 'v_load_4' <Predicate = (icmp_ln1068_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 43 <SV = 42> <Delay = 6.03>
ST_43 : Operation 323 [1/2] (3.25ns)   --->   "%v_load_4 = load i5 %v_addr_4" [./bignum.h:67]   --->   Operation 323 'load' 'v_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_43 : Operation 324 [1/1] (2.77ns)   --->   "%icmp_ln1068_4 = icmp_eq  i64 %v_load_4, i64 0"   --->   Operation 324 'icmp' 'icmp_ln1068_4' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.25>
ST_44 : Operation 325 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_4, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.5" [./bignum.h:78]   --->   Operation 325 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_44 : Operation 326 [1/1] (0.00ns)   --->   "%v_addr_5 = getelementptr i64 %v, i64 0, i64 26" [./bignum.h:67]   --->   Operation 326 'getelementptr' 'v_addr_5' <Predicate = (icmp_ln1068_4)> <Delay = 0.00>
ST_44 : Operation 327 [2/2] (3.25ns)   --->   "%v_load_5 = load i5 %v_addr_5" [./bignum.h:67]   --->   Operation 327 'load' 'v_load_5' <Predicate = (icmp_ln1068_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 45 <SV = 44> <Delay = 6.03>
ST_45 : Operation 328 [1/2] (3.25ns)   --->   "%v_load_5 = load i5 %v_addr_5" [./bignum.h:67]   --->   Operation 328 'load' 'v_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_45 : Operation 329 [1/1] (2.77ns)   --->   "%icmp_ln1068_5 = icmp_eq  i64 %v_load_5, i64 0"   --->   Operation 329 'icmp' 'icmp_ln1068_5' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.25>
ST_46 : Operation 330 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_5, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.6" [./bignum.h:78]   --->   Operation 330 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_46 : Operation 331 [1/1] (0.00ns)   --->   "%v_addr_6 = getelementptr i64 %v, i64 0, i64 25" [./bignum.h:67]   --->   Operation 331 'getelementptr' 'v_addr_6' <Predicate = (icmp_ln1068_5)> <Delay = 0.00>
ST_46 : Operation 332 [2/2] (3.25ns)   --->   "%v_load_6 = load i5 %v_addr_6" [./bignum.h:67]   --->   Operation 332 'load' 'v_load_6' <Predicate = (icmp_ln1068_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 47 <SV = 46> <Delay = 6.03>
ST_47 : Operation 333 [1/2] (3.25ns)   --->   "%v_load_6 = load i5 %v_addr_6" [./bignum.h:67]   --->   Operation 333 'load' 'v_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_47 : Operation 334 [1/1] (2.77ns)   --->   "%icmp_ln1068_6 = icmp_eq  i64 %v_load_6, i64 0"   --->   Operation 334 'icmp' 'icmp_ln1068_6' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.25>
ST_48 : Operation 335 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_6, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.7" [./bignum.h:78]   --->   Operation 335 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_48 : Operation 336 [1/1] (0.00ns)   --->   "%v_addr_7 = getelementptr i64 %v, i64 0, i64 24" [./bignum.h:67]   --->   Operation 336 'getelementptr' 'v_addr_7' <Predicate = (icmp_ln1068_6)> <Delay = 0.00>
ST_48 : Operation 337 [2/2] (3.25ns)   --->   "%v_load_7 = load i5 %v_addr_7" [./bignum.h:67]   --->   Operation 337 'load' 'v_load_7' <Predicate = (icmp_ln1068_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 49 <SV = 48> <Delay = 6.03>
ST_49 : Operation 338 [1/2] (3.25ns)   --->   "%v_load_7 = load i5 %v_addr_7" [./bignum.h:67]   --->   Operation 338 'load' 'v_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_49 : Operation 339 [1/1] (2.77ns)   --->   "%icmp_ln1068_7 = icmp_eq  i64 %v_load_7, i64 0"   --->   Operation 339 'icmp' 'icmp_ln1068_7' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.25>
ST_50 : Operation 340 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_7, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.8" [./bignum.h:78]   --->   Operation 340 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_50 : Operation 341 [1/1] (0.00ns)   --->   "%v_addr_8 = getelementptr i64 %v, i64 0, i64 23" [./bignum.h:67]   --->   Operation 341 'getelementptr' 'v_addr_8' <Predicate = (icmp_ln1068_7)> <Delay = 0.00>
ST_50 : Operation 342 [2/2] (3.25ns)   --->   "%v_load_8 = load i5 %v_addr_8" [./bignum.h:67]   --->   Operation 342 'load' 'v_load_8' <Predicate = (icmp_ln1068_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 51 <SV = 50> <Delay = 6.03>
ST_51 : Operation 343 [1/2] (3.25ns)   --->   "%v_load_8 = load i5 %v_addr_8" [./bignum.h:67]   --->   Operation 343 'load' 'v_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_51 : Operation 344 [1/1] (2.77ns)   --->   "%icmp_ln1068_8 = icmp_eq  i64 %v_load_8, i64 0"   --->   Operation 344 'icmp' 'icmp_ln1068_8' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.25>
ST_52 : Operation 345 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_8, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.9" [./bignum.h:78]   --->   Operation 345 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_52 : Operation 346 [1/1] (0.00ns)   --->   "%v_addr_9 = getelementptr i64 %v, i64 0, i64 22" [./bignum.h:67]   --->   Operation 346 'getelementptr' 'v_addr_9' <Predicate = (icmp_ln1068_8)> <Delay = 0.00>
ST_52 : Operation 347 [2/2] (3.25ns)   --->   "%v_load_9 = load i5 %v_addr_9" [./bignum.h:67]   --->   Operation 347 'load' 'v_load_9' <Predicate = (icmp_ln1068_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 53 <SV = 52> <Delay = 6.03>
ST_53 : Operation 348 [1/2] (3.25ns)   --->   "%v_load_9 = load i5 %v_addr_9" [./bignum.h:67]   --->   Operation 348 'load' 'v_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_53 : Operation 349 [1/1] (2.77ns)   --->   "%icmp_ln1068_9 = icmp_eq  i64 %v_load_9, i64 0"   --->   Operation 349 'icmp' 'icmp_ln1068_9' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.25>
ST_54 : Operation 350 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_9, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.10" [./bignum.h:78]   --->   Operation 350 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_54 : Operation 351 [1/1] (0.00ns)   --->   "%v_addr_10 = getelementptr i64 %v, i64 0, i64 21" [./bignum.h:67]   --->   Operation 351 'getelementptr' 'v_addr_10' <Predicate = (icmp_ln1068_9)> <Delay = 0.00>
ST_54 : Operation 352 [2/2] (3.25ns)   --->   "%v_load_10 = load i5 %v_addr_10" [./bignum.h:67]   --->   Operation 352 'load' 'v_load_10' <Predicate = (icmp_ln1068_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 55 <SV = 54> <Delay = 6.03>
ST_55 : Operation 353 [1/2] (3.25ns)   --->   "%v_load_10 = load i5 %v_addr_10" [./bignum.h:67]   --->   Operation 353 'load' 'v_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_55 : Operation 354 [1/1] (2.77ns)   --->   "%icmp_ln1068_10 = icmp_eq  i64 %v_load_10, i64 0"   --->   Operation 354 'icmp' 'icmp_ln1068_10' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.25>
ST_56 : Operation 355 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_10, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.11" [./bignum.h:78]   --->   Operation 355 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_56 : Operation 356 [1/1] (0.00ns)   --->   "%v_addr_11 = getelementptr i64 %v, i64 0, i64 20" [./bignum.h:67]   --->   Operation 356 'getelementptr' 'v_addr_11' <Predicate = (icmp_ln1068_10)> <Delay = 0.00>
ST_56 : Operation 357 [2/2] (3.25ns)   --->   "%v_load_11 = load i5 %v_addr_11" [./bignum.h:67]   --->   Operation 357 'load' 'v_load_11' <Predicate = (icmp_ln1068_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 57 <SV = 56> <Delay = 6.03>
ST_57 : Operation 358 [1/2] (3.25ns)   --->   "%v_load_11 = load i5 %v_addr_11" [./bignum.h:67]   --->   Operation 358 'load' 'v_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_57 : Operation 359 [1/1] (2.77ns)   --->   "%icmp_ln1068_11 = icmp_eq  i64 %v_load_11, i64 0"   --->   Operation 359 'icmp' 'icmp_ln1068_11' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.25>
ST_58 : Operation 360 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_11, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.12" [./bignum.h:78]   --->   Operation 360 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_58 : Operation 361 [1/1] (0.00ns)   --->   "%v_addr_12 = getelementptr i64 %v, i64 0, i64 19" [./bignum.h:67]   --->   Operation 361 'getelementptr' 'v_addr_12' <Predicate = (icmp_ln1068_11)> <Delay = 0.00>
ST_58 : Operation 362 [2/2] (3.25ns)   --->   "%v_load_12 = load i5 %v_addr_12" [./bignum.h:67]   --->   Operation 362 'load' 'v_load_12' <Predicate = (icmp_ln1068_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 59 <SV = 58> <Delay = 6.03>
ST_59 : Operation 363 [1/2] (3.25ns)   --->   "%v_load_12 = load i5 %v_addr_12" [./bignum.h:67]   --->   Operation 363 'load' 'v_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_59 : Operation 364 [1/1] (2.77ns)   --->   "%icmp_ln1068_12 = icmp_eq  i64 %v_load_12, i64 0"   --->   Operation 364 'icmp' 'icmp_ln1068_12' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.25>
ST_60 : Operation 365 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_12, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.13" [./bignum.h:78]   --->   Operation 365 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_60 : Operation 366 [1/1] (0.00ns)   --->   "%v_addr_13 = getelementptr i64 %v, i64 0, i64 18" [./bignum.h:67]   --->   Operation 366 'getelementptr' 'v_addr_13' <Predicate = (icmp_ln1068_12)> <Delay = 0.00>
ST_60 : Operation 367 [2/2] (3.25ns)   --->   "%v_load_13 = load i5 %v_addr_13" [./bignum.h:67]   --->   Operation 367 'load' 'v_load_13' <Predicate = (icmp_ln1068_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 61 <SV = 60> <Delay = 6.03>
ST_61 : Operation 368 [1/2] (3.25ns)   --->   "%v_load_13 = load i5 %v_addr_13" [./bignum.h:67]   --->   Operation 368 'load' 'v_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_61 : Operation 369 [1/1] (2.77ns)   --->   "%icmp_ln1068_13 = icmp_eq  i64 %v_load_13, i64 0"   --->   Operation 369 'icmp' 'icmp_ln1068_13' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.25>
ST_62 : Operation 370 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_13, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.14" [./bignum.h:78]   --->   Operation 370 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_62 : Operation 371 [1/1] (0.00ns)   --->   "%v_addr_14 = getelementptr i64 %v, i64 0, i64 17" [./bignum.h:67]   --->   Operation 371 'getelementptr' 'v_addr_14' <Predicate = (icmp_ln1068_13)> <Delay = 0.00>
ST_62 : Operation 372 [2/2] (3.25ns)   --->   "%v_load_14 = load i5 %v_addr_14" [./bignum.h:67]   --->   Operation 372 'load' 'v_load_14' <Predicate = (icmp_ln1068_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 63 <SV = 62> <Delay = 6.03>
ST_63 : Operation 373 [1/2] (3.25ns)   --->   "%v_load_14 = load i5 %v_addr_14" [./bignum.h:67]   --->   Operation 373 'load' 'v_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_63 : Operation 374 [1/1] (2.77ns)   --->   "%icmp_ln1068_14 = icmp_eq  i64 %v_load_14, i64 0"   --->   Operation 374 'icmp' 'icmp_ln1068_14' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.25>
ST_64 : Operation 375 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_14, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.15" [./bignum.h:78]   --->   Operation 375 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_64 : Operation 376 [1/1] (0.00ns)   --->   "%v_addr_15 = getelementptr i64 %v, i64 0, i64 16" [./bignum.h:67]   --->   Operation 376 'getelementptr' 'v_addr_15' <Predicate = (icmp_ln1068_14)> <Delay = 0.00>
ST_64 : Operation 377 [2/2] (3.25ns)   --->   "%v_load_15 = load i5 %v_addr_15" [./bignum.h:67]   --->   Operation 377 'load' 'v_load_15' <Predicate = (icmp_ln1068_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 65 <SV = 64> <Delay = 6.03>
ST_65 : Operation 378 [1/2] (3.25ns)   --->   "%v_load_15 = load i5 %v_addr_15" [./bignum.h:67]   --->   Operation 378 'load' 'v_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_65 : Operation 379 [1/1] (2.77ns)   --->   "%icmp_ln1068_15 = icmp_eq  i64 %v_load_15, i64 0"   --->   Operation 379 'icmp' 'icmp_ln1068_15' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.25>
ST_66 : Operation 380 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_15, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.16" [./bignum.h:78]   --->   Operation 380 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_66 : Operation 381 [1/1] (0.00ns)   --->   "%v_addr_16 = getelementptr i64 %v, i64 0, i64 15" [./bignum.h:67]   --->   Operation 381 'getelementptr' 'v_addr_16' <Predicate = (icmp_ln1068_15)> <Delay = 0.00>
ST_66 : Operation 382 [2/2] (3.25ns)   --->   "%v_load_16 = load i5 %v_addr_16" [./bignum.h:67]   --->   Operation 382 'load' 'v_load_16' <Predicate = (icmp_ln1068_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 67 <SV = 66> <Delay = 6.03>
ST_67 : Operation 383 [1/2] (3.25ns)   --->   "%v_load_16 = load i5 %v_addr_16" [./bignum.h:67]   --->   Operation 383 'load' 'v_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_67 : Operation 384 [1/1] (2.77ns)   --->   "%icmp_ln1068_16 = icmp_eq  i64 %v_load_16, i64 0"   --->   Operation 384 'icmp' 'icmp_ln1068_16' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.25>
ST_68 : Operation 385 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_16, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.17" [./bignum.h:78]   --->   Operation 385 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_68 : Operation 386 [1/1] (0.00ns)   --->   "%v_addr_17 = getelementptr i64 %v, i64 0, i64 14" [./bignum.h:67]   --->   Operation 386 'getelementptr' 'v_addr_17' <Predicate = (icmp_ln1068_16)> <Delay = 0.00>
ST_68 : Operation 387 [2/2] (3.25ns)   --->   "%v_load_17 = load i5 %v_addr_17" [./bignum.h:67]   --->   Operation 387 'load' 'v_load_17' <Predicate = (icmp_ln1068_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 69 <SV = 68> <Delay = 6.03>
ST_69 : Operation 388 [1/2] (3.25ns)   --->   "%v_load_17 = load i5 %v_addr_17" [./bignum.h:67]   --->   Operation 388 'load' 'v_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_69 : Operation 389 [1/1] (2.77ns)   --->   "%icmp_ln1068_17 = icmp_eq  i64 %v_load_17, i64 0"   --->   Operation 389 'icmp' 'icmp_ln1068_17' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.25>
ST_70 : Operation 390 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_17, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.18" [./bignum.h:78]   --->   Operation 390 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_70 : Operation 391 [1/1] (0.00ns)   --->   "%v_addr_18 = getelementptr i64 %v, i64 0, i64 13" [./bignum.h:67]   --->   Operation 391 'getelementptr' 'v_addr_18' <Predicate = (icmp_ln1068_17)> <Delay = 0.00>
ST_70 : Operation 392 [2/2] (3.25ns)   --->   "%v_load_18 = load i5 %v_addr_18" [./bignum.h:67]   --->   Operation 392 'load' 'v_load_18' <Predicate = (icmp_ln1068_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 71 <SV = 70> <Delay = 6.03>
ST_71 : Operation 393 [1/2] (3.25ns)   --->   "%v_load_18 = load i5 %v_addr_18" [./bignum.h:67]   --->   Operation 393 'load' 'v_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_71 : Operation 394 [1/1] (2.77ns)   --->   "%icmp_ln1068_18 = icmp_eq  i64 %v_load_18, i64 0"   --->   Operation 394 'icmp' 'icmp_ln1068_18' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.25>
ST_72 : Operation 395 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_18, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.19" [./bignum.h:78]   --->   Operation 395 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_72 : Operation 396 [1/1] (0.00ns)   --->   "%v_addr_19 = getelementptr i64 %v, i64 0, i64 12" [./bignum.h:67]   --->   Operation 396 'getelementptr' 'v_addr_19' <Predicate = (icmp_ln1068_18)> <Delay = 0.00>
ST_72 : Operation 397 [2/2] (3.25ns)   --->   "%v_load_19 = load i5 %v_addr_19" [./bignum.h:67]   --->   Operation 397 'load' 'v_load_19' <Predicate = (icmp_ln1068_18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 73 <SV = 72> <Delay = 6.03>
ST_73 : Operation 398 [1/2] (3.25ns)   --->   "%v_load_19 = load i5 %v_addr_19" [./bignum.h:67]   --->   Operation 398 'load' 'v_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_73 : Operation 399 [1/1] (2.77ns)   --->   "%icmp_ln1068_19 = icmp_eq  i64 %v_load_19, i64 0"   --->   Operation 399 'icmp' 'icmp_ln1068_19' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.25>
ST_74 : Operation 400 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_19, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.20" [./bignum.h:78]   --->   Operation 400 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_74 : Operation 401 [1/1] (0.00ns)   --->   "%v_addr_20 = getelementptr i64 %v, i64 0, i64 11" [./bignum.h:67]   --->   Operation 401 'getelementptr' 'v_addr_20' <Predicate = (icmp_ln1068_19)> <Delay = 0.00>
ST_74 : Operation 402 [2/2] (3.25ns)   --->   "%v_load_20 = load i5 %v_addr_20" [./bignum.h:67]   --->   Operation 402 'load' 'v_load_20' <Predicate = (icmp_ln1068_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 75 <SV = 74> <Delay = 6.03>
ST_75 : Operation 403 [1/2] (3.25ns)   --->   "%v_load_20 = load i5 %v_addr_20" [./bignum.h:67]   --->   Operation 403 'load' 'v_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_75 : Operation 404 [1/1] (2.77ns)   --->   "%icmp_ln1068_20 = icmp_eq  i64 %v_load_20, i64 0"   --->   Operation 404 'icmp' 'icmp_ln1068_20' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.25>
ST_76 : Operation 405 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_20, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.21" [./bignum.h:78]   --->   Operation 405 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_76 : Operation 406 [1/1] (0.00ns)   --->   "%v_addr_21 = getelementptr i64 %v, i64 0, i64 10" [./bignum.h:67]   --->   Operation 406 'getelementptr' 'v_addr_21' <Predicate = (icmp_ln1068_20)> <Delay = 0.00>
ST_76 : Operation 407 [2/2] (3.25ns)   --->   "%v_load_21 = load i5 %v_addr_21" [./bignum.h:67]   --->   Operation 407 'load' 'v_load_21' <Predicate = (icmp_ln1068_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 77 <SV = 76> <Delay = 6.03>
ST_77 : Operation 408 [1/2] (3.25ns)   --->   "%v_load_21 = load i5 %v_addr_21" [./bignum.h:67]   --->   Operation 408 'load' 'v_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_77 : Operation 409 [1/1] (2.77ns)   --->   "%icmp_ln1068_21 = icmp_eq  i64 %v_load_21, i64 0"   --->   Operation 409 'icmp' 'icmp_ln1068_21' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.25>
ST_78 : Operation 410 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_21, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.22" [./bignum.h:78]   --->   Operation 410 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_78 : Operation 411 [1/1] (0.00ns)   --->   "%v_addr_22 = getelementptr i64 %v, i64 0, i64 9" [./bignum.h:67]   --->   Operation 411 'getelementptr' 'v_addr_22' <Predicate = (icmp_ln1068_21)> <Delay = 0.00>
ST_78 : Operation 412 [2/2] (3.25ns)   --->   "%v_load_22 = load i5 %v_addr_22" [./bignum.h:67]   --->   Operation 412 'load' 'v_load_22' <Predicate = (icmp_ln1068_21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 79 <SV = 78> <Delay = 6.03>
ST_79 : Operation 413 [1/2] (3.25ns)   --->   "%v_load_22 = load i5 %v_addr_22" [./bignum.h:67]   --->   Operation 413 'load' 'v_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_79 : Operation 414 [1/1] (2.77ns)   --->   "%icmp_ln1068_22 = icmp_eq  i64 %v_load_22, i64 0"   --->   Operation 414 'icmp' 'icmp_ln1068_22' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.25>
ST_80 : Operation 415 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_22, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.23" [./bignum.h:78]   --->   Operation 415 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_80 : Operation 416 [1/1] (0.00ns)   --->   "%v_addr_23 = getelementptr i64 %v, i64 0, i64 8" [./bignum.h:67]   --->   Operation 416 'getelementptr' 'v_addr_23' <Predicate = (icmp_ln1068_22)> <Delay = 0.00>
ST_80 : Operation 417 [2/2] (3.25ns)   --->   "%v_load_23 = load i5 %v_addr_23" [./bignum.h:67]   --->   Operation 417 'load' 'v_load_23' <Predicate = (icmp_ln1068_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 81 <SV = 80> <Delay = 6.03>
ST_81 : Operation 418 [1/2] (3.25ns)   --->   "%v_load_23 = load i5 %v_addr_23" [./bignum.h:67]   --->   Operation 418 'load' 'v_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_81 : Operation 419 [1/1] (2.77ns)   --->   "%icmp_ln1068_23 = icmp_eq  i64 %v_load_23, i64 0"   --->   Operation 419 'icmp' 'icmp_ln1068_23' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.25>
ST_82 : Operation 420 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_23, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.24" [./bignum.h:78]   --->   Operation 420 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_82 : Operation 421 [1/1] (0.00ns)   --->   "%v_addr_24 = getelementptr i64 %v, i64 0, i64 7" [./bignum.h:67]   --->   Operation 421 'getelementptr' 'v_addr_24' <Predicate = (icmp_ln1068_23)> <Delay = 0.00>
ST_82 : Operation 422 [2/2] (3.25ns)   --->   "%v_load_24 = load i5 %v_addr_24" [./bignum.h:67]   --->   Operation 422 'load' 'v_load_24' <Predicate = (icmp_ln1068_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 83 <SV = 82> <Delay = 6.03>
ST_83 : Operation 423 [1/2] (3.25ns)   --->   "%v_load_24 = load i5 %v_addr_24" [./bignum.h:67]   --->   Operation 423 'load' 'v_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_83 : Operation 424 [1/1] (2.77ns)   --->   "%icmp_ln1068_24 = icmp_eq  i64 %v_load_24, i64 0"   --->   Operation 424 'icmp' 'icmp_ln1068_24' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.25>
ST_84 : Operation 425 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_24, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.25" [./bignum.h:78]   --->   Operation 425 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_84 : Operation 426 [1/1] (0.00ns)   --->   "%v_addr_25 = getelementptr i64 %v, i64 0, i64 6" [./bignum.h:67]   --->   Operation 426 'getelementptr' 'v_addr_25' <Predicate = (icmp_ln1068_24)> <Delay = 0.00>
ST_84 : Operation 427 [2/2] (3.25ns)   --->   "%v_load_25 = load i5 %v_addr_25" [./bignum.h:67]   --->   Operation 427 'load' 'v_load_25' <Predicate = (icmp_ln1068_24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 85 <SV = 84> <Delay = 6.03>
ST_85 : Operation 428 [1/2] (3.25ns)   --->   "%v_load_25 = load i5 %v_addr_25" [./bignum.h:67]   --->   Operation 428 'load' 'v_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_85 : Operation 429 [1/1] (2.77ns)   --->   "%icmp_ln1068_25 = icmp_eq  i64 %v_load_25, i64 0"   --->   Operation 429 'icmp' 'icmp_ln1068_25' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.25>
ST_86 : Operation 430 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_25, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.26" [./bignum.h:78]   --->   Operation 430 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_86 : Operation 431 [1/1] (0.00ns)   --->   "%v_addr_26 = getelementptr i64 %v, i64 0, i64 5" [./bignum.h:67]   --->   Operation 431 'getelementptr' 'v_addr_26' <Predicate = (icmp_ln1068_25)> <Delay = 0.00>
ST_86 : Operation 432 [2/2] (3.25ns)   --->   "%v_load_26 = load i5 %v_addr_26" [./bignum.h:67]   --->   Operation 432 'load' 'v_load_26' <Predicate = (icmp_ln1068_25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 87 <SV = 86> <Delay = 6.03>
ST_87 : Operation 433 [1/2] (3.25ns)   --->   "%v_load_26 = load i5 %v_addr_26" [./bignum.h:67]   --->   Operation 433 'load' 'v_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_87 : Operation 434 [1/1] (2.77ns)   --->   "%icmp_ln1068_26 = icmp_eq  i64 %v_load_26, i64 0"   --->   Operation 434 'icmp' 'icmp_ln1068_26' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.25>
ST_88 : Operation 435 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_26, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.27" [./bignum.h:78]   --->   Operation 435 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_88 : Operation 436 [1/1] (0.00ns)   --->   "%v_addr_27 = getelementptr i64 %v, i64 0, i64 4" [./bignum.h:67]   --->   Operation 436 'getelementptr' 'v_addr_27' <Predicate = (icmp_ln1068_26)> <Delay = 0.00>
ST_88 : Operation 437 [2/2] (3.25ns)   --->   "%v_load_27 = load i5 %v_addr_27" [./bignum.h:67]   --->   Operation 437 'load' 'v_load_27' <Predicate = (icmp_ln1068_26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 89 <SV = 88> <Delay = 6.03>
ST_89 : Operation 438 [1/2] (3.25ns)   --->   "%v_load_27 = load i5 %v_addr_27" [./bignum.h:67]   --->   Operation 438 'load' 'v_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_89 : Operation 439 [1/1] (2.77ns)   --->   "%icmp_ln1068_27 = icmp_eq  i64 %v_load_27, i64 0"   --->   Operation 439 'icmp' 'icmp_ln1068_27' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.25>
ST_90 : Operation 440 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_27, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.28" [./bignum.h:78]   --->   Operation 440 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_90 : Operation 441 [1/1] (0.00ns)   --->   "%v_addr_28 = getelementptr i64 %v, i64 0, i64 3" [./bignum.h:67]   --->   Operation 441 'getelementptr' 'v_addr_28' <Predicate = (icmp_ln1068_27)> <Delay = 0.00>
ST_90 : Operation 442 [2/2] (3.25ns)   --->   "%v_load_28 = load i5 %v_addr_28" [./bignum.h:67]   --->   Operation 442 'load' 'v_load_28' <Predicate = (icmp_ln1068_27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 91 <SV = 90> <Delay = 6.03>
ST_91 : Operation 443 [1/2] (3.25ns)   --->   "%v_load_28 = load i5 %v_addr_28" [./bignum.h:67]   --->   Operation 443 'load' 'v_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_91 : Operation 444 [1/1] (2.77ns)   --->   "%icmp_ln1068_28 = icmp_eq  i64 %v_load_28, i64 0"   --->   Operation 444 'icmp' 'icmp_ln1068_28' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.25>
ST_92 : Operation 445 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_28, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.29" [./bignum.h:78]   --->   Operation 445 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_92 : Operation 446 [1/1] (0.00ns)   --->   "%v_addr_29 = getelementptr i64 %v, i64 0, i64 2" [./bignum.h:67]   --->   Operation 446 'getelementptr' 'v_addr_29' <Predicate = (icmp_ln1068_28)> <Delay = 0.00>
ST_92 : Operation 447 [2/2] (3.25ns)   --->   "%v_load_29 = load i5 %v_addr_29" [./bignum.h:67]   --->   Operation 447 'load' 'v_load_29' <Predicate = (icmp_ln1068_28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 93 <SV = 92> <Delay = 6.03>
ST_93 : Operation 448 [1/2] (3.25ns)   --->   "%v_load_29 = load i5 %v_addr_29" [./bignum.h:67]   --->   Operation 448 'load' 'v_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_93 : Operation 449 [1/1] (2.77ns)   --->   "%icmp_ln1068_29 = icmp_eq  i64 %v_load_29, i64 0"   --->   Operation 449 'icmp' 'icmp_ln1068_29' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.25>
ST_94 : Operation 450 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_29, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.30" [./bignum.h:78]   --->   Operation 450 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_94 : Operation 451 [1/1] (0.00ns)   --->   "%v_addr_30 = getelementptr i64 %v, i64 0, i64 1" [./bignum.h:67]   --->   Operation 451 'getelementptr' 'v_addr_30' <Predicate = (icmp_ln1068_29)> <Delay = 0.00>
ST_94 : Operation 452 [2/2] (3.25ns)   --->   "%v_load_30 = load i5 %v_addr_30" [./bignum.h:67]   --->   Operation 452 'load' 'v_load_30' <Predicate = (icmp_ln1068_29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 95 <SV = 94> <Delay = 6.03>
ST_95 : Operation 453 [1/2] (3.25ns)   --->   "%v_load_30 = load i5 %v_addr_30" [./bignum.h:67]   --->   Operation 453 'load' 'v_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_95 : Operation 454 [1/1] (2.77ns)   --->   "%icmp_ln1068_30 = icmp_eq  i64 %v_load_30, i64 0"   --->   Operation 454 'icmp' 'icmp_ln1068_30' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.20>
ST_96 : Operation 455 [1/1] (0.98ns)   --->   "%select_ln78 = select i1 %icmp_ln1068_30, i6 1, i6 2" [./bignum.h:78]   --->   Operation 455 'select' 'select_ln78' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 456 [1/1] (3.20ns)   --->   "%br_ln78 = br void %_ZNK6BignumILi32ELi64EE4sizeEv.exit39" [./bignum.h:78]   --->   Operation 456 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>

State 97 <SV = 96> <Delay = 5.56>
ST_97 : Operation 457 [1/1] (0.00ns)   --->   "%n = phi i6 32, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, i6 31, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.1, i6 30, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.2, i6 29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.3, i6 28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.4, i6 27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.5, i6 26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.6, i6 25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.7, i6 24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.8, i6 23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.9, i6 22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.10, i6 21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.11, i6 20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.12, i6 19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.13, i6 18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.14, i6 17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.15, i6 16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.16, i6 15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.17, i6 14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.18, i6 13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.19, i6 12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.20, i6 11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.21, i6 10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.22, i6 9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.23, i6 8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.24, i6 7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.25, i6 6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.26, i6 5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.27, i6 4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.28, i6 3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.29, i6 %select_ln78, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i35.30" [./bignum.h:78]   --->   Operation 457 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 458 [1/1] (1.42ns)   --->   "%icmp_ln251 = icmp_eq  i6 %m, i6 %n" [./bignum.h:251]   --->   Operation 458 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251, void, void" [./bignum.h:251]   --->   Operation 459 'br' 'br_ln251' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 460 [1/1] (1.42ns)   --->   "%icmp_ln252 = icmp_ult  i6 %m, i6 %n" [./bignum.h:252]   --->   Operation 460 'icmp' 'icmp_ln252' <Predicate = (!icmp_ln251)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 461 [1/1] (1.58ns)   --->   "%br_ln252 = br void" [./bignum.h:252]   --->   Operation 461 'br' 'br_ln252' <Predicate = (!icmp_ln251)> <Delay = 1.58>
ST_97 : Operation 462 [1/1] (1.78ns)   --->   "%n_1 = add i5 %trunc_ln249, i5 31" [./bignum.h:258]   --->   Operation 462 'add' 'n_1' <Predicate = (icmp_ln251)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 463 [1/1] (1.36ns)   --->   "%icmp_ln258 = icmp_eq  i5 %n_1, i5 0" [./bignum.h:258]   --->   Operation 463 'icmp' 'icmp_ln258' <Predicate = (icmp_ln251)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 464 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 464 'br' 'br_ln258' <Predicate = (icmp_ln251)> <Delay = 2.42>
ST_97 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %n_1" [./bignum.h:67]   --->   Operation 465 'zext' 'zext_ln67' <Predicate = (icmp_ln251 & !icmp_ln258)> <Delay = 0.00>
ST_97 : Operation 466 [1/1] (0.00ns)   --->   "%v_addr_31 = getelementptr i64 %v, i64 0, i64 %zext_ln67" [./bignum.h:67]   --->   Operation 466 'getelementptr' 'v_addr_31' <Predicate = (icmp_ln251 & !icmp_ln258)> <Delay = 0.00>
ST_97 : Operation 467 [2/2] (3.25ns)   --->   "%v_load_31 = load i5 %v_addr_31" [./bignum.h:67]   --->   Operation 467 'load' 'v_load_31' <Predicate = (icmp_ln251 & !icmp_ln258)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 98 <SV = 97> <Delay = 6.03>
ST_98 : Operation 468 [1/2] (3.25ns)   --->   "%v_load_31 = load i5 %v_addr_31" [./bignum.h:67]   --->   Operation 468 'load' 'v_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_98 : Operation 469 [1/1] (2.77ns)   --->   "%icmp_ln1068_31 = icmp_eq  i64 %zext_ln249, i64 %v_load_31"   --->   Operation 469 'icmp' 'icmp_ln1068_31' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.67>
ST_99 : Operation 470 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_31, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7, void" [./bignum.h:258]   --->   Operation 470 'br' 'br_ln258' <Predicate = true> <Delay = 2.42>
ST_99 : Operation 471 [1/1] (1.82ns)   --->   "%n_2 = add i6 %m, i6 62" [./bignum.h:257]   --->   Operation 471 'add' 'n_2' <Predicate = (icmp_ln1068_31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 472 [1/1] (1.78ns)   --->   "%add_ln258 = add i5 %trunc_ln249, i5 30" [./bignum.h:258]   --->   Operation 472 'add' 'add_ln258' <Predicate = (icmp_ln1068_31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 473 [1/1] (1.42ns)   --->   "%icmp_ln258_1 = icmp_eq  i6 %n_2, i6 0" [./bignum.h:258]   --->   Operation 473 'icmp' 'icmp_ln258_1' <Predicate = (icmp_ln1068_31)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 474 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 474 'br' 'br_ln258' <Predicate = (icmp_ln1068_31)> <Delay = 2.42>
ST_99 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i6 %n_2" [./bignum.h:67]   --->   Operation 475 'zext' 'zext_ln67_1' <Predicate = (icmp_ln1068_31 & !icmp_ln258_1)> <Delay = 0.00>
ST_99 : Operation 476 [1/1] (0.00ns)   --->   "%u_addr_32 = getelementptr i1 %u, i64 0, i64 %zext_ln67_1" [./bignum.h:67]   --->   Operation 476 'getelementptr' 'u_addr_32' <Predicate = (icmp_ln1068_31 & !icmp_ln258_1)> <Delay = 0.00>
ST_99 : Operation 477 [2/2] (2.32ns)   --->   "%u_load_32 = load i5 %u_addr_32" [./bignum.h:67]   --->   Operation 477 'load' 'u_load_32' <Predicate = (icmp_ln1068_31 & !icmp_ln258_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_99 : Operation 478 [1/1] (0.00ns)   --->   "%v_addr_32 = getelementptr i64 %v, i64 0, i64 %zext_ln67_1" [./bignum.h:67]   --->   Operation 478 'getelementptr' 'v_addr_32' <Predicate = (icmp_ln1068_31 & !icmp_ln258_1)> <Delay = 0.00>
ST_99 : Operation 479 [2/2] (3.25ns)   --->   "%v_load_32 = load i5 %v_addr_32" [./bignum.h:67]   --->   Operation 479 'load' 'v_load_32' <Predicate = (icmp_ln1068_31 & !icmp_ln258_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 100 <SV = 99> <Delay = 6.03>
ST_100 : Operation 480 [1/2] (2.32ns)   --->   "%u_load_32 = load i5 %u_addr_32" [./bignum.h:67]   --->   Operation 480 'load' 'u_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_100 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i1 %u_load_32" [./bignum.h:0]   --->   Operation 481 'zext' 'zext_ln0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 482 [1/2] (3.25ns)   --->   "%v_load_32 = load i5 %v_addr_32" [./bignum.h:67]   --->   Operation 482 'load' 'v_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_100 : Operation 483 [1/1] (2.77ns)   --->   "%icmp_ln1068_32 = icmp_eq  i64 %zext_ln0, i64 %v_load_32"   --->   Operation 483 'icmp' 'icmp_ln1068_32' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.67>
ST_101 : Operation 484 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_32, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7, void" [./bignum.h:258]   --->   Operation 484 'br' 'br_ln258' <Predicate = true> <Delay = 2.42>
ST_101 : Operation 485 [1/1] (1.82ns)   --->   "%n_3 = add i6 %m, i6 61" [./bignum.h:257]   --->   Operation 485 'add' 'n_3' <Predicate = (icmp_ln1068_32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 486 [1/1] (1.78ns)   --->   "%add_ln258_1 = add i5 %trunc_ln249, i5 29" [./bignum.h:258]   --->   Operation 486 'add' 'add_ln258_1' <Predicate = (icmp_ln1068_32)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 487 [1/1] (1.42ns)   --->   "%icmp_ln258_2 = icmp_eq  i6 %n_3, i6 0" [./bignum.h:258]   --->   Operation 487 'icmp' 'icmp_ln258_2' <Predicate = (icmp_ln1068_32)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 488 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 488 'br' 'br_ln258' <Predicate = (icmp_ln1068_32)> <Delay = 2.42>
ST_101 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i6 %n_3" [./bignum.h:67]   --->   Operation 489 'zext' 'zext_ln67_2' <Predicate = (icmp_ln1068_32 & !icmp_ln258_2)> <Delay = 0.00>
ST_101 : Operation 490 [1/1] (0.00ns)   --->   "%u_addr_33 = getelementptr i1 %u, i64 0, i64 %zext_ln67_2" [./bignum.h:67]   --->   Operation 490 'getelementptr' 'u_addr_33' <Predicate = (icmp_ln1068_32 & !icmp_ln258_2)> <Delay = 0.00>
ST_101 : Operation 491 [2/2] (2.32ns)   --->   "%u_load_33 = load i5 %u_addr_33" [./bignum.h:67]   --->   Operation 491 'load' 'u_load_33' <Predicate = (icmp_ln1068_32 & !icmp_ln258_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_101 : Operation 492 [1/1] (0.00ns)   --->   "%v_addr_33 = getelementptr i64 %v, i64 0, i64 %zext_ln67_2" [./bignum.h:67]   --->   Operation 492 'getelementptr' 'v_addr_33' <Predicate = (icmp_ln1068_32 & !icmp_ln258_2)> <Delay = 0.00>
ST_101 : Operation 493 [2/2] (3.25ns)   --->   "%v_load_33 = load i5 %v_addr_33" [./bignum.h:67]   --->   Operation 493 'load' 'v_load_33' <Predicate = (icmp_ln1068_32 & !icmp_ln258_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 102 <SV = 101> <Delay = 6.03>
ST_102 : Operation 494 [1/2] (2.32ns)   --->   "%u_load_33 = load i5 %u_addr_33" [./bignum.h:67]   --->   Operation 494 'load' 'u_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_102 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln0_1 = zext i1 %u_load_33" [./bignum.h:0]   --->   Operation 495 'zext' 'zext_ln0_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 496 [1/2] (3.25ns)   --->   "%v_load_33 = load i5 %v_addr_33" [./bignum.h:67]   --->   Operation 496 'load' 'v_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_102 : Operation 497 [1/1] (2.77ns)   --->   "%icmp_ln1068_33 = icmp_eq  i64 %zext_ln0_1, i64 %v_load_33"   --->   Operation 497 'icmp' 'icmp_ln1068_33' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.67>
ST_103 : Operation 498 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_33, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7, void" [./bignum.h:258]   --->   Operation 498 'br' 'br_ln258' <Predicate = true> <Delay = 2.42>
ST_103 : Operation 499 [1/1] (1.82ns)   --->   "%n_4 = add i6 %m, i6 60" [./bignum.h:257]   --->   Operation 499 'add' 'n_4' <Predicate = (icmp_ln1068_33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 500 [1/1] (1.78ns)   --->   "%add_ln258_2 = add i5 %trunc_ln249, i5 28" [./bignum.h:258]   --->   Operation 500 'add' 'add_ln258_2' <Predicate = (icmp_ln1068_33)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 501 [1/1] (1.42ns)   --->   "%icmp_ln258_3 = icmp_eq  i6 %n_4, i6 0" [./bignum.h:258]   --->   Operation 501 'icmp' 'icmp_ln258_3' <Predicate = (icmp_ln1068_33)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 502 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 502 'br' 'br_ln258' <Predicate = (icmp_ln1068_33)> <Delay = 2.42>
ST_103 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i6 %n_4" [./bignum.h:67]   --->   Operation 503 'zext' 'zext_ln67_3' <Predicate = (icmp_ln1068_33 & !icmp_ln258_3)> <Delay = 0.00>
ST_103 : Operation 504 [1/1] (0.00ns)   --->   "%u_addr_34 = getelementptr i1 %u, i64 0, i64 %zext_ln67_3" [./bignum.h:67]   --->   Operation 504 'getelementptr' 'u_addr_34' <Predicate = (icmp_ln1068_33 & !icmp_ln258_3)> <Delay = 0.00>
ST_103 : Operation 505 [2/2] (2.32ns)   --->   "%u_load_34 = load i5 %u_addr_34" [./bignum.h:67]   --->   Operation 505 'load' 'u_load_34' <Predicate = (icmp_ln1068_33 & !icmp_ln258_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_103 : Operation 506 [1/1] (0.00ns)   --->   "%v_addr_34 = getelementptr i64 %v, i64 0, i64 %zext_ln67_3" [./bignum.h:67]   --->   Operation 506 'getelementptr' 'v_addr_34' <Predicate = (icmp_ln1068_33 & !icmp_ln258_3)> <Delay = 0.00>
ST_103 : Operation 507 [2/2] (3.25ns)   --->   "%v_load_34 = load i5 %v_addr_34" [./bignum.h:67]   --->   Operation 507 'load' 'v_load_34' <Predicate = (icmp_ln1068_33 & !icmp_ln258_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 104 <SV = 103> <Delay = 6.03>
ST_104 : Operation 508 [1/2] (2.32ns)   --->   "%u_load_34 = load i5 %u_addr_34" [./bignum.h:67]   --->   Operation 508 'load' 'u_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_104 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln0_2 = zext i1 %u_load_34" [./bignum.h:0]   --->   Operation 509 'zext' 'zext_ln0_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 510 [1/2] (3.25ns)   --->   "%v_load_34 = load i5 %v_addr_34" [./bignum.h:67]   --->   Operation 510 'load' 'v_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_104 : Operation 511 [1/1] (2.77ns)   --->   "%icmp_ln1068_34 = icmp_eq  i64 %zext_ln0_2, i64 %v_load_34"   --->   Operation 511 'icmp' 'icmp_ln1068_34' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.67>
ST_105 : Operation 512 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_34, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7, void" [./bignum.h:258]   --->   Operation 512 'br' 'br_ln258' <Predicate = true> <Delay = 2.42>
ST_105 : Operation 513 [1/1] (1.82ns)   --->   "%n_5 = add i6 %m, i6 59" [./bignum.h:257]   --->   Operation 513 'add' 'n_5' <Predicate = (icmp_ln1068_34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 514 [1/1] (1.78ns)   --->   "%add_ln258_3 = add i5 %trunc_ln249, i5 27" [./bignum.h:258]   --->   Operation 514 'add' 'add_ln258_3' <Predicate = (icmp_ln1068_34)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 515 [1/1] (1.42ns)   --->   "%icmp_ln258_4 = icmp_eq  i6 %n_5, i6 0" [./bignum.h:258]   --->   Operation 515 'icmp' 'icmp_ln258_4' <Predicate = (icmp_ln1068_34)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 516 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 516 'br' 'br_ln258' <Predicate = (icmp_ln1068_34)> <Delay = 2.42>
ST_105 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i6 %n_5" [./bignum.h:67]   --->   Operation 517 'zext' 'zext_ln67_4' <Predicate = (icmp_ln1068_34 & !icmp_ln258_4)> <Delay = 0.00>
ST_105 : Operation 518 [1/1] (0.00ns)   --->   "%u_addr_35 = getelementptr i1 %u, i64 0, i64 %zext_ln67_4" [./bignum.h:67]   --->   Operation 518 'getelementptr' 'u_addr_35' <Predicate = (icmp_ln1068_34 & !icmp_ln258_4)> <Delay = 0.00>
ST_105 : Operation 519 [2/2] (2.32ns)   --->   "%u_load_35 = load i5 %u_addr_35" [./bignum.h:67]   --->   Operation 519 'load' 'u_load_35' <Predicate = (icmp_ln1068_34 & !icmp_ln258_4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_105 : Operation 520 [1/1] (0.00ns)   --->   "%v_addr_35 = getelementptr i64 %v, i64 0, i64 %zext_ln67_4" [./bignum.h:67]   --->   Operation 520 'getelementptr' 'v_addr_35' <Predicate = (icmp_ln1068_34 & !icmp_ln258_4)> <Delay = 0.00>
ST_105 : Operation 521 [2/2] (3.25ns)   --->   "%v_load_35 = load i5 %v_addr_35" [./bignum.h:67]   --->   Operation 521 'load' 'v_load_35' <Predicate = (icmp_ln1068_34 & !icmp_ln258_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 106 <SV = 105> <Delay = 6.03>
ST_106 : Operation 522 [1/2] (2.32ns)   --->   "%u_load_35 = load i5 %u_addr_35" [./bignum.h:67]   --->   Operation 522 'load' 'u_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_106 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln0_3 = zext i1 %u_load_35" [./bignum.h:0]   --->   Operation 523 'zext' 'zext_ln0_3' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 524 [1/2] (3.25ns)   --->   "%v_load_35 = load i5 %v_addr_35" [./bignum.h:67]   --->   Operation 524 'load' 'v_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_106 : Operation 525 [1/1] (2.77ns)   --->   "%icmp_ln1068_35 = icmp_eq  i64 %zext_ln0_3, i64 %v_load_35"   --->   Operation 525 'icmp' 'icmp_ln1068_35' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.67>
ST_107 : Operation 526 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_35, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7, void" [./bignum.h:258]   --->   Operation 526 'br' 'br_ln258' <Predicate = true> <Delay = 2.42>
ST_107 : Operation 527 [1/1] (1.82ns)   --->   "%n_6 = add i6 %m, i6 58" [./bignum.h:257]   --->   Operation 527 'add' 'n_6' <Predicate = (icmp_ln1068_35)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 528 [1/1] (1.78ns)   --->   "%add_ln258_4 = add i5 %trunc_ln249, i5 26" [./bignum.h:258]   --->   Operation 528 'add' 'add_ln258_4' <Predicate = (icmp_ln1068_35)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 529 [1/1] (1.42ns)   --->   "%icmp_ln258_5 = icmp_eq  i6 %n_6, i6 0" [./bignum.h:258]   --->   Operation 529 'icmp' 'icmp_ln258_5' <Predicate = (icmp_ln1068_35)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 530 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 530 'br' 'br_ln258' <Predicate = (icmp_ln1068_35)> <Delay = 2.42>
ST_107 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln67_5 = zext i6 %n_6" [./bignum.h:67]   --->   Operation 531 'zext' 'zext_ln67_5' <Predicate = (icmp_ln1068_35 & !icmp_ln258_5)> <Delay = 0.00>
ST_107 : Operation 532 [1/1] (0.00ns)   --->   "%u_addr_36 = getelementptr i1 %u, i64 0, i64 %zext_ln67_5" [./bignum.h:67]   --->   Operation 532 'getelementptr' 'u_addr_36' <Predicate = (icmp_ln1068_35 & !icmp_ln258_5)> <Delay = 0.00>
ST_107 : Operation 533 [2/2] (2.32ns)   --->   "%u_load_36 = load i5 %u_addr_36" [./bignum.h:67]   --->   Operation 533 'load' 'u_load_36' <Predicate = (icmp_ln1068_35 & !icmp_ln258_5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_107 : Operation 534 [1/1] (0.00ns)   --->   "%v_addr_36 = getelementptr i64 %v, i64 0, i64 %zext_ln67_5" [./bignum.h:67]   --->   Operation 534 'getelementptr' 'v_addr_36' <Predicate = (icmp_ln1068_35 & !icmp_ln258_5)> <Delay = 0.00>
ST_107 : Operation 535 [2/2] (3.25ns)   --->   "%v_load_36 = load i5 %v_addr_36" [./bignum.h:67]   --->   Operation 535 'load' 'v_load_36' <Predicate = (icmp_ln1068_35 & !icmp_ln258_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 108 <SV = 107> <Delay = 6.03>
ST_108 : Operation 536 [1/2] (2.32ns)   --->   "%u_load_36 = load i5 %u_addr_36" [./bignum.h:67]   --->   Operation 536 'load' 'u_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_108 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln0_4 = zext i1 %u_load_36" [./bignum.h:0]   --->   Operation 537 'zext' 'zext_ln0_4' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 538 [1/2] (3.25ns)   --->   "%v_load_36 = load i5 %v_addr_36" [./bignum.h:67]   --->   Operation 538 'load' 'v_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_108 : Operation 539 [1/1] (2.77ns)   --->   "%icmp_ln1068_36 = icmp_eq  i64 %zext_ln0_4, i64 %v_load_36"   --->   Operation 539 'icmp' 'icmp_ln1068_36' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.67>
ST_109 : Operation 540 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_36, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7, void" [./bignum.h:258]   --->   Operation 540 'br' 'br_ln258' <Predicate = true> <Delay = 2.42>
ST_109 : Operation 541 [1/1] (1.82ns)   --->   "%n_7 = add i6 %m, i6 57" [./bignum.h:257]   --->   Operation 541 'add' 'n_7' <Predicate = (icmp_ln1068_36)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 542 [1/1] (1.78ns)   --->   "%add_ln258_5 = add i5 %trunc_ln249, i5 25" [./bignum.h:258]   --->   Operation 542 'add' 'add_ln258_5' <Predicate = (icmp_ln1068_36)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 543 [1/1] (1.42ns)   --->   "%icmp_ln258_6 = icmp_eq  i6 %n_7, i6 0" [./bignum.h:258]   --->   Operation 543 'icmp' 'icmp_ln258_6' <Predicate = (icmp_ln1068_36)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 544 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 544 'br' 'br_ln258' <Predicate = (icmp_ln1068_36)> <Delay = 2.42>
ST_109 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln67_6 = zext i6 %n_7" [./bignum.h:67]   --->   Operation 545 'zext' 'zext_ln67_6' <Predicate = (icmp_ln1068_36 & !icmp_ln258_6)> <Delay = 0.00>
ST_109 : Operation 546 [1/1] (0.00ns)   --->   "%u_addr_37 = getelementptr i1 %u, i64 0, i64 %zext_ln67_6" [./bignum.h:67]   --->   Operation 546 'getelementptr' 'u_addr_37' <Predicate = (icmp_ln1068_36 & !icmp_ln258_6)> <Delay = 0.00>
ST_109 : Operation 547 [2/2] (2.32ns)   --->   "%u_load_37 = load i5 %u_addr_37" [./bignum.h:67]   --->   Operation 547 'load' 'u_load_37' <Predicate = (icmp_ln1068_36 & !icmp_ln258_6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_109 : Operation 548 [1/1] (0.00ns)   --->   "%v_addr_37 = getelementptr i64 %v, i64 0, i64 %zext_ln67_6" [./bignum.h:67]   --->   Operation 548 'getelementptr' 'v_addr_37' <Predicate = (icmp_ln1068_36 & !icmp_ln258_6)> <Delay = 0.00>
ST_109 : Operation 549 [2/2] (3.25ns)   --->   "%v_load_37 = load i5 %v_addr_37" [./bignum.h:67]   --->   Operation 549 'load' 'v_load_37' <Predicate = (icmp_ln1068_36 & !icmp_ln258_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 110 <SV = 109> <Delay = 6.03>
ST_110 : Operation 550 [1/2] (2.32ns)   --->   "%u_load_37 = load i5 %u_addr_37" [./bignum.h:67]   --->   Operation 550 'load' 'u_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_110 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln0_5 = zext i1 %u_load_37" [./bignum.h:0]   --->   Operation 551 'zext' 'zext_ln0_5' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 552 [1/2] (3.25ns)   --->   "%v_load_37 = load i5 %v_addr_37" [./bignum.h:67]   --->   Operation 552 'load' 'v_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_110 : Operation 553 [1/1] (2.77ns)   --->   "%icmp_ln1068_37 = icmp_eq  i64 %zext_ln0_5, i64 %v_load_37"   --->   Operation 553 'icmp' 'icmp_ln1068_37' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.67>
ST_111 : Operation 554 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_37, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7, void" [./bignum.h:258]   --->   Operation 554 'br' 'br_ln258' <Predicate = true> <Delay = 2.42>
ST_111 : Operation 555 [1/1] (1.82ns)   --->   "%n_8 = add i6 %m, i6 56" [./bignum.h:257]   --->   Operation 555 'add' 'n_8' <Predicate = (icmp_ln1068_37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 556 [1/1] (1.78ns)   --->   "%add_ln258_6 = add i5 %trunc_ln249, i5 24" [./bignum.h:258]   --->   Operation 556 'add' 'add_ln258_6' <Predicate = (icmp_ln1068_37)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 557 [1/1] (1.42ns)   --->   "%icmp_ln258_7 = icmp_eq  i6 %n_8, i6 0" [./bignum.h:258]   --->   Operation 557 'icmp' 'icmp_ln258_7' <Predicate = (icmp_ln1068_37)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 558 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 558 'br' 'br_ln258' <Predicate = (icmp_ln1068_37)> <Delay = 2.42>
ST_111 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln67_7 = zext i6 %n_8" [./bignum.h:67]   --->   Operation 559 'zext' 'zext_ln67_7' <Predicate = (icmp_ln1068_37 & !icmp_ln258_7)> <Delay = 0.00>
ST_111 : Operation 560 [1/1] (0.00ns)   --->   "%u_addr_38 = getelementptr i1 %u, i64 0, i64 %zext_ln67_7" [./bignum.h:67]   --->   Operation 560 'getelementptr' 'u_addr_38' <Predicate = (icmp_ln1068_37 & !icmp_ln258_7)> <Delay = 0.00>
ST_111 : Operation 561 [2/2] (2.32ns)   --->   "%u_load_38 = load i5 %u_addr_38" [./bignum.h:67]   --->   Operation 561 'load' 'u_load_38' <Predicate = (icmp_ln1068_37 & !icmp_ln258_7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_111 : Operation 562 [1/1] (0.00ns)   --->   "%v_addr_38 = getelementptr i64 %v, i64 0, i64 %zext_ln67_7" [./bignum.h:67]   --->   Operation 562 'getelementptr' 'v_addr_38' <Predicate = (icmp_ln1068_37 & !icmp_ln258_7)> <Delay = 0.00>
ST_111 : Operation 563 [2/2] (3.25ns)   --->   "%v_load_38 = load i5 %v_addr_38" [./bignum.h:67]   --->   Operation 563 'load' 'v_load_38' <Predicate = (icmp_ln1068_37 & !icmp_ln258_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 112 <SV = 111> <Delay = 6.03>
ST_112 : Operation 564 [1/2] (2.32ns)   --->   "%u_load_38 = load i5 %u_addr_38" [./bignum.h:67]   --->   Operation 564 'load' 'u_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_112 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln0_6 = zext i1 %u_load_38" [./bignum.h:0]   --->   Operation 565 'zext' 'zext_ln0_6' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 566 [1/2] (3.25ns)   --->   "%v_load_38 = load i5 %v_addr_38" [./bignum.h:67]   --->   Operation 566 'load' 'v_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_112 : Operation 567 [1/1] (2.77ns)   --->   "%icmp_ln1068_38 = icmp_eq  i64 %zext_ln0_6, i64 %v_load_38"   --->   Operation 567 'icmp' 'icmp_ln1068_38' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.67>
ST_113 : Operation 568 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_38, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7, void" [./bignum.h:258]   --->   Operation 568 'br' 'br_ln258' <Predicate = true> <Delay = 2.42>
ST_113 : Operation 569 [1/1] (1.82ns)   --->   "%n_9 = add i6 %m, i6 55" [./bignum.h:257]   --->   Operation 569 'add' 'n_9' <Predicate = (icmp_ln1068_38)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 570 [1/1] (1.78ns)   --->   "%add_ln258_7 = add i5 %trunc_ln249, i5 23" [./bignum.h:258]   --->   Operation 570 'add' 'add_ln258_7' <Predicate = (icmp_ln1068_38)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 571 [1/1] (1.42ns)   --->   "%icmp_ln258_8 = icmp_eq  i6 %n_9, i6 0" [./bignum.h:258]   --->   Operation 571 'icmp' 'icmp_ln258_8' <Predicate = (icmp_ln1068_38)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 572 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 572 'br' 'br_ln258' <Predicate = (icmp_ln1068_38)> <Delay = 2.42>
ST_113 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln67_8 = zext i6 %n_9" [./bignum.h:67]   --->   Operation 573 'zext' 'zext_ln67_8' <Predicate = (icmp_ln1068_38 & !icmp_ln258_8)> <Delay = 0.00>
ST_113 : Operation 574 [1/1] (0.00ns)   --->   "%u_addr_39 = getelementptr i1 %u, i64 0, i64 %zext_ln67_8" [./bignum.h:67]   --->   Operation 574 'getelementptr' 'u_addr_39' <Predicate = (icmp_ln1068_38 & !icmp_ln258_8)> <Delay = 0.00>
ST_113 : Operation 575 [2/2] (2.32ns)   --->   "%u_load_39 = load i5 %u_addr_39" [./bignum.h:67]   --->   Operation 575 'load' 'u_load_39' <Predicate = (icmp_ln1068_38 & !icmp_ln258_8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_113 : Operation 576 [1/1] (0.00ns)   --->   "%v_addr_39 = getelementptr i64 %v, i64 0, i64 %zext_ln67_8" [./bignum.h:67]   --->   Operation 576 'getelementptr' 'v_addr_39' <Predicate = (icmp_ln1068_38 & !icmp_ln258_8)> <Delay = 0.00>
ST_113 : Operation 577 [2/2] (3.25ns)   --->   "%v_load_39 = load i5 %v_addr_39" [./bignum.h:67]   --->   Operation 577 'load' 'v_load_39' <Predicate = (icmp_ln1068_38 & !icmp_ln258_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 114 <SV = 113> <Delay = 6.03>
ST_114 : Operation 578 [1/2] (2.32ns)   --->   "%u_load_39 = load i5 %u_addr_39" [./bignum.h:67]   --->   Operation 578 'load' 'u_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_114 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln0_7 = zext i1 %u_load_39" [./bignum.h:0]   --->   Operation 579 'zext' 'zext_ln0_7' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 580 [1/2] (3.25ns)   --->   "%v_load_39 = load i5 %v_addr_39" [./bignum.h:67]   --->   Operation 580 'load' 'v_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_114 : Operation 581 [1/1] (2.77ns)   --->   "%icmp_ln1068_39 = icmp_eq  i64 %zext_ln0_7, i64 %v_load_39"   --->   Operation 581 'icmp' 'icmp_ln1068_39' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.67>
ST_115 : Operation 582 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_39, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 582 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_115 : Operation 583 [1/1] (1.82ns)   --->   "%n_10 = add i6 %m, i6 54" [./bignum.h:257]   --->   Operation 583 'add' 'n_10' <Predicate = (icmp_ln1068_39)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 584 [1/1] (1.78ns)   --->   "%add_ln258_8 = add i5 %trunc_ln249, i5 22" [./bignum.h:258]   --->   Operation 584 'add' 'add_ln258_8' <Predicate = (icmp_ln1068_39)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 585 [1/1] (1.42ns)   --->   "%icmp_ln258_9 = icmp_eq  i6 %n_10, i6 0" [./bignum.h:258]   --->   Operation 585 'icmp' 'icmp_ln258_9' <Predicate = (icmp_ln1068_39)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 586 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 586 'br' 'br_ln258' <Predicate = (icmp_ln1068_39)> <Delay = 2.42>
ST_115 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln67_9 = zext i6 %n_10" [./bignum.h:67]   --->   Operation 587 'zext' 'zext_ln67_9' <Predicate = (icmp_ln1068_39 & !icmp_ln258_9)> <Delay = 0.00>
ST_115 : Operation 588 [1/1] (0.00ns)   --->   "%u_addr_40 = getelementptr i1 %u, i64 0, i64 %zext_ln67_9" [./bignum.h:67]   --->   Operation 588 'getelementptr' 'u_addr_40' <Predicate = (icmp_ln1068_39 & !icmp_ln258_9)> <Delay = 0.00>
ST_115 : Operation 589 [2/2] (2.32ns)   --->   "%u_load_40 = load i5 %u_addr_40" [./bignum.h:67]   --->   Operation 589 'load' 'u_load_40' <Predicate = (icmp_ln1068_39 & !icmp_ln258_9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_115 : Operation 590 [1/1] (0.00ns)   --->   "%v_addr_40 = getelementptr i64 %v, i64 0, i64 %zext_ln67_9" [./bignum.h:67]   --->   Operation 590 'getelementptr' 'v_addr_40' <Predicate = (icmp_ln1068_39 & !icmp_ln258_9)> <Delay = 0.00>
ST_115 : Operation 591 [2/2] (3.25ns)   --->   "%v_load_40 = load i5 %v_addr_40" [./bignum.h:67]   --->   Operation 591 'load' 'v_load_40' <Predicate = (icmp_ln1068_39 & !icmp_ln258_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 116 <SV = 115> <Delay = 6.03>
ST_116 : Operation 592 [1/2] (2.32ns)   --->   "%u_load_40 = load i5 %u_addr_40" [./bignum.h:67]   --->   Operation 592 'load' 'u_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_116 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln0_8 = zext i1 %u_load_40" [./bignum.h:0]   --->   Operation 593 'zext' 'zext_ln0_8' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 594 [1/2] (3.25ns)   --->   "%v_load_40 = load i5 %v_addr_40" [./bignum.h:67]   --->   Operation 594 'load' 'v_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_116 : Operation 595 [1/1] (2.77ns)   --->   "%icmp_ln1068_40 = icmp_eq  i64 %zext_ln0_8, i64 %v_load_40"   --->   Operation 595 'icmp' 'icmp_ln1068_40' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.67>
ST_117 : Operation 596 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_40, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 596 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_117 : Operation 597 [1/1] (1.82ns)   --->   "%n_11 = add i6 %m, i6 53" [./bignum.h:257]   --->   Operation 597 'add' 'n_11' <Predicate = (icmp_ln1068_40)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 598 [1/1] (1.78ns)   --->   "%add_ln258_9 = add i5 %trunc_ln249, i5 21" [./bignum.h:258]   --->   Operation 598 'add' 'add_ln258_9' <Predicate = (icmp_ln1068_40)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 599 [1/1] (1.42ns)   --->   "%icmp_ln258_10 = icmp_eq  i6 %n_11, i6 0" [./bignum.h:258]   --->   Operation 599 'icmp' 'icmp_ln258_10' <Predicate = (icmp_ln1068_40)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 600 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 600 'br' 'br_ln258' <Predicate = (icmp_ln1068_40)> <Delay = 2.42>
ST_117 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln67_10 = zext i6 %n_11" [./bignum.h:67]   --->   Operation 601 'zext' 'zext_ln67_10' <Predicate = (icmp_ln1068_40 & !icmp_ln258_10)> <Delay = 0.00>
ST_117 : Operation 602 [1/1] (0.00ns)   --->   "%u_addr_41 = getelementptr i1 %u, i64 0, i64 %zext_ln67_10" [./bignum.h:67]   --->   Operation 602 'getelementptr' 'u_addr_41' <Predicate = (icmp_ln1068_40 & !icmp_ln258_10)> <Delay = 0.00>
ST_117 : Operation 603 [2/2] (2.32ns)   --->   "%u_load_41 = load i5 %u_addr_41" [./bignum.h:67]   --->   Operation 603 'load' 'u_load_41' <Predicate = (icmp_ln1068_40 & !icmp_ln258_10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_117 : Operation 604 [1/1] (0.00ns)   --->   "%v_addr_41 = getelementptr i64 %v, i64 0, i64 %zext_ln67_10" [./bignum.h:67]   --->   Operation 604 'getelementptr' 'v_addr_41' <Predicate = (icmp_ln1068_40 & !icmp_ln258_10)> <Delay = 0.00>
ST_117 : Operation 605 [2/2] (3.25ns)   --->   "%v_load_41 = load i5 %v_addr_41" [./bignum.h:67]   --->   Operation 605 'load' 'v_load_41' <Predicate = (icmp_ln1068_40 & !icmp_ln258_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 118 <SV = 117> <Delay = 6.03>
ST_118 : Operation 606 [1/2] (2.32ns)   --->   "%u_load_41 = load i5 %u_addr_41" [./bignum.h:67]   --->   Operation 606 'load' 'u_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_118 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln0_9 = zext i1 %u_load_41" [./bignum.h:0]   --->   Operation 607 'zext' 'zext_ln0_9' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 608 [1/2] (3.25ns)   --->   "%v_load_41 = load i5 %v_addr_41" [./bignum.h:67]   --->   Operation 608 'load' 'v_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_118 : Operation 609 [1/1] (2.77ns)   --->   "%icmp_ln1068_41 = icmp_eq  i64 %zext_ln0_9, i64 %v_load_41"   --->   Operation 609 'icmp' 'icmp_ln1068_41' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.67>
ST_119 : Operation 610 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_41, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.10.thread" [./bignum.h:258]   --->   Operation 610 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_119 : Operation 611 [1/1] (1.82ns)   --->   "%n_12 = add i6 %m, i6 52" [./bignum.h:257]   --->   Operation 611 'add' 'n_12' <Predicate = (icmp_ln1068_41)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 612 [1/1] (1.78ns)   --->   "%add_ln258_10 = add i5 %trunc_ln249, i5 20" [./bignum.h:258]   --->   Operation 612 'add' 'add_ln258_10' <Predicate = (icmp_ln1068_41)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 613 [1/1] (1.42ns)   --->   "%icmp_ln258_11 = icmp_eq  i6 %n_12, i6 0" [./bignum.h:258]   --->   Operation 613 'icmp' 'icmp_ln258_11' <Predicate = (icmp_ln1068_41)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 614 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 614 'br' 'br_ln258' <Predicate = (icmp_ln1068_41)> <Delay = 2.42>
ST_119 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln67_11 = zext i6 %n_12" [./bignum.h:67]   --->   Operation 615 'zext' 'zext_ln67_11' <Predicate = (icmp_ln1068_41 & !icmp_ln258_11)> <Delay = 0.00>
ST_119 : Operation 616 [1/1] (0.00ns)   --->   "%u_addr_42 = getelementptr i1 %u, i64 0, i64 %zext_ln67_11" [./bignum.h:67]   --->   Operation 616 'getelementptr' 'u_addr_42' <Predicate = (icmp_ln1068_41 & !icmp_ln258_11)> <Delay = 0.00>
ST_119 : Operation 617 [2/2] (2.32ns)   --->   "%u_load_42 = load i5 %u_addr_42" [./bignum.h:67]   --->   Operation 617 'load' 'u_load_42' <Predicate = (icmp_ln1068_41 & !icmp_ln258_11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_119 : Operation 618 [1/1] (0.00ns)   --->   "%v_addr_42 = getelementptr i64 %v, i64 0, i64 %zext_ln67_11" [./bignum.h:67]   --->   Operation 618 'getelementptr' 'v_addr_42' <Predicate = (icmp_ln1068_41 & !icmp_ln258_11)> <Delay = 0.00>
ST_119 : Operation 619 [2/2] (3.25ns)   --->   "%v_load_42 = load i5 %v_addr_42" [./bignum.h:67]   --->   Operation 619 'load' 'v_load_42' <Predicate = (icmp_ln1068_41 & !icmp_ln258_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 120 <SV = 119> <Delay = 6.03>
ST_120 : Operation 620 [1/2] (2.32ns)   --->   "%u_load_42 = load i5 %u_addr_42" [./bignum.h:67]   --->   Operation 620 'load' 'u_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_120 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln0_10 = zext i1 %u_load_42" [./bignum.h:0]   --->   Operation 621 'zext' 'zext_ln0_10' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 622 [1/2] (3.25ns)   --->   "%v_load_42 = load i5 %v_addr_42" [./bignum.h:67]   --->   Operation 622 'load' 'v_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_120 : Operation 623 [1/1] (2.77ns)   --->   "%icmp_ln1068_42 = icmp_eq  i64 %zext_ln0_10, i64 %v_load_42"   --->   Operation 623 'icmp' 'icmp_ln1068_42' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.67>
ST_121 : Operation 624 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_42, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 624 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_121 : Operation 625 [1/1] (1.82ns)   --->   "%n_13 = add i6 %m, i6 51" [./bignum.h:257]   --->   Operation 625 'add' 'n_13' <Predicate = (icmp_ln1068_42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 626 [1/1] (1.78ns)   --->   "%add_ln258_11 = add i5 %trunc_ln249, i5 19" [./bignum.h:258]   --->   Operation 626 'add' 'add_ln258_11' <Predicate = (icmp_ln1068_42)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 627 [1/1] (1.42ns)   --->   "%icmp_ln258_12 = icmp_eq  i6 %n_13, i6 0" [./bignum.h:258]   --->   Operation 627 'icmp' 'icmp_ln258_12' <Predicate = (icmp_ln1068_42)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 628 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 628 'br' 'br_ln258' <Predicate = (icmp_ln1068_42)> <Delay = 2.42>
ST_121 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln67_12 = zext i6 %n_13" [./bignum.h:67]   --->   Operation 629 'zext' 'zext_ln67_12' <Predicate = (icmp_ln1068_42 & !icmp_ln258_12)> <Delay = 0.00>
ST_121 : Operation 630 [1/1] (0.00ns)   --->   "%u_addr_43 = getelementptr i1 %u, i64 0, i64 %zext_ln67_12" [./bignum.h:67]   --->   Operation 630 'getelementptr' 'u_addr_43' <Predicate = (icmp_ln1068_42 & !icmp_ln258_12)> <Delay = 0.00>
ST_121 : Operation 631 [2/2] (2.32ns)   --->   "%u_load_43 = load i5 %u_addr_43" [./bignum.h:67]   --->   Operation 631 'load' 'u_load_43' <Predicate = (icmp_ln1068_42 & !icmp_ln258_12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_121 : Operation 632 [1/1] (0.00ns)   --->   "%v_addr_43 = getelementptr i64 %v, i64 0, i64 %zext_ln67_12" [./bignum.h:67]   --->   Operation 632 'getelementptr' 'v_addr_43' <Predicate = (icmp_ln1068_42 & !icmp_ln258_12)> <Delay = 0.00>
ST_121 : Operation 633 [2/2] (3.25ns)   --->   "%v_load_43 = load i5 %v_addr_43" [./bignum.h:67]   --->   Operation 633 'load' 'v_load_43' <Predicate = (icmp_ln1068_42 & !icmp_ln258_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 122 <SV = 121> <Delay = 6.03>
ST_122 : Operation 634 [1/2] (2.32ns)   --->   "%u_load_43 = load i5 %u_addr_43" [./bignum.h:67]   --->   Operation 634 'load' 'u_load_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_122 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln0_11 = zext i1 %u_load_43" [./bignum.h:0]   --->   Operation 635 'zext' 'zext_ln0_11' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 636 [1/2] (3.25ns)   --->   "%v_load_43 = load i5 %v_addr_43" [./bignum.h:67]   --->   Operation 636 'load' 'v_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_122 : Operation 637 [1/1] (2.77ns)   --->   "%icmp_ln1068_43 = icmp_eq  i64 %zext_ln0_11, i64 %v_load_43"   --->   Operation 637 'icmp' 'icmp_ln1068_43' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.67>
ST_123 : Operation 638 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_43, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.12.thread" [./bignum.h:258]   --->   Operation 638 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_123 : Operation 639 [1/1] (1.82ns)   --->   "%n_14 = add i6 %m, i6 50" [./bignum.h:257]   --->   Operation 639 'add' 'n_14' <Predicate = (icmp_ln1068_43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 640 [1/1] (1.78ns)   --->   "%add_ln258_12 = add i5 %trunc_ln249, i5 18" [./bignum.h:258]   --->   Operation 640 'add' 'add_ln258_12' <Predicate = (icmp_ln1068_43)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 641 [1/1] (1.42ns)   --->   "%icmp_ln258_13 = icmp_eq  i6 %n_14, i6 0" [./bignum.h:258]   --->   Operation 641 'icmp' 'icmp_ln258_13' <Predicate = (icmp_ln1068_43)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 642 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 642 'br' 'br_ln258' <Predicate = (icmp_ln1068_43)> <Delay = 2.42>
ST_123 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln67_13 = zext i6 %n_14" [./bignum.h:67]   --->   Operation 643 'zext' 'zext_ln67_13' <Predicate = (icmp_ln1068_43 & !icmp_ln258_13)> <Delay = 0.00>
ST_123 : Operation 644 [1/1] (0.00ns)   --->   "%u_addr_44 = getelementptr i1 %u, i64 0, i64 %zext_ln67_13" [./bignum.h:67]   --->   Operation 644 'getelementptr' 'u_addr_44' <Predicate = (icmp_ln1068_43 & !icmp_ln258_13)> <Delay = 0.00>
ST_123 : Operation 645 [2/2] (2.32ns)   --->   "%u_load_44 = load i5 %u_addr_44" [./bignum.h:67]   --->   Operation 645 'load' 'u_load_44' <Predicate = (icmp_ln1068_43 & !icmp_ln258_13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_123 : Operation 646 [1/1] (0.00ns)   --->   "%v_addr_44 = getelementptr i64 %v, i64 0, i64 %zext_ln67_13" [./bignum.h:67]   --->   Operation 646 'getelementptr' 'v_addr_44' <Predicate = (icmp_ln1068_43 & !icmp_ln258_13)> <Delay = 0.00>
ST_123 : Operation 647 [2/2] (3.25ns)   --->   "%v_load_44 = load i5 %v_addr_44" [./bignum.h:67]   --->   Operation 647 'load' 'v_load_44' <Predicate = (icmp_ln1068_43 & !icmp_ln258_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 124 <SV = 123> <Delay = 6.03>
ST_124 : Operation 648 [1/2] (2.32ns)   --->   "%u_load_44 = load i5 %u_addr_44" [./bignum.h:67]   --->   Operation 648 'load' 'u_load_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_124 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln0_12 = zext i1 %u_load_44" [./bignum.h:0]   --->   Operation 649 'zext' 'zext_ln0_12' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 650 [1/2] (3.25ns)   --->   "%v_load_44 = load i5 %v_addr_44" [./bignum.h:67]   --->   Operation 650 'load' 'v_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_124 : Operation 651 [1/1] (2.77ns)   --->   "%icmp_ln1068_44 = icmp_eq  i64 %zext_ln0_12, i64 %v_load_44"   --->   Operation 651 'icmp' 'icmp_ln1068_44' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.67>
ST_125 : Operation 652 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_44, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 652 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_125 : Operation 653 [1/1] (1.82ns)   --->   "%n_15 = add i6 %m, i6 49" [./bignum.h:257]   --->   Operation 653 'add' 'n_15' <Predicate = (icmp_ln1068_44)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 654 [1/1] (1.78ns)   --->   "%add_ln258_13 = add i5 %trunc_ln249, i5 17" [./bignum.h:258]   --->   Operation 654 'add' 'add_ln258_13' <Predicate = (icmp_ln1068_44)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 655 [1/1] (1.42ns)   --->   "%icmp_ln258_14 = icmp_eq  i6 %n_15, i6 0" [./bignum.h:258]   --->   Operation 655 'icmp' 'icmp_ln258_14' <Predicate = (icmp_ln1068_44)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 656 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 656 'br' 'br_ln258' <Predicate = (icmp_ln1068_44)> <Delay = 2.42>
ST_125 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln67_14 = zext i6 %n_15" [./bignum.h:67]   --->   Operation 657 'zext' 'zext_ln67_14' <Predicate = (icmp_ln1068_44 & !icmp_ln258_14)> <Delay = 0.00>
ST_125 : Operation 658 [1/1] (0.00ns)   --->   "%u_addr_45 = getelementptr i1 %u, i64 0, i64 %zext_ln67_14" [./bignum.h:67]   --->   Operation 658 'getelementptr' 'u_addr_45' <Predicate = (icmp_ln1068_44 & !icmp_ln258_14)> <Delay = 0.00>
ST_125 : Operation 659 [2/2] (2.32ns)   --->   "%u_load_45 = load i5 %u_addr_45" [./bignum.h:67]   --->   Operation 659 'load' 'u_load_45' <Predicate = (icmp_ln1068_44 & !icmp_ln258_14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_125 : Operation 660 [1/1] (0.00ns)   --->   "%v_addr_45 = getelementptr i64 %v, i64 0, i64 %zext_ln67_14" [./bignum.h:67]   --->   Operation 660 'getelementptr' 'v_addr_45' <Predicate = (icmp_ln1068_44 & !icmp_ln258_14)> <Delay = 0.00>
ST_125 : Operation 661 [2/2] (3.25ns)   --->   "%v_load_45 = load i5 %v_addr_45" [./bignum.h:67]   --->   Operation 661 'load' 'v_load_45' <Predicate = (icmp_ln1068_44 & !icmp_ln258_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 126 <SV = 125> <Delay = 6.03>
ST_126 : Operation 662 [1/2] (2.32ns)   --->   "%u_load_45 = load i5 %u_addr_45" [./bignum.h:67]   --->   Operation 662 'load' 'u_load_45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_126 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln0_13 = zext i1 %u_load_45" [./bignum.h:0]   --->   Operation 663 'zext' 'zext_ln0_13' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 664 [1/2] (3.25ns)   --->   "%v_load_45 = load i5 %v_addr_45" [./bignum.h:67]   --->   Operation 664 'load' 'v_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_126 : Operation 665 [1/1] (2.77ns)   --->   "%icmp_ln1068_45 = icmp_eq  i64 %zext_ln0_13, i64 %v_load_45"   --->   Operation 665 'icmp' 'icmp_ln1068_45' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.67>
ST_127 : Operation 666 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_45, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.14.thread" [./bignum.h:258]   --->   Operation 666 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_127 : Operation 667 [1/1] (1.82ns)   --->   "%n_16 = add i6 %m, i6 48" [./bignum.h:257]   --->   Operation 667 'add' 'n_16' <Predicate = (icmp_ln1068_45)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 668 [1/1] (0.78ns)   --->   "%xor_ln258 = xor i5 %trunc_ln249, i5 16" [./bignum.h:258]   --->   Operation 668 'xor' 'xor_ln258' <Predicate = (icmp_ln1068_45)> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 669 [1/1] (1.42ns)   --->   "%icmp_ln258_15 = icmp_eq  i6 %n_16, i6 0" [./bignum.h:258]   --->   Operation 669 'icmp' 'icmp_ln258_15' <Predicate = (icmp_ln1068_45)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 670 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 670 'br' 'br_ln258' <Predicate = (icmp_ln1068_45)> <Delay = 2.42>
ST_127 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln67_15 = zext i6 %n_16" [./bignum.h:67]   --->   Operation 671 'zext' 'zext_ln67_15' <Predicate = (icmp_ln1068_45 & !icmp_ln258_15)> <Delay = 0.00>
ST_127 : Operation 672 [1/1] (0.00ns)   --->   "%u_addr_46 = getelementptr i1 %u, i64 0, i64 %zext_ln67_15" [./bignum.h:67]   --->   Operation 672 'getelementptr' 'u_addr_46' <Predicate = (icmp_ln1068_45 & !icmp_ln258_15)> <Delay = 0.00>
ST_127 : Operation 673 [2/2] (2.32ns)   --->   "%u_load_46 = load i5 %u_addr_46" [./bignum.h:67]   --->   Operation 673 'load' 'u_load_46' <Predicate = (icmp_ln1068_45 & !icmp_ln258_15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_127 : Operation 674 [1/1] (0.00ns)   --->   "%v_addr_46 = getelementptr i64 %v, i64 0, i64 %zext_ln67_15" [./bignum.h:67]   --->   Operation 674 'getelementptr' 'v_addr_46' <Predicate = (icmp_ln1068_45 & !icmp_ln258_15)> <Delay = 0.00>
ST_127 : Operation 675 [2/2] (3.25ns)   --->   "%v_load_46 = load i5 %v_addr_46" [./bignum.h:67]   --->   Operation 675 'load' 'v_load_46' <Predicate = (icmp_ln1068_45 & !icmp_ln258_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 128 <SV = 127> <Delay = 6.03>
ST_128 : Operation 676 [1/2] (2.32ns)   --->   "%u_load_46 = load i5 %u_addr_46" [./bignum.h:67]   --->   Operation 676 'load' 'u_load_46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_128 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln0_14 = zext i1 %u_load_46" [./bignum.h:0]   --->   Operation 677 'zext' 'zext_ln0_14' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 678 [1/2] (3.25ns)   --->   "%v_load_46 = load i5 %v_addr_46" [./bignum.h:67]   --->   Operation 678 'load' 'v_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_128 : Operation 679 [1/1] (2.77ns)   --->   "%icmp_ln1068_46 = icmp_eq  i64 %zext_ln0_14, i64 %v_load_46"   --->   Operation 679 'icmp' 'icmp_ln1068_46' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.56>
ST_129 : Operation 680 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_46, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 680 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_129 : Operation 681 [1/1] (1.78ns)   --->   "%n_17 = add i5 %trunc_ln249, i5 15" [./bignum.h:258]   --->   Operation 681 'add' 'n_17' <Predicate = (icmp_ln1068_46)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 682 [1/1] (1.36ns)   --->   "%icmp_ln258_16 = icmp_eq  i5 %n_17, i5 0" [./bignum.h:258]   --->   Operation 682 'icmp' 'icmp_ln258_16' <Predicate = (icmp_ln1068_46)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 683 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 683 'br' 'br_ln258' <Predicate = (icmp_ln1068_46)> <Delay = 2.42>
ST_129 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln67_16 = zext i5 %n_17" [./bignum.h:67]   --->   Operation 684 'zext' 'zext_ln67_16' <Predicate = (icmp_ln1068_46 & !icmp_ln258_16)> <Delay = 0.00>
ST_129 : Operation 685 [1/1] (0.00ns)   --->   "%u_addr_47 = getelementptr i1 %u, i64 0, i64 %zext_ln67_16" [./bignum.h:67]   --->   Operation 685 'getelementptr' 'u_addr_47' <Predicate = (icmp_ln1068_46 & !icmp_ln258_16)> <Delay = 0.00>
ST_129 : Operation 686 [2/2] (2.32ns)   --->   "%u_load_47 = load i5 %u_addr_47" [./bignum.h:67]   --->   Operation 686 'load' 'u_load_47' <Predicate = (icmp_ln1068_46 & !icmp_ln258_16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_129 : Operation 687 [1/1] (0.00ns)   --->   "%v_addr_47 = getelementptr i64 %v, i64 0, i64 %zext_ln67_16" [./bignum.h:67]   --->   Operation 687 'getelementptr' 'v_addr_47' <Predicate = (icmp_ln1068_46 & !icmp_ln258_16)> <Delay = 0.00>
ST_129 : Operation 688 [2/2] (3.25ns)   --->   "%v_load_47 = load i5 %v_addr_47" [./bignum.h:67]   --->   Operation 688 'load' 'v_load_47' <Predicate = (icmp_ln1068_46 & !icmp_ln258_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 130 <SV = 129> <Delay = 6.03>
ST_130 : Operation 689 [1/2] (2.32ns)   --->   "%u_load_47 = load i5 %u_addr_47" [./bignum.h:67]   --->   Operation 689 'load' 'u_load_47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_130 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln0_15 = zext i1 %u_load_47" [./bignum.h:0]   --->   Operation 690 'zext' 'zext_ln0_15' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 691 [1/2] (3.25ns)   --->   "%v_load_47 = load i5 %v_addr_47" [./bignum.h:67]   --->   Operation 691 'load' 'v_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_130 : Operation 692 [1/1] (2.77ns)   --->   "%icmp_ln1068_47 = icmp_eq  i64 %zext_ln0_15, i64 %v_load_47"   --->   Operation 692 'icmp' 'icmp_ln1068_47' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.67>
ST_131 : Operation 693 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_47, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.16.thread" [./bignum.h:258]   --->   Operation 693 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_131 : Operation 694 [1/1] (1.82ns)   --->   "%n_18 = add i6 %m, i6 46" [./bignum.h:257]   --->   Operation 694 'add' 'n_18' <Predicate = (icmp_ln1068_47)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 695 [1/1] (1.78ns)   --->   "%add_ln258_15 = add i5 %trunc_ln249, i5 14" [./bignum.h:258]   --->   Operation 695 'add' 'add_ln258_15' <Predicate = (icmp_ln1068_47)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 696 [1/1] (1.42ns)   --->   "%icmp_ln258_17 = icmp_eq  i6 %n_18, i6 0" [./bignum.h:258]   --->   Operation 696 'icmp' 'icmp_ln258_17' <Predicate = (icmp_ln1068_47)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 697 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 697 'br' 'br_ln258' <Predicate = (icmp_ln1068_47)> <Delay = 2.42>
ST_131 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln67_17 = zext i6 %n_18" [./bignum.h:67]   --->   Operation 698 'zext' 'zext_ln67_17' <Predicate = (icmp_ln1068_47 & !icmp_ln258_17)> <Delay = 0.00>
ST_131 : Operation 699 [1/1] (0.00ns)   --->   "%u_addr_48 = getelementptr i1 %u, i64 0, i64 %zext_ln67_17" [./bignum.h:67]   --->   Operation 699 'getelementptr' 'u_addr_48' <Predicate = (icmp_ln1068_47 & !icmp_ln258_17)> <Delay = 0.00>
ST_131 : Operation 700 [2/2] (2.32ns)   --->   "%u_load_48 = load i5 %u_addr_48" [./bignum.h:67]   --->   Operation 700 'load' 'u_load_48' <Predicate = (icmp_ln1068_47 & !icmp_ln258_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_131 : Operation 701 [1/1] (0.00ns)   --->   "%v_addr_48 = getelementptr i64 %v, i64 0, i64 %zext_ln67_17" [./bignum.h:67]   --->   Operation 701 'getelementptr' 'v_addr_48' <Predicate = (icmp_ln1068_47 & !icmp_ln258_17)> <Delay = 0.00>
ST_131 : Operation 702 [2/2] (3.25ns)   --->   "%v_load_48 = load i5 %v_addr_48" [./bignum.h:67]   --->   Operation 702 'load' 'v_load_48' <Predicate = (icmp_ln1068_47 & !icmp_ln258_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 132 <SV = 131> <Delay = 6.03>
ST_132 : Operation 703 [1/2] (2.32ns)   --->   "%u_load_48 = load i5 %u_addr_48" [./bignum.h:67]   --->   Operation 703 'load' 'u_load_48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_132 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln0_16 = zext i1 %u_load_48" [./bignum.h:0]   --->   Operation 704 'zext' 'zext_ln0_16' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 705 [1/2] (3.25ns)   --->   "%v_load_48 = load i5 %v_addr_48" [./bignum.h:67]   --->   Operation 705 'load' 'v_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_132 : Operation 706 [1/1] (2.77ns)   --->   "%icmp_ln1068_48 = icmp_eq  i64 %zext_ln0_16, i64 %v_load_48"   --->   Operation 706 'icmp' 'icmp_ln1068_48' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.67>
ST_133 : Operation 707 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_48, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 707 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_133 : Operation 708 [1/1] (1.82ns)   --->   "%n_19 = add i6 %m, i6 45" [./bignum.h:257]   --->   Operation 708 'add' 'n_19' <Predicate = (icmp_ln1068_48)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 709 [1/1] (1.78ns)   --->   "%add_ln258_16 = add i5 %trunc_ln249, i5 13" [./bignum.h:258]   --->   Operation 709 'add' 'add_ln258_16' <Predicate = (icmp_ln1068_48)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 710 [1/1] (1.42ns)   --->   "%icmp_ln258_18 = icmp_eq  i6 %n_19, i6 0" [./bignum.h:258]   --->   Operation 710 'icmp' 'icmp_ln258_18' <Predicate = (icmp_ln1068_48)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 711 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 711 'br' 'br_ln258' <Predicate = (icmp_ln1068_48)> <Delay = 2.42>
ST_133 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln67_18 = zext i6 %n_19" [./bignum.h:67]   --->   Operation 712 'zext' 'zext_ln67_18' <Predicate = (icmp_ln1068_48 & !icmp_ln258_18)> <Delay = 0.00>
ST_133 : Operation 713 [1/1] (0.00ns)   --->   "%u_addr_49 = getelementptr i1 %u, i64 0, i64 %zext_ln67_18" [./bignum.h:67]   --->   Operation 713 'getelementptr' 'u_addr_49' <Predicate = (icmp_ln1068_48 & !icmp_ln258_18)> <Delay = 0.00>
ST_133 : Operation 714 [2/2] (2.32ns)   --->   "%u_load_49 = load i5 %u_addr_49" [./bignum.h:67]   --->   Operation 714 'load' 'u_load_49' <Predicate = (icmp_ln1068_48 & !icmp_ln258_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_133 : Operation 715 [1/1] (0.00ns)   --->   "%v_addr_49 = getelementptr i64 %v, i64 0, i64 %zext_ln67_18" [./bignum.h:67]   --->   Operation 715 'getelementptr' 'v_addr_49' <Predicate = (icmp_ln1068_48 & !icmp_ln258_18)> <Delay = 0.00>
ST_133 : Operation 716 [2/2] (3.25ns)   --->   "%v_load_49 = load i5 %v_addr_49" [./bignum.h:67]   --->   Operation 716 'load' 'v_load_49' <Predicate = (icmp_ln1068_48 & !icmp_ln258_18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 134 <SV = 133> <Delay = 6.03>
ST_134 : Operation 717 [1/2] (2.32ns)   --->   "%u_load_49 = load i5 %u_addr_49" [./bignum.h:67]   --->   Operation 717 'load' 'u_load_49' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_134 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln0_17 = zext i1 %u_load_49" [./bignum.h:0]   --->   Operation 718 'zext' 'zext_ln0_17' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 719 [1/2] (3.25ns)   --->   "%v_load_49 = load i5 %v_addr_49" [./bignum.h:67]   --->   Operation 719 'load' 'v_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_134 : Operation 720 [1/1] (2.77ns)   --->   "%icmp_ln1068_49 = icmp_eq  i64 %zext_ln0_17, i64 %v_load_49"   --->   Operation 720 'icmp' 'icmp_ln1068_49' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.67>
ST_135 : Operation 721 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_49, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.18.thread" [./bignum.h:258]   --->   Operation 721 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_135 : Operation 722 [1/1] (1.82ns)   --->   "%n_20 = add i6 %m, i6 44" [./bignum.h:257]   --->   Operation 722 'add' 'n_20' <Predicate = (icmp_ln1068_49)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 723 [1/1] (1.78ns)   --->   "%add_ln258_17 = add i5 %trunc_ln249, i5 12" [./bignum.h:258]   --->   Operation 723 'add' 'add_ln258_17' <Predicate = (icmp_ln1068_49)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 724 [1/1] (1.42ns)   --->   "%icmp_ln258_19 = icmp_eq  i6 %n_20, i6 0" [./bignum.h:258]   --->   Operation 724 'icmp' 'icmp_ln258_19' <Predicate = (icmp_ln1068_49)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 725 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 725 'br' 'br_ln258' <Predicate = (icmp_ln1068_49)> <Delay = 2.42>
ST_135 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln67_19 = zext i6 %n_20" [./bignum.h:67]   --->   Operation 726 'zext' 'zext_ln67_19' <Predicate = (icmp_ln1068_49 & !icmp_ln258_19)> <Delay = 0.00>
ST_135 : Operation 727 [1/1] (0.00ns)   --->   "%u_addr_50 = getelementptr i1 %u, i64 0, i64 %zext_ln67_19" [./bignum.h:67]   --->   Operation 727 'getelementptr' 'u_addr_50' <Predicate = (icmp_ln1068_49 & !icmp_ln258_19)> <Delay = 0.00>
ST_135 : Operation 728 [2/2] (2.32ns)   --->   "%u_load_50 = load i5 %u_addr_50" [./bignum.h:67]   --->   Operation 728 'load' 'u_load_50' <Predicate = (icmp_ln1068_49 & !icmp_ln258_19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_135 : Operation 729 [1/1] (0.00ns)   --->   "%v_addr_50 = getelementptr i64 %v, i64 0, i64 %zext_ln67_19" [./bignum.h:67]   --->   Operation 729 'getelementptr' 'v_addr_50' <Predicate = (icmp_ln1068_49 & !icmp_ln258_19)> <Delay = 0.00>
ST_135 : Operation 730 [2/2] (3.25ns)   --->   "%v_load_50 = load i5 %v_addr_50" [./bignum.h:67]   --->   Operation 730 'load' 'v_load_50' <Predicate = (icmp_ln1068_49 & !icmp_ln258_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 136 <SV = 135> <Delay = 6.03>
ST_136 : Operation 731 [1/2] (2.32ns)   --->   "%u_load_50 = load i5 %u_addr_50" [./bignum.h:67]   --->   Operation 731 'load' 'u_load_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_136 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln0_18 = zext i1 %u_load_50" [./bignum.h:0]   --->   Operation 732 'zext' 'zext_ln0_18' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 733 [1/2] (3.25ns)   --->   "%v_load_50 = load i5 %v_addr_50" [./bignum.h:67]   --->   Operation 733 'load' 'v_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_136 : Operation 734 [1/1] (2.77ns)   --->   "%icmp_ln1068_50 = icmp_eq  i64 %zext_ln0_18, i64 %v_load_50"   --->   Operation 734 'icmp' 'icmp_ln1068_50' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.67>
ST_137 : Operation 735 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_50, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 735 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_137 : Operation 736 [1/1] (1.82ns)   --->   "%n_21 = add i6 %m, i6 43" [./bignum.h:257]   --->   Operation 736 'add' 'n_21' <Predicate = (icmp_ln1068_50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 737 [1/1] (1.78ns)   --->   "%add_ln258_18 = add i5 %trunc_ln249, i5 11" [./bignum.h:258]   --->   Operation 737 'add' 'add_ln258_18' <Predicate = (icmp_ln1068_50)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 738 [1/1] (1.42ns)   --->   "%icmp_ln258_20 = icmp_eq  i6 %n_21, i6 0" [./bignum.h:258]   --->   Operation 738 'icmp' 'icmp_ln258_20' <Predicate = (icmp_ln1068_50)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 739 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 739 'br' 'br_ln258' <Predicate = (icmp_ln1068_50)> <Delay = 2.42>
ST_137 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln67_20 = zext i6 %n_21" [./bignum.h:67]   --->   Operation 740 'zext' 'zext_ln67_20' <Predicate = (icmp_ln1068_50 & !icmp_ln258_20)> <Delay = 0.00>
ST_137 : Operation 741 [1/1] (0.00ns)   --->   "%u_addr_51 = getelementptr i1 %u, i64 0, i64 %zext_ln67_20" [./bignum.h:67]   --->   Operation 741 'getelementptr' 'u_addr_51' <Predicate = (icmp_ln1068_50 & !icmp_ln258_20)> <Delay = 0.00>
ST_137 : Operation 742 [2/2] (2.32ns)   --->   "%u_load_51 = load i5 %u_addr_51" [./bignum.h:67]   --->   Operation 742 'load' 'u_load_51' <Predicate = (icmp_ln1068_50 & !icmp_ln258_20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_137 : Operation 743 [1/1] (0.00ns)   --->   "%v_addr_51 = getelementptr i64 %v, i64 0, i64 %zext_ln67_20" [./bignum.h:67]   --->   Operation 743 'getelementptr' 'v_addr_51' <Predicate = (icmp_ln1068_50 & !icmp_ln258_20)> <Delay = 0.00>
ST_137 : Operation 744 [2/2] (3.25ns)   --->   "%v_load_51 = load i5 %v_addr_51" [./bignum.h:67]   --->   Operation 744 'load' 'v_load_51' <Predicate = (icmp_ln1068_50 & !icmp_ln258_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 138 <SV = 137> <Delay = 6.03>
ST_138 : Operation 745 [1/2] (2.32ns)   --->   "%u_load_51 = load i5 %u_addr_51" [./bignum.h:67]   --->   Operation 745 'load' 'u_load_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_138 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln0_19 = zext i1 %u_load_51" [./bignum.h:0]   --->   Operation 746 'zext' 'zext_ln0_19' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 747 [1/2] (3.25ns)   --->   "%v_load_51 = load i5 %v_addr_51" [./bignum.h:67]   --->   Operation 747 'load' 'v_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_138 : Operation 748 [1/1] (2.77ns)   --->   "%icmp_ln1068_51 = icmp_eq  i64 %zext_ln0_19, i64 %v_load_51"   --->   Operation 748 'icmp' 'icmp_ln1068_51' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.67>
ST_139 : Operation 749 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_51, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.20.thread" [./bignum.h:258]   --->   Operation 749 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_139 : Operation 750 [1/1] (1.82ns)   --->   "%n_22 = add i6 %m, i6 42" [./bignum.h:257]   --->   Operation 750 'add' 'n_22' <Predicate = (icmp_ln1068_51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 751 [1/1] (1.78ns)   --->   "%add_ln258_19 = add i5 %trunc_ln249, i5 10" [./bignum.h:258]   --->   Operation 751 'add' 'add_ln258_19' <Predicate = (icmp_ln1068_51)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 752 [1/1] (1.42ns)   --->   "%icmp_ln258_21 = icmp_eq  i6 %n_22, i6 0" [./bignum.h:258]   --->   Operation 752 'icmp' 'icmp_ln258_21' <Predicate = (icmp_ln1068_51)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 753 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 753 'br' 'br_ln258' <Predicate = (icmp_ln1068_51)> <Delay = 2.42>
ST_139 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln67_21 = zext i6 %n_22" [./bignum.h:67]   --->   Operation 754 'zext' 'zext_ln67_21' <Predicate = (icmp_ln1068_51 & !icmp_ln258_21)> <Delay = 0.00>
ST_139 : Operation 755 [1/1] (0.00ns)   --->   "%u_addr_52 = getelementptr i1 %u, i64 0, i64 %zext_ln67_21" [./bignum.h:67]   --->   Operation 755 'getelementptr' 'u_addr_52' <Predicate = (icmp_ln1068_51 & !icmp_ln258_21)> <Delay = 0.00>
ST_139 : Operation 756 [2/2] (2.32ns)   --->   "%u_load_52 = load i5 %u_addr_52" [./bignum.h:67]   --->   Operation 756 'load' 'u_load_52' <Predicate = (icmp_ln1068_51 & !icmp_ln258_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_139 : Operation 757 [1/1] (0.00ns)   --->   "%v_addr_52 = getelementptr i64 %v, i64 0, i64 %zext_ln67_21" [./bignum.h:67]   --->   Operation 757 'getelementptr' 'v_addr_52' <Predicate = (icmp_ln1068_51 & !icmp_ln258_21)> <Delay = 0.00>
ST_139 : Operation 758 [2/2] (3.25ns)   --->   "%v_load_52 = load i5 %v_addr_52" [./bignum.h:67]   --->   Operation 758 'load' 'v_load_52' <Predicate = (icmp_ln1068_51 & !icmp_ln258_21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 140 <SV = 139> <Delay = 6.03>
ST_140 : Operation 759 [1/2] (2.32ns)   --->   "%u_load_52 = load i5 %u_addr_52" [./bignum.h:67]   --->   Operation 759 'load' 'u_load_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_140 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln0_20 = zext i1 %u_load_52" [./bignum.h:0]   --->   Operation 760 'zext' 'zext_ln0_20' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 761 [1/2] (3.25ns)   --->   "%v_load_52 = load i5 %v_addr_52" [./bignum.h:67]   --->   Operation 761 'load' 'v_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_140 : Operation 762 [1/1] (2.77ns)   --->   "%icmp_ln1068_52 = icmp_eq  i64 %zext_ln0_20, i64 %v_load_52"   --->   Operation 762 'icmp' 'icmp_ln1068_52' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.67>
ST_141 : Operation 763 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_52, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 763 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_141 : Operation 764 [1/1] (1.82ns)   --->   "%n_23 = add i6 %m, i6 41" [./bignum.h:257]   --->   Operation 764 'add' 'n_23' <Predicate = (icmp_ln1068_52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 765 [1/1] (1.78ns)   --->   "%add_ln258_20 = add i5 %trunc_ln249, i5 9" [./bignum.h:258]   --->   Operation 765 'add' 'add_ln258_20' <Predicate = (icmp_ln1068_52)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 766 [1/1] (1.42ns)   --->   "%icmp_ln258_22 = icmp_eq  i6 %n_23, i6 0" [./bignum.h:258]   --->   Operation 766 'icmp' 'icmp_ln258_22' <Predicate = (icmp_ln1068_52)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 767 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 767 'br' 'br_ln258' <Predicate = (icmp_ln1068_52)> <Delay = 2.42>
ST_141 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln67_22 = zext i6 %n_23" [./bignum.h:67]   --->   Operation 768 'zext' 'zext_ln67_22' <Predicate = (icmp_ln1068_52 & !icmp_ln258_22)> <Delay = 0.00>
ST_141 : Operation 769 [1/1] (0.00ns)   --->   "%u_addr_53 = getelementptr i1 %u, i64 0, i64 %zext_ln67_22" [./bignum.h:67]   --->   Operation 769 'getelementptr' 'u_addr_53' <Predicate = (icmp_ln1068_52 & !icmp_ln258_22)> <Delay = 0.00>
ST_141 : Operation 770 [2/2] (2.32ns)   --->   "%u_load_53 = load i5 %u_addr_53" [./bignum.h:67]   --->   Operation 770 'load' 'u_load_53' <Predicate = (icmp_ln1068_52 & !icmp_ln258_22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_141 : Operation 771 [1/1] (0.00ns)   --->   "%v_addr_53 = getelementptr i64 %v, i64 0, i64 %zext_ln67_22" [./bignum.h:67]   --->   Operation 771 'getelementptr' 'v_addr_53' <Predicate = (icmp_ln1068_52 & !icmp_ln258_22)> <Delay = 0.00>
ST_141 : Operation 772 [2/2] (3.25ns)   --->   "%v_load_53 = load i5 %v_addr_53" [./bignum.h:67]   --->   Operation 772 'load' 'v_load_53' <Predicate = (icmp_ln1068_52 & !icmp_ln258_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 142 <SV = 141> <Delay = 6.03>
ST_142 : Operation 773 [1/2] (2.32ns)   --->   "%u_load_53 = load i5 %u_addr_53" [./bignum.h:67]   --->   Operation 773 'load' 'u_load_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_142 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln0_21 = zext i1 %u_load_53" [./bignum.h:0]   --->   Operation 774 'zext' 'zext_ln0_21' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 775 [1/2] (3.25ns)   --->   "%v_load_53 = load i5 %v_addr_53" [./bignum.h:67]   --->   Operation 775 'load' 'v_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_142 : Operation 776 [1/1] (2.77ns)   --->   "%icmp_ln1068_53 = icmp_eq  i64 %zext_ln0_21, i64 %v_load_53"   --->   Operation 776 'icmp' 'icmp_ln1068_53' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 5.67>
ST_143 : Operation 777 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_53, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.22.thread" [./bignum.h:258]   --->   Operation 777 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_143 : Operation 778 [1/1] (1.82ns)   --->   "%n_24 = add i6 %m, i6 40" [./bignum.h:257]   --->   Operation 778 'add' 'n_24' <Predicate = (icmp_ln1068_53)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 779 [1/1] (1.78ns)   --->   "%add_ln258_21 = add i5 %trunc_ln249, i5 8" [./bignum.h:258]   --->   Operation 779 'add' 'add_ln258_21' <Predicate = (icmp_ln1068_53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 780 [1/1] (1.42ns)   --->   "%icmp_ln258_23 = icmp_eq  i6 %n_24, i6 0" [./bignum.h:258]   --->   Operation 780 'icmp' 'icmp_ln258_23' <Predicate = (icmp_ln1068_53)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 781 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 781 'br' 'br_ln258' <Predicate = (icmp_ln1068_53)> <Delay = 2.42>
ST_143 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln67_23 = zext i6 %n_24" [./bignum.h:67]   --->   Operation 782 'zext' 'zext_ln67_23' <Predicate = (icmp_ln1068_53 & !icmp_ln258_23)> <Delay = 0.00>
ST_143 : Operation 783 [1/1] (0.00ns)   --->   "%u_addr_54 = getelementptr i1 %u, i64 0, i64 %zext_ln67_23" [./bignum.h:67]   --->   Operation 783 'getelementptr' 'u_addr_54' <Predicate = (icmp_ln1068_53 & !icmp_ln258_23)> <Delay = 0.00>
ST_143 : Operation 784 [2/2] (2.32ns)   --->   "%u_load_54 = load i5 %u_addr_54" [./bignum.h:67]   --->   Operation 784 'load' 'u_load_54' <Predicate = (icmp_ln1068_53 & !icmp_ln258_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_143 : Operation 785 [1/1] (0.00ns)   --->   "%v_addr_54 = getelementptr i64 %v, i64 0, i64 %zext_ln67_23" [./bignum.h:67]   --->   Operation 785 'getelementptr' 'v_addr_54' <Predicate = (icmp_ln1068_53 & !icmp_ln258_23)> <Delay = 0.00>
ST_143 : Operation 786 [2/2] (3.25ns)   --->   "%v_load_54 = load i5 %v_addr_54" [./bignum.h:67]   --->   Operation 786 'load' 'v_load_54' <Predicate = (icmp_ln1068_53 & !icmp_ln258_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 144 <SV = 143> <Delay = 6.03>
ST_144 : Operation 787 [1/2] (2.32ns)   --->   "%u_load_54 = load i5 %u_addr_54" [./bignum.h:67]   --->   Operation 787 'load' 'u_load_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_144 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln0_22 = zext i1 %u_load_54" [./bignum.h:0]   --->   Operation 788 'zext' 'zext_ln0_22' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 789 [1/2] (3.25ns)   --->   "%v_load_54 = load i5 %v_addr_54" [./bignum.h:67]   --->   Operation 789 'load' 'v_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_144 : Operation 790 [1/1] (2.77ns)   --->   "%icmp_ln1068_54 = icmp_eq  i64 %zext_ln0_22, i64 %v_load_54"   --->   Operation 790 'icmp' 'icmp_ln1068_54' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 5.67>
ST_145 : Operation 791 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_54, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 791 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_145 : Operation 792 [1/1] (1.82ns)   --->   "%n_25 = add i6 %m, i6 39" [./bignum.h:257]   --->   Operation 792 'add' 'n_25' <Predicate = (icmp_ln1068_54)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 793 [1/1] (1.78ns)   --->   "%add_ln258_22 = add i5 %trunc_ln249, i5 7" [./bignum.h:258]   --->   Operation 793 'add' 'add_ln258_22' <Predicate = (icmp_ln1068_54)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 794 [1/1] (1.42ns)   --->   "%icmp_ln258_24 = icmp_eq  i6 %n_25, i6 0" [./bignum.h:258]   --->   Operation 794 'icmp' 'icmp_ln258_24' <Predicate = (icmp_ln1068_54)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 795 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 795 'br' 'br_ln258' <Predicate = (icmp_ln1068_54)> <Delay = 2.42>
ST_145 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln67_24 = zext i6 %n_25" [./bignum.h:67]   --->   Operation 796 'zext' 'zext_ln67_24' <Predicate = (icmp_ln1068_54 & !icmp_ln258_24)> <Delay = 0.00>
ST_145 : Operation 797 [1/1] (0.00ns)   --->   "%u_addr_55 = getelementptr i1 %u, i64 0, i64 %zext_ln67_24" [./bignum.h:67]   --->   Operation 797 'getelementptr' 'u_addr_55' <Predicate = (icmp_ln1068_54 & !icmp_ln258_24)> <Delay = 0.00>
ST_145 : Operation 798 [2/2] (2.32ns)   --->   "%u_load_55 = load i5 %u_addr_55" [./bignum.h:67]   --->   Operation 798 'load' 'u_load_55' <Predicate = (icmp_ln1068_54 & !icmp_ln258_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_145 : Operation 799 [1/1] (0.00ns)   --->   "%v_addr_55 = getelementptr i64 %v, i64 0, i64 %zext_ln67_24" [./bignum.h:67]   --->   Operation 799 'getelementptr' 'v_addr_55' <Predicate = (icmp_ln1068_54 & !icmp_ln258_24)> <Delay = 0.00>
ST_145 : Operation 800 [2/2] (3.25ns)   --->   "%v_load_55 = load i5 %v_addr_55" [./bignum.h:67]   --->   Operation 800 'load' 'v_load_55' <Predicate = (icmp_ln1068_54 & !icmp_ln258_24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 146 <SV = 145> <Delay = 6.03>
ST_146 : Operation 801 [1/2] (2.32ns)   --->   "%u_load_55 = load i5 %u_addr_55" [./bignum.h:67]   --->   Operation 801 'load' 'u_load_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_146 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln0_23 = zext i1 %u_load_55" [./bignum.h:0]   --->   Operation 802 'zext' 'zext_ln0_23' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 803 [1/2] (3.25ns)   --->   "%v_load_55 = load i5 %v_addr_55" [./bignum.h:67]   --->   Operation 803 'load' 'v_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_146 : Operation 804 [1/1] (2.77ns)   --->   "%icmp_ln1068_55 = icmp_eq  i64 %zext_ln0_23, i64 %v_load_55"   --->   Operation 804 'icmp' 'icmp_ln1068_55' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 5.67>
ST_147 : Operation 805 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.24.thread" [./bignum.h:258]   --->   Operation 805 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_147 : Operation 806 [1/1] (1.82ns)   --->   "%n_26 = add i6 %m, i6 38" [./bignum.h:257]   --->   Operation 806 'add' 'n_26' <Predicate = (icmp_ln1068_55)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 807 [1/1] (1.78ns)   --->   "%add_ln258_23 = add i5 %trunc_ln249, i5 6" [./bignum.h:258]   --->   Operation 807 'add' 'add_ln258_23' <Predicate = (icmp_ln1068_55)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 808 [1/1] (1.42ns)   --->   "%icmp_ln258_25 = icmp_eq  i6 %n_26, i6 0" [./bignum.h:258]   --->   Operation 808 'icmp' 'icmp_ln258_25' <Predicate = (icmp_ln1068_55)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 809 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 809 'br' 'br_ln258' <Predicate = (icmp_ln1068_55)> <Delay = 2.42>
ST_147 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln67_25 = zext i6 %n_26" [./bignum.h:67]   --->   Operation 810 'zext' 'zext_ln67_25' <Predicate = (icmp_ln1068_55 & !icmp_ln258_25)> <Delay = 0.00>
ST_147 : Operation 811 [1/1] (0.00ns)   --->   "%u_addr_56 = getelementptr i1 %u, i64 0, i64 %zext_ln67_25" [./bignum.h:67]   --->   Operation 811 'getelementptr' 'u_addr_56' <Predicate = (icmp_ln1068_55 & !icmp_ln258_25)> <Delay = 0.00>
ST_147 : Operation 812 [2/2] (2.32ns)   --->   "%u_load_56 = load i5 %u_addr_56" [./bignum.h:67]   --->   Operation 812 'load' 'u_load_56' <Predicate = (icmp_ln1068_55 & !icmp_ln258_25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_147 : Operation 813 [1/1] (0.00ns)   --->   "%v_addr_56 = getelementptr i64 %v, i64 0, i64 %zext_ln67_25" [./bignum.h:67]   --->   Operation 813 'getelementptr' 'v_addr_56' <Predicate = (icmp_ln1068_55 & !icmp_ln258_25)> <Delay = 0.00>
ST_147 : Operation 814 [2/2] (3.25ns)   --->   "%v_load_56 = load i5 %v_addr_56" [./bignum.h:67]   --->   Operation 814 'load' 'v_load_56' <Predicate = (icmp_ln1068_55 & !icmp_ln258_25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 148 <SV = 147> <Delay = 6.03>
ST_148 : Operation 815 [1/2] (2.32ns)   --->   "%u_load_56 = load i5 %u_addr_56" [./bignum.h:67]   --->   Operation 815 'load' 'u_load_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_148 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln0_24 = zext i1 %u_load_56" [./bignum.h:0]   --->   Operation 816 'zext' 'zext_ln0_24' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 817 [1/2] (3.25ns)   --->   "%v_load_56 = load i5 %v_addr_56" [./bignum.h:67]   --->   Operation 817 'load' 'v_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_148 : Operation 818 [1/1] (2.77ns)   --->   "%icmp_ln1068_56 = icmp_eq  i64 %zext_ln0_24, i64 %v_load_56"   --->   Operation 818 'icmp' 'icmp_ln1068_56' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.67>
ST_149 : Operation 819 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_56, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 819 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_149 : Operation 820 [1/1] (1.82ns)   --->   "%n_27 = add i6 %m, i6 37" [./bignum.h:257]   --->   Operation 820 'add' 'n_27' <Predicate = (icmp_ln1068_56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 821 [1/1] (1.78ns)   --->   "%add_ln258_24 = add i5 %trunc_ln249, i5 5" [./bignum.h:258]   --->   Operation 821 'add' 'add_ln258_24' <Predicate = (icmp_ln1068_56)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 822 [1/1] (1.42ns)   --->   "%icmp_ln258_26 = icmp_eq  i6 %n_27, i6 0" [./bignum.h:258]   --->   Operation 822 'icmp' 'icmp_ln258_26' <Predicate = (icmp_ln1068_56)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 823 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 823 'br' 'br_ln258' <Predicate = (icmp_ln1068_56)> <Delay = 2.42>
ST_149 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln67_26 = zext i6 %n_27" [./bignum.h:67]   --->   Operation 824 'zext' 'zext_ln67_26' <Predicate = (icmp_ln1068_56 & !icmp_ln258_26)> <Delay = 0.00>
ST_149 : Operation 825 [1/1] (0.00ns)   --->   "%u_addr_57 = getelementptr i1 %u, i64 0, i64 %zext_ln67_26" [./bignum.h:67]   --->   Operation 825 'getelementptr' 'u_addr_57' <Predicate = (icmp_ln1068_56 & !icmp_ln258_26)> <Delay = 0.00>
ST_149 : Operation 826 [2/2] (2.32ns)   --->   "%u_load_57 = load i5 %u_addr_57" [./bignum.h:67]   --->   Operation 826 'load' 'u_load_57' <Predicate = (icmp_ln1068_56 & !icmp_ln258_26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_149 : Operation 827 [1/1] (0.00ns)   --->   "%v_addr_57 = getelementptr i64 %v, i64 0, i64 %zext_ln67_26" [./bignum.h:67]   --->   Operation 827 'getelementptr' 'v_addr_57' <Predicate = (icmp_ln1068_56 & !icmp_ln258_26)> <Delay = 0.00>
ST_149 : Operation 828 [2/2] (3.25ns)   --->   "%v_load_57 = load i5 %v_addr_57" [./bignum.h:67]   --->   Operation 828 'load' 'v_load_57' <Predicate = (icmp_ln1068_56 & !icmp_ln258_26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 150 <SV = 149> <Delay = 6.03>
ST_150 : Operation 829 [1/2] (2.32ns)   --->   "%u_load_57 = load i5 %u_addr_57" [./bignum.h:67]   --->   Operation 829 'load' 'u_load_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_150 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln0_25 = zext i1 %u_load_57" [./bignum.h:0]   --->   Operation 830 'zext' 'zext_ln0_25' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 831 [1/2] (3.25ns)   --->   "%v_load_57 = load i5 %v_addr_57" [./bignum.h:67]   --->   Operation 831 'load' 'v_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_150 : Operation 832 [1/1] (2.77ns)   --->   "%icmp_ln1068_57 = icmp_eq  i64 %zext_ln0_25, i64 %v_load_57"   --->   Operation 832 'icmp' 'icmp_ln1068_57' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 5.67>
ST_151 : Operation 833 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_57, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.26.thread" [./bignum.h:258]   --->   Operation 833 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_151 : Operation 834 [1/1] (1.82ns)   --->   "%n_28 = add i6 %m, i6 36" [./bignum.h:257]   --->   Operation 834 'add' 'n_28' <Predicate = (icmp_ln1068_57)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 835 [1/1] (1.78ns)   --->   "%add_ln258_25 = add i5 %trunc_ln249, i5 4" [./bignum.h:258]   --->   Operation 835 'add' 'add_ln258_25' <Predicate = (icmp_ln1068_57)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 836 [1/1] (1.42ns)   --->   "%icmp_ln258_27 = icmp_eq  i6 %n_28, i6 0" [./bignum.h:258]   --->   Operation 836 'icmp' 'icmp_ln258_27' <Predicate = (icmp_ln1068_57)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 837 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 837 'br' 'br_ln258' <Predicate = (icmp_ln1068_57)> <Delay = 2.42>
ST_151 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln67_27 = zext i6 %n_28" [./bignum.h:67]   --->   Operation 838 'zext' 'zext_ln67_27' <Predicate = (icmp_ln1068_57 & !icmp_ln258_27)> <Delay = 0.00>
ST_151 : Operation 839 [1/1] (0.00ns)   --->   "%u_addr_58 = getelementptr i1 %u, i64 0, i64 %zext_ln67_27" [./bignum.h:67]   --->   Operation 839 'getelementptr' 'u_addr_58' <Predicate = (icmp_ln1068_57 & !icmp_ln258_27)> <Delay = 0.00>
ST_151 : Operation 840 [2/2] (2.32ns)   --->   "%u_load_58 = load i5 %u_addr_58" [./bignum.h:67]   --->   Operation 840 'load' 'u_load_58' <Predicate = (icmp_ln1068_57 & !icmp_ln258_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_151 : Operation 841 [1/1] (0.00ns)   --->   "%v_addr_58 = getelementptr i64 %v, i64 0, i64 %zext_ln67_27" [./bignum.h:67]   --->   Operation 841 'getelementptr' 'v_addr_58' <Predicate = (icmp_ln1068_57 & !icmp_ln258_27)> <Delay = 0.00>
ST_151 : Operation 842 [2/2] (3.25ns)   --->   "%v_load_58 = load i5 %v_addr_58" [./bignum.h:67]   --->   Operation 842 'load' 'v_load_58' <Predicate = (icmp_ln1068_57 & !icmp_ln258_27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 152 <SV = 151> <Delay = 6.03>
ST_152 : Operation 843 [1/2] (2.32ns)   --->   "%u_load_58 = load i5 %u_addr_58" [./bignum.h:67]   --->   Operation 843 'load' 'u_load_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_152 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln0_26 = zext i1 %u_load_58" [./bignum.h:0]   --->   Operation 844 'zext' 'zext_ln0_26' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 845 [1/2] (3.25ns)   --->   "%v_load_58 = load i5 %v_addr_58" [./bignum.h:67]   --->   Operation 845 'load' 'v_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_152 : Operation 846 [1/1] (2.77ns)   --->   "%icmp_ln1068_58 = icmp_eq  i64 %zext_ln0_26, i64 %v_load_58"   --->   Operation 846 'icmp' 'icmp_ln1068_58' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 5.67>
ST_153 : Operation 847 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_58, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 847 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_153 : Operation 848 [1/1] (1.82ns)   --->   "%n_29 = add i6 %m, i6 35" [./bignum.h:257]   --->   Operation 848 'add' 'n_29' <Predicate = (icmp_ln1068_58)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 849 [1/1] (1.78ns)   --->   "%add_ln258_26 = add i5 %trunc_ln249, i5 3" [./bignum.h:258]   --->   Operation 849 'add' 'add_ln258_26' <Predicate = (icmp_ln1068_58)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 850 [1/1] (1.42ns)   --->   "%icmp_ln258_28 = icmp_eq  i6 %n_29, i6 0" [./bignum.h:258]   --->   Operation 850 'icmp' 'icmp_ln258_28' <Predicate = (icmp_ln1068_58)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 851 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 851 'br' 'br_ln258' <Predicate = (icmp_ln1068_58)> <Delay = 2.42>
ST_153 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln67_28 = zext i6 %n_29" [./bignum.h:67]   --->   Operation 852 'zext' 'zext_ln67_28' <Predicate = (icmp_ln1068_58 & !icmp_ln258_28)> <Delay = 0.00>
ST_153 : Operation 853 [1/1] (0.00ns)   --->   "%u_addr_59 = getelementptr i1 %u, i64 0, i64 %zext_ln67_28" [./bignum.h:67]   --->   Operation 853 'getelementptr' 'u_addr_59' <Predicate = (icmp_ln1068_58 & !icmp_ln258_28)> <Delay = 0.00>
ST_153 : Operation 854 [2/2] (2.32ns)   --->   "%u_load_59 = load i5 %u_addr_59" [./bignum.h:67]   --->   Operation 854 'load' 'u_load_59' <Predicate = (icmp_ln1068_58 & !icmp_ln258_28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_153 : Operation 855 [1/1] (0.00ns)   --->   "%v_addr_59 = getelementptr i64 %v, i64 0, i64 %zext_ln67_28" [./bignum.h:67]   --->   Operation 855 'getelementptr' 'v_addr_59' <Predicate = (icmp_ln1068_58 & !icmp_ln258_28)> <Delay = 0.00>
ST_153 : Operation 856 [2/2] (3.25ns)   --->   "%v_load_59 = load i5 %v_addr_59" [./bignum.h:67]   --->   Operation 856 'load' 'v_load_59' <Predicate = (icmp_ln1068_58 & !icmp_ln258_28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 154 <SV = 153> <Delay = 6.03>
ST_154 : Operation 857 [1/2] (2.32ns)   --->   "%u_load_59 = load i5 %u_addr_59" [./bignum.h:67]   --->   Operation 857 'load' 'u_load_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_154 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln0_27 = zext i1 %u_load_59" [./bignum.h:0]   --->   Operation 858 'zext' 'zext_ln0_27' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 859 [1/2] (3.25ns)   --->   "%v_load_59 = load i5 %v_addr_59" [./bignum.h:67]   --->   Operation 859 'load' 'v_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_154 : Operation 860 [1/1] (2.77ns)   --->   "%icmp_ln1068_59 = icmp_eq  i64 %zext_ln0_27, i64 %v_load_59"   --->   Operation 860 'icmp' 'icmp_ln1068_59' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 5.67>
ST_155 : Operation 861 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_59, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.28.thread" [./bignum.h:258]   --->   Operation 861 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_155 : Operation 862 [1/1] (1.82ns)   --->   "%n_30 = add i6 %m, i6 34" [./bignum.h:257]   --->   Operation 862 'add' 'n_30' <Predicate = (icmp_ln1068_59)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 863 [1/1] (1.78ns)   --->   "%add_ln258_27 = add i5 %trunc_ln249, i5 2" [./bignum.h:258]   --->   Operation 863 'add' 'add_ln258_27' <Predicate = (icmp_ln1068_59)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 864 [1/1] (1.42ns)   --->   "%icmp_ln258_29 = icmp_eq  i6 %n_30, i6 0" [./bignum.h:258]   --->   Operation 864 'icmp' 'icmp_ln258_29' <Predicate = (icmp_ln1068_59)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 865 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 865 'br' 'br_ln258' <Predicate = (icmp_ln1068_59)> <Delay = 2.42>
ST_155 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln67_29 = zext i6 %n_30" [./bignum.h:67]   --->   Operation 866 'zext' 'zext_ln67_29' <Predicate = (icmp_ln1068_59 & !icmp_ln258_29)> <Delay = 0.00>
ST_155 : Operation 867 [1/1] (0.00ns)   --->   "%u_addr_60 = getelementptr i1 %u, i64 0, i64 %zext_ln67_29" [./bignum.h:67]   --->   Operation 867 'getelementptr' 'u_addr_60' <Predicate = (icmp_ln1068_59 & !icmp_ln258_29)> <Delay = 0.00>
ST_155 : Operation 868 [2/2] (2.32ns)   --->   "%u_load_60 = load i5 %u_addr_60" [./bignum.h:67]   --->   Operation 868 'load' 'u_load_60' <Predicate = (icmp_ln1068_59 & !icmp_ln258_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_155 : Operation 869 [1/1] (0.00ns)   --->   "%v_addr_60 = getelementptr i64 %v, i64 0, i64 %zext_ln67_29" [./bignum.h:67]   --->   Operation 869 'getelementptr' 'v_addr_60' <Predicate = (icmp_ln1068_59 & !icmp_ln258_29)> <Delay = 0.00>
ST_155 : Operation 870 [2/2] (3.25ns)   --->   "%v_load_60 = load i5 %v_addr_60" [./bignum.h:67]   --->   Operation 870 'load' 'v_load_60' <Predicate = (icmp_ln1068_59 & !icmp_ln258_29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 156 <SV = 155> <Delay = 6.03>
ST_156 : Operation 871 [1/2] (2.32ns)   --->   "%u_load_60 = load i5 %u_addr_60" [./bignum.h:67]   --->   Operation 871 'load' 'u_load_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_156 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln0_28 = zext i1 %u_load_60" [./bignum.h:0]   --->   Operation 872 'zext' 'zext_ln0_28' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 873 [1/2] (3.25ns)   --->   "%v_load_60 = load i5 %v_addr_60" [./bignum.h:67]   --->   Operation 873 'load' 'v_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_156 : Operation 874 [1/1] (2.77ns)   --->   "%icmp_ln1068_60 = icmp_eq  i64 %zext_ln0_28, i64 %v_load_60"   --->   Operation 874 'icmp' 'icmp_ln1068_60' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 5.67>
ST_157 : Operation 875 [1/1] (3.20ns)   --->   "%br_ln258 = br i1 %icmp_ln1068_60, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, void" [./bignum.h:258]   --->   Operation 875 'br' 'br_ln258' <Predicate = true> <Delay = 3.20>
ST_157 : Operation 876 [1/1] (1.82ns)   --->   "%add_ln257 = add i6 %m, i6 33" [./bignum.h:257]   --->   Operation 876 'add' 'add_ln257' <Predicate = (icmp_ln1068_60)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 877 [1/1] (1.42ns)   --->   "%icmp_ln258_30 = icmp_eq  i6 %add_ln257, i6 0" [./bignum.h:258]   --->   Operation 877 'icmp' 'icmp_ln258_30' <Predicate = (icmp_ln1068_60)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 878 [1/1] (2.42ns)   --->   "%br_ln258 = br i1 %icmp_ln258_30, void %.loopexit17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 878 'br' 'br_ln258' <Predicate = (icmp_ln1068_60)> <Delay = 2.42>
ST_157 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln67_31 = zext i6 %add_ln257" [./bignum.h:67]   --->   Operation 879 'zext' 'zext_ln67_31' <Predicate = (icmp_ln1068_60 & !icmp_ln258_30)> <Delay = 0.00>
ST_157 : Operation 880 [1/1] (0.00ns)   --->   "%u_addr_62 = getelementptr i1 %u, i64 0, i64 %zext_ln67_31" [./bignum.h:67]   --->   Operation 880 'getelementptr' 'u_addr_62' <Predicate = (icmp_ln1068_60 & !icmp_ln258_30)> <Delay = 0.00>
ST_157 : Operation 881 [2/2] (2.32ns)   --->   "%u_load_62 = load i5 %u_addr_62" [./bignum.h:67]   --->   Operation 881 'load' 'u_load_62' <Predicate = (icmp_ln1068_60 & !icmp_ln258_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_157 : Operation 882 [1/1] (0.00ns)   --->   "%v_addr_61 = getelementptr i64 %v, i64 0, i64 %zext_ln67_31" [./bignum.h:67]   --->   Operation 882 'getelementptr' 'v_addr_61' <Predicate = (icmp_ln1068_60 & !icmp_ln258_30)> <Delay = 0.00>
ST_157 : Operation 883 [2/2] (3.25ns)   --->   "%v_load_61 = load i5 %v_addr_61" [./bignum.h:67]   --->   Operation 883 'load' 'v_load_61' <Predicate = (icmp_ln1068_60 & !icmp_ln258_30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 158 <SV = 157> <Delay = 6.03>
ST_158 : Operation 884 [1/2] (2.32ns)   --->   "%u_load_62 = load i5 %u_addr_62" [./bignum.h:67]   --->   Operation 884 'load' 'u_load_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_158 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln0_29 = zext i1 %u_load_62" [./bignum.h:0]   --->   Operation 885 'zext' 'zext_ln0_29' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 886 [1/2] (3.25ns)   --->   "%v_load_61 = load i5 %v_addr_61" [./bignum.h:67]   --->   Operation 886 'load' 'v_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_158 : Operation 887 [1/1] (2.77ns)   --->   "%icmp_ln1068_61 = icmp_ne  i64 %zext_ln0_29, i64 %v_load_61"   --->   Operation 887 'icmp' 'icmp_ln1068_61' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 3.20>
ST_159 : Operation 888 [1/1] (1.78ns)   --->   "%add_ln258_28 = add i5 %trunc_ln249, i5 1" [./bignum.h:258]   --->   Operation 888 'add' 'add_ln258_28' <Predicate = (icmp_ln1068_61)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 889 [1/1] (1.21ns)   --->   "%n_32 = select i1 %icmp_ln1068_61, i5 %add_ln258_28, i5 %trunc_ln249" [./bignum.h:258]   --->   Operation 889 'select' 'n_32' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 890 [1/1] (3.20ns)   --->   "%br_ln66 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55" [./bignum.h:66]   --->   Operation 890 'br' 'br_ln66' <Predicate = true> <Delay = 3.20>

State 160 <SV = 159> <Delay = 2.32>
ST_160 : Operation 891 [1/1] (0.00ns)   --->   "%n_1194 = phi i5 %n_32, void %.loopexit17, i5 %add_ln258_7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.8, i5 %add_ln258_8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.9, i5 %add_ln258_9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.10, i5 %add_ln258_10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.11, i5 %add_ln258_11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.12, i5 %add_ln258_12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.13, i5 %add_ln258_13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.14, i5 %xor_ln258, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.15, i5 %n_17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.16, i5 %add_ln258_15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.17, i5 %add_ln258_16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.18, i5 %add_ln258_17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.19, i5 %add_ln258_18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.20, i5 %add_ln258_19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.21, i5 %add_ln258_20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.22, i5 %add_ln258_21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.23, i5 %add_ln258_22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.24, i5 %add_ln258_23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.25, i5 %add_ln258_24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.26, i5 %add_ln258_25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.27, i5 %add_ln258_26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.28, i5 %add_ln258_27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.29"   --->   Operation 891 'phi' 'n_1194' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln67_32 = zext i5 %n_1194" [./bignum.h:67]   --->   Operation 892 'zext' 'zext_ln67_32' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 893 [1/1] (0.00ns)   --->   "%u_addr_63 = getelementptr i1 %u, i64 0, i64 %zext_ln67_32" [./bignum.h:67]   --->   Operation 893 'getelementptr' 'u_addr_63' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 894 [2/2] (2.32ns)   --->   "%u_load_63 = load i5 %u_addr_63" [./bignum.h:67]   --->   Operation 894 'load' 'u_load_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 161 <SV = 160> <Delay = 2.32>
ST_161 : Operation 895 [1/2] (2.32ns)   --->   "%u_load_63 = load i5 %u_addr_63" [./bignum.h:67]   --->   Operation 895 'load' 'u_load_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_161 : Operation 896 [1/1] (1.58ns)   --->   "%br_ln66 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit" [./bignum.h:66]   --->   Operation 896 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 162 <SV = 157> <Delay = 0.00>
ST_162 : Operation 897 [1/1] (0.00ns)   --->   "%n_1_ph = phi i5 0, void, i5 %n_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20, i5 0, void, i5 %add_ln258, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.1, i5 0, void, i5 %add_ln258_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.2, i5 0, void, i5 %add_ln258_2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.3, i5 0, void, i5 %add_ln258_3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.4, i5 0, void, i5 %add_ln258_4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.5, i5 0, void, i5 %add_ln258_5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.6, i5 0, void, i5 %add_ln258_6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit20.7, i5 0, void, i5 0, void, i5 0, void, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.10.thread, i5 0, void, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.12.thread, i5 0, void, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.14.thread, i5 0, void, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.16.thread, i5 0, void, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.18.thread, i5 0, void, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.20.thread, i5 0, void, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.22.thread, i5 0, void, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.24.thread, i5 0, void, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.26.thread, i5 0, void, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit15.28.thread, i5 0, void"   --->   Operation 897 'phi' 'n_1_ph' <Predicate = true> <Delay = 0.00>

State 163 <SV = 158> <Delay = 0.00>

State 164 <SV = 159> <Delay = 2.32>
ST_164 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln67_30 = zext i5 %n_1_ph" [./bignum.h:67]   --->   Operation 898 'zext' 'zext_ln67_30' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 899 [1/1] (0.00ns)   --->   "%u_addr_61 = getelementptr i1 %u, i64 0, i64 %zext_ln67_30" [./bignum.h:67]   --->   Operation 899 'getelementptr' 'u_addr_61' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 900 [2/2] (2.32ns)   --->   "%u_load_61 = load i5 %u_addr_61" [./bignum.h:67]   --->   Operation 900 'load' 'u_load_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 165 <SV = 160> <Delay = 2.32>
ST_165 : Operation 901 [1/2] (2.32ns)   --->   "%u_load_61 = load i5 %u_addr_61" [./bignum.h:67]   --->   Operation 901 'load' 'u_load_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_165 : Operation 902 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit"   --->   Operation 902 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 166 <SV = 161> <Delay = 3.25>
ST_166 : Operation 903 [1/1] (0.00ns)   --->   "%n_15159 = phi i5 %n_1194, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, i5 %n_1_ph, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:258]   --->   Operation 903 'phi' 'n_15159' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln67_34 = zext i5 %n_15159" [./bignum.h:67]   --->   Operation 904 'zext' 'zext_ln67_34' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 905 [1/1] (0.00ns)   --->   "%v_addr_62 = getelementptr i64 %v, i64 0, i64 %zext_ln67_34" [./bignum.h:67]   --->   Operation 905 'getelementptr' 'v_addr_62' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 906 [2/2] (3.25ns)   --->   "%v_load_62 = load i5 %v_addr_62" [./bignum.h:67]   --->   Operation 906 'load' 'v_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 167 <SV = 162> <Delay = 6.03>
ST_167 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1072)   --->   "%p_0_0_04660 = phi i1 %u_load_63, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7.thread55, i1 %u_load_61, void %_ZNK6BignumILi32ELi64EE5blockEi.exit7" [./bignum.h:67]   --->   Operation 907 'phi' 'p_0_0_04660' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1072)   --->   "%zext_ln67_33 = zext i1 %p_0_0_04660" [./bignum.h:67]   --->   Operation 908 'zext' 'zext_ln67_33' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 909 [1/2] (3.25ns)   --->   "%v_load_62 = load i5 %v_addr_62" [./bignum.h:67]   --->   Operation 909 'load' 'v_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_167 : Operation 910 [1/1] (2.77ns) (out node of the LUT)   --->   "%icmp_ln1072 = icmp_ult  i64 %zext_ln67_33, i64 %v_load_62"   --->   Operation 910 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 163> <Delay = 1.58>
ST_168 : Operation 911 [1/1] (1.58ns)   --->   "%br_ln260 = br void" [./bignum.h:260]   --->   Operation 911 'br' 'br_ln260' <Predicate = (icmp_ln251)> <Delay = 1.58>
ST_168 : Operation 912 [1/1] (0.00ns)   --->   "%retval_0 = phi i1 %icmp_ln252, void, i1 %icmp_ln1072, void %_ZNK6BignumILi32ELi64EE5blockEi.exit" [./bignum.h:252]   --->   Operation 912 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 913 [1/1] (0.00ns)   --->   "%ret_ln261 = ret i1 %retval_0" [./bignum.h:261]   --->   Operation 913 'ret' 'ret_ln261' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('u_addr', ./bignum.h:67) [3]  (0 ns)
	'load' operation ('u_load', ./bignum.h:67) on array 'u' [4]  (2.32 ns)

 <State 2>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load', ./bignum.h:67) on array 'u' [4]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 3>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_1', ./bignum.h:67) on array 'u' [8]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 4>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_2', ./bignum.h:67) on array 'u' [12]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 5>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_3', ./bignum.h:67) on array 'u' [16]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 6>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_4', ./bignum.h:67) on array 'u' [20]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 7>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_5', ./bignum.h:67) on array 'u' [24]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 8>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_6', ./bignum.h:67) on array 'u' [28]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 9>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_7', ./bignum.h:67) on array 'u' [32]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 10>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_8', ./bignum.h:67) on array 'u' [36]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 11>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_9', ./bignum.h:67) on array 'u' [40]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 12>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_10', ./bignum.h:67) on array 'u' [44]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 13>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_11', ./bignum.h:67) on array 'u' [48]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 14>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_12', ./bignum.h:67) on array 'u' [52]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 15>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_13', ./bignum.h:67) on array 'u' [56]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 16>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_14', ./bignum.h:67) on array 'u' [60]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 17>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_15', ./bignum.h:67) on array 'u' [64]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 18>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_16', ./bignum.h:67) on array 'u' [68]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 19>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_17', ./bignum.h:67) on array 'u' [72]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 20>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_18', ./bignum.h:67) on array 'u' [76]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 21>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_19', ./bignum.h:67) on array 'u' [80]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 22>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_20', ./bignum.h:67) on array 'u' [84]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 23>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_21', ./bignum.h:67) on array 'u' [88]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 24>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_22', ./bignum.h:67) on array 'u' [92]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 25>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_23', ./bignum.h:67) on array 'u' [96]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 26>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_24', ./bignum.h:67) on array 'u' [100]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 27>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_25', ./bignum.h:67) on array 'u' [104]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 28>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_26', ./bignum.h:67) on array 'u' [108]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 29>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_27', ./bignum.h:67) on array 'u' [112]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 30>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_28', ./bignum.h:67) on array 'u' [116]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 31>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_29', ./bignum.h:67) on array 'u' [120]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 32>: 5.53ns
The critical path consists of the following:
	'load' operation ('u_load_30', ./bignum.h:67) on array 'u' [124]  (2.32 ns)
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 33>: 3.21ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0_0_048', ./bignum.h:67) with incoming values : ('u_load', ./bignum.h:67) ('u_load_1', ./bignum.h:67) ('u_load_2', ./bignum.h:67) ('u_load_3', ./bignum.h:67) ('u_load_4', ./bignum.h:67) ('u_load_5', ./bignum.h:67) ('u_load_6', ./bignum.h:67) ('u_load_7', ./bignum.h:67) ('u_load_8', ./bignum.h:67) ('u_load_9', ./bignum.h:67) ('u_load_10', ./bignum.h:67) ('u_load_11', ./bignum.h:67) ('u_load_12', ./bignum.h:67) ('u_load_13', ./bignum.h:67) ('u_load_14', ./bignum.h:67) ('u_load_15', ./bignum.h:67) ('u_load_16', ./bignum.h:67) ('u_load_17', ./bignum.h:67) ('u_load_18', ./bignum.h:67) ('u_load_19', ./bignum.h:67) ('u_load_20', ./bignum.h:67) ('u_load_21', ./bignum.h:67) ('u_load_22', ./bignum.h:67) ('u_load_23', ./bignum.h:67) ('u_load_24', ./bignum.h:67) ('u_load_25', ./bignum.h:67) ('u_load_26', ./bignum.h:67) ('u_load_27', ./bignum.h:67) ('u_load_28', ./bignum.h:67) ('u_load_29', ./bignum.h:67) ('u_load_30', ./bignum.h:67) ('u_load_31', ./bignum.h:67) [131]  (3.21 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr', ./bignum.h:67) [135]  (0 ns)
	'load' operation ('v_load', ./bignum.h:67) on array 'v' [136]  (3.25 ns)

 <State 35>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load', ./bignum.h:67) on array 'v' [136]  (3.25 ns)
	'icmp' operation ('icmp_ln1068') [137]  (2.78 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_1', ./bignum.h:67) [140]  (0 ns)
	'load' operation ('v_load_1', ./bignum.h:67) on array 'v' [141]  (3.25 ns)

 <State 37>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_1', ./bignum.h:67) on array 'v' [141]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_1') [142]  (2.78 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_2', ./bignum.h:67) [145]  (0 ns)
	'load' operation ('v_load_2', ./bignum.h:67) on array 'v' [146]  (3.25 ns)

 <State 39>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_2', ./bignum.h:67) on array 'v' [146]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_2') [147]  (2.78 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_3', ./bignum.h:67) [150]  (0 ns)
	'load' operation ('v_load_3', ./bignum.h:67) on array 'v' [151]  (3.25 ns)

 <State 41>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_3', ./bignum.h:67) on array 'v' [151]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_3') [152]  (2.78 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_4', ./bignum.h:67) [155]  (0 ns)
	'load' operation ('v_load_4', ./bignum.h:67) on array 'v' [156]  (3.25 ns)

 <State 43>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_4', ./bignum.h:67) on array 'v' [156]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_4') [157]  (2.78 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_5', ./bignum.h:67) [160]  (0 ns)
	'load' operation ('v_load_5', ./bignum.h:67) on array 'v' [161]  (3.25 ns)

 <State 45>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_5', ./bignum.h:67) on array 'v' [161]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_5') [162]  (2.78 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_6', ./bignum.h:67) [165]  (0 ns)
	'load' operation ('v_load_6', ./bignum.h:67) on array 'v' [166]  (3.25 ns)

 <State 47>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_6', ./bignum.h:67) on array 'v' [166]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_6') [167]  (2.78 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_7', ./bignum.h:67) [170]  (0 ns)
	'load' operation ('v_load_7', ./bignum.h:67) on array 'v' [171]  (3.25 ns)

 <State 49>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_7', ./bignum.h:67) on array 'v' [171]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_7') [172]  (2.78 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_8', ./bignum.h:67) [175]  (0 ns)
	'load' operation ('v_load_8', ./bignum.h:67) on array 'v' [176]  (3.25 ns)

 <State 51>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_8', ./bignum.h:67) on array 'v' [176]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_8') [177]  (2.78 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_9', ./bignum.h:67) [180]  (0 ns)
	'load' operation ('v_load_9', ./bignum.h:67) on array 'v' [181]  (3.25 ns)

 <State 53>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_9', ./bignum.h:67) on array 'v' [181]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_9') [182]  (2.78 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_10', ./bignum.h:67) [185]  (0 ns)
	'load' operation ('v_load_10', ./bignum.h:67) on array 'v' [186]  (3.25 ns)

 <State 55>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_10', ./bignum.h:67) on array 'v' [186]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_10') [187]  (2.78 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_11', ./bignum.h:67) [190]  (0 ns)
	'load' operation ('v_load_11', ./bignum.h:67) on array 'v' [191]  (3.25 ns)

 <State 57>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_11', ./bignum.h:67) on array 'v' [191]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_11') [192]  (2.78 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_12', ./bignum.h:67) [195]  (0 ns)
	'load' operation ('v_load_12', ./bignum.h:67) on array 'v' [196]  (3.25 ns)

 <State 59>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_12', ./bignum.h:67) on array 'v' [196]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_12') [197]  (2.78 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_13', ./bignum.h:67) [200]  (0 ns)
	'load' operation ('v_load_13', ./bignum.h:67) on array 'v' [201]  (3.25 ns)

 <State 61>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_13', ./bignum.h:67) on array 'v' [201]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_13') [202]  (2.78 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_14', ./bignum.h:67) [205]  (0 ns)
	'load' operation ('v_load_14', ./bignum.h:67) on array 'v' [206]  (3.25 ns)

 <State 63>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_14', ./bignum.h:67) on array 'v' [206]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_14') [207]  (2.78 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_15', ./bignum.h:67) [210]  (0 ns)
	'load' operation ('v_load_15', ./bignum.h:67) on array 'v' [211]  (3.25 ns)

 <State 65>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_15', ./bignum.h:67) on array 'v' [211]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_15') [212]  (2.78 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_16', ./bignum.h:67) [215]  (0 ns)
	'load' operation ('v_load_16', ./bignum.h:67) on array 'v' [216]  (3.25 ns)

 <State 67>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_16', ./bignum.h:67) on array 'v' [216]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_16') [217]  (2.78 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_17', ./bignum.h:67) [220]  (0 ns)
	'load' operation ('v_load_17', ./bignum.h:67) on array 'v' [221]  (3.25 ns)

 <State 69>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_17', ./bignum.h:67) on array 'v' [221]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_17') [222]  (2.78 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_18', ./bignum.h:67) [225]  (0 ns)
	'load' operation ('v_load_18', ./bignum.h:67) on array 'v' [226]  (3.25 ns)

 <State 71>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_18', ./bignum.h:67) on array 'v' [226]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_18') [227]  (2.78 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_19', ./bignum.h:67) [230]  (0 ns)
	'load' operation ('v_load_19', ./bignum.h:67) on array 'v' [231]  (3.25 ns)

 <State 73>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_19', ./bignum.h:67) on array 'v' [231]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_19') [232]  (2.78 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_20', ./bignum.h:67) [235]  (0 ns)
	'load' operation ('v_load_20', ./bignum.h:67) on array 'v' [236]  (3.25 ns)

 <State 75>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_20', ./bignum.h:67) on array 'v' [236]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_20') [237]  (2.78 ns)

 <State 76>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_21', ./bignum.h:67) [240]  (0 ns)
	'load' operation ('v_load_21', ./bignum.h:67) on array 'v' [241]  (3.25 ns)

 <State 77>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_21', ./bignum.h:67) on array 'v' [241]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_21') [242]  (2.78 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_22', ./bignum.h:67) [245]  (0 ns)
	'load' operation ('v_load_22', ./bignum.h:67) on array 'v' [246]  (3.25 ns)

 <State 79>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_22', ./bignum.h:67) on array 'v' [246]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_22') [247]  (2.78 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_23', ./bignum.h:67) [250]  (0 ns)
	'load' operation ('v_load_23', ./bignum.h:67) on array 'v' [251]  (3.25 ns)

 <State 81>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_23', ./bignum.h:67) on array 'v' [251]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_23') [252]  (2.78 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_24', ./bignum.h:67) [255]  (0 ns)
	'load' operation ('v_load_24', ./bignum.h:67) on array 'v' [256]  (3.25 ns)

 <State 83>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_24', ./bignum.h:67) on array 'v' [256]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_24') [257]  (2.78 ns)

 <State 84>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_25', ./bignum.h:67) [260]  (0 ns)
	'load' operation ('v_load_25', ./bignum.h:67) on array 'v' [261]  (3.25 ns)

 <State 85>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_25', ./bignum.h:67) on array 'v' [261]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_25') [262]  (2.78 ns)

 <State 86>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_26', ./bignum.h:67) [265]  (0 ns)
	'load' operation ('v_load_26', ./bignum.h:67) on array 'v' [266]  (3.25 ns)

 <State 87>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_26', ./bignum.h:67) on array 'v' [266]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_26') [267]  (2.78 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_27', ./bignum.h:67) [270]  (0 ns)
	'load' operation ('v_load_27', ./bignum.h:67) on array 'v' [271]  (3.25 ns)

 <State 89>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_27', ./bignum.h:67) on array 'v' [271]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_27') [272]  (2.78 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_28', ./bignum.h:67) [275]  (0 ns)
	'load' operation ('v_load_28', ./bignum.h:67) on array 'v' [276]  (3.25 ns)

 <State 91>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_28', ./bignum.h:67) on array 'v' [276]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_28') [277]  (2.78 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_29', ./bignum.h:67) [280]  (0 ns)
	'load' operation ('v_load_29', ./bignum.h:67) on array 'v' [281]  (3.25 ns)

 <State 93>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_29', ./bignum.h:67) on array 'v' [281]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_29') [282]  (2.78 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_30', ./bignum.h:67) [285]  (0 ns)
	'load' operation ('v_load_30', ./bignum.h:67) on array 'v' [286]  (3.25 ns)

 <State 95>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_30', ./bignum.h:67) on array 'v' [286]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_30') [287]  (2.78 ns)

 <State 96>: 3.21ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n', ./bignum.h:78) with incoming values : ('select_ln78', ./bignum.h:78) [291]  (3.21 ns)

 <State 97>: 5.57ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:258) [298]  (1.78 ns)
	'icmp' operation ('icmp_ln258', ./bignum.h:258) [299]  (1.36 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 98>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_31', ./bignum.h:67) on array 'v' [304]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_31') [305]  (2.78 ns)

 <State 99>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [308]  (1.83 ns)
	'icmp' operation ('icmp_ln258_1', ./bignum.h:258) [310]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 100>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_32', ./bignum.h:67) on array 'v' [318]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_32') [319]  (2.78 ns)

 <State 101>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [322]  (1.83 ns)
	'icmp' operation ('icmp_ln258_2', ./bignum.h:258) [324]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 102>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_33', ./bignum.h:67) on array 'v' [332]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_33') [333]  (2.78 ns)

 <State 103>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [336]  (1.83 ns)
	'icmp' operation ('icmp_ln258_3', ./bignum.h:258) [338]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 104>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_34', ./bignum.h:67) on array 'v' [346]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_34') [347]  (2.78 ns)

 <State 105>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [350]  (1.83 ns)
	'icmp' operation ('icmp_ln258_4', ./bignum.h:258) [352]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 106>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_35', ./bignum.h:67) on array 'v' [360]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_35') [361]  (2.78 ns)

 <State 107>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [364]  (1.83 ns)
	'icmp' operation ('icmp_ln258_5', ./bignum.h:258) [366]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 108>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_36', ./bignum.h:67) on array 'v' [374]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_36') [375]  (2.78 ns)

 <State 109>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [378]  (1.83 ns)
	'icmp' operation ('icmp_ln258_6', ./bignum.h:258) [380]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 110>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_37', ./bignum.h:67) on array 'v' [388]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_37') [389]  (2.78 ns)

 <State 111>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [392]  (1.83 ns)
	'icmp' operation ('icmp_ln258_7', ./bignum.h:258) [394]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 112>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_38', ./bignum.h:67) on array 'v' [402]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_38') [403]  (2.78 ns)

 <State 113>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [406]  (1.83 ns)
	'icmp' operation ('icmp_ln258_8', ./bignum.h:258) [408]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 114>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_39', ./bignum.h:67) on array 'v' [416]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_39') [417]  (2.78 ns)

 <State 115>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [420]  (1.83 ns)
	'icmp' operation ('icmp_ln258_9', ./bignum.h:258) [422]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 116>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_40', ./bignum.h:67) on array 'v' [430]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_40') [431]  (2.78 ns)

 <State 117>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [434]  (1.83 ns)
	'icmp' operation ('icmp_ln258_10', ./bignum.h:258) [436]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 118>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_41', ./bignum.h:67) on array 'v' [444]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_41') [445]  (2.78 ns)

 <State 119>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [448]  (1.83 ns)
	'icmp' operation ('icmp_ln258_11', ./bignum.h:258) [450]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 120>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_42', ./bignum.h:67) on array 'v' [458]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_42') [459]  (2.78 ns)

 <State 121>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [462]  (1.83 ns)
	'icmp' operation ('icmp_ln258_12', ./bignum.h:258) [464]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 122>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_43', ./bignum.h:67) on array 'v' [472]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_43') [473]  (2.78 ns)

 <State 123>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [476]  (1.83 ns)
	'icmp' operation ('icmp_ln258_13', ./bignum.h:258) [478]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 124>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_44', ./bignum.h:67) on array 'v' [486]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_44') [487]  (2.78 ns)

 <State 125>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [490]  (1.83 ns)
	'icmp' operation ('icmp_ln258_14', ./bignum.h:258) [492]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 126>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_45', ./bignum.h:67) on array 'v' [500]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_45') [501]  (2.78 ns)

 <State 127>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [504]  (1.83 ns)
	'icmp' operation ('icmp_ln258_15', ./bignum.h:258) [506]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 128>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_46', ./bignum.h:67) on array 'v' [514]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_46') [515]  (2.78 ns)

 <State 129>: 5.57ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:258) [518]  (1.78 ns)
	'icmp' operation ('icmp_ln258_16', ./bignum.h:258) [519]  (1.36 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 130>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_47', ./bignum.h:67) on array 'v' [527]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_47') [528]  (2.78 ns)

 <State 131>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [531]  (1.83 ns)
	'icmp' operation ('icmp_ln258_17', ./bignum.h:258) [533]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 132>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_48', ./bignum.h:67) on array 'v' [541]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_48') [542]  (2.78 ns)

 <State 133>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [545]  (1.83 ns)
	'icmp' operation ('icmp_ln258_18', ./bignum.h:258) [547]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 134>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_49', ./bignum.h:67) on array 'v' [555]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_49') [556]  (2.78 ns)

 <State 135>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [559]  (1.83 ns)
	'icmp' operation ('icmp_ln258_19', ./bignum.h:258) [561]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 136>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_50', ./bignum.h:67) on array 'v' [569]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_50') [570]  (2.78 ns)

 <State 137>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [573]  (1.83 ns)
	'icmp' operation ('icmp_ln258_20', ./bignum.h:258) [575]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 138>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_51', ./bignum.h:67) on array 'v' [583]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_51') [584]  (2.78 ns)

 <State 139>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [587]  (1.83 ns)
	'icmp' operation ('icmp_ln258_21', ./bignum.h:258) [589]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 140>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_52', ./bignum.h:67) on array 'v' [597]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_52') [598]  (2.78 ns)

 <State 141>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [601]  (1.83 ns)
	'icmp' operation ('icmp_ln258_22', ./bignum.h:258) [603]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 142>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_53', ./bignum.h:67) on array 'v' [611]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_53') [612]  (2.78 ns)

 <State 143>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [615]  (1.83 ns)
	'icmp' operation ('icmp_ln258_23', ./bignum.h:258) [617]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 144>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_54', ./bignum.h:67) on array 'v' [625]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_54') [626]  (2.78 ns)

 <State 145>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [629]  (1.83 ns)
	'icmp' operation ('icmp_ln258_24', ./bignum.h:258) [631]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 146>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_55', ./bignum.h:67) on array 'v' [639]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_55') [640]  (2.78 ns)

 <State 147>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [643]  (1.83 ns)
	'icmp' operation ('icmp_ln258_25', ./bignum.h:258) [645]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 148>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_56', ./bignum.h:67) on array 'v' [653]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_56') [654]  (2.78 ns)

 <State 149>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [657]  (1.83 ns)
	'icmp' operation ('icmp_ln258_26', ./bignum.h:258) [659]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 150>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_57', ./bignum.h:67) on array 'v' [667]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_57') [668]  (2.78 ns)

 <State 151>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [671]  (1.83 ns)
	'icmp' operation ('icmp_ln258_27', ./bignum.h:258) [673]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 152>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_58', ./bignum.h:67) on array 'v' [681]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_58') [682]  (2.78 ns)

 <State 153>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [685]  (1.83 ns)
	'icmp' operation ('icmp_ln258_28', ./bignum.h:258) [687]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 154>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_59', ./bignum.h:67) on array 'v' [695]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_59') [696]  (2.78 ns)

 <State 155>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [699]  (1.83 ns)
	'icmp' operation ('icmp_ln258_29', ./bignum.h:258) [701]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 156>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_60', ./bignum.h:67) on array 'v' [709]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_60') [710]  (2.78 ns)

 <State 157>: 5.67ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:257) [713]  (1.83 ns)
	'icmp' operation ('icmp_ln258_30', ./bignum.h:258) [714]  (1.43 ns)
	multiplexor before 'phi' operation ('n') with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) [734]  (2.42 ns)

 <State 158>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_61', ./bignum.h:67) on array 'v' [722]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_61') [723]  (2.78 ns)

 <State 159>: 3.2ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('add_ln258_7', ./bignum.h:258) ('add_ln258_8', ./bignum.h:258) ('add_ln258_9', ./bignum.h:258) ('add_ln258_10', ./bignum.h:258) ('add_ln258_11', ./bignum.h:258) ('add_ln258_12', ./bignum.h:258) ('add_ln258_13', ./bignum.h:258) ('xor_ln258', ./bignum.h:258) ('i', ./bignum.h:258) ('add_ln258_15', ./bignum.h:258) ('add_ln258_16', ./bignum.h:258) ('add_ln258_17', ./bignum.h:258) ('add_ln258_18', ./bignum.h:258) ('add_ln258_19', ./bignum.h:258) ('add_ln258_20', ./bignum.h:258) ('add_ln258_21', ./bignum.h:258) ('add_ln258_22', ./bignum.h:258) ('add_ln258_23', ./bignum.h:258) ('add_ln258_24', ./bignum.h:258) ('add_ln258_25', ./bignum.h:258) ('add_ln258_26', ./bignum.h:258) ('add_ln258_27', ./bignum.h:258) ('n', ./bignum.h:258) [728]  (3.2 ns)

 <State 160>: 2.32ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('add_ln258_7', ./bignum.h:258) ('add_ln258_8', ./bignum.h:258) ('add_ln258_9', ./bignum.h:258) ('add_ln258_10', ./bignum.h:258) ('add_ln258_11', ./bignum.h:258) ('add_ln258_12', ./bignum.h:258) ('add_ln258_13', ./bignum.h:258) ('xor_ln258', ./bignum.h:258) ('i', ./bignum.h:258) ('add_ln258_15', ./bignum.h:258) ('add_ln258_16', ./bignum.h:258) ('add_ln258_17', ./bignum.h:258) ('add_ln258_18', ./bignum.h:258) ('add_ln258_19', ./bignum.h:258) ('add_ln258_20', ./bignum.h:258) ('add_ln258_21', ./bignum.h:258) ('add_ln258_22', ./bignum.h:258) ('add_ln258_23', ./bignum.h:258) ('add_ln258_24', ./bignum.h:258) ('add_ln258_25', ./bignum.h:258) ('add_ln258_26', ./bignum.h:258) ('add_ln258_27', ./bignum.h:258) ('n', ./bignum.h:258) [728]  (0 ns)
	'getelementptr' operation ('u_addr_63', ./bignum.h:67) [730]  (0 ns)
	'load' operation ('u_load_63', ./bignum.h:67) on array 'u' [731]  (2.32 ns)

 <State 161>: 2.32ns
The critical path consists of the following:
	'load' operation ('u_load_63', ./bignum.h:67) on array 'u' [731]  (2.32 ns)

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 0ns
The critical path consists of the following:

 <State 164>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('u_addr_61', ./bignum.h:67) [736]  (0 ns)
	'load' operation ('u_load_61', ./bignum.h:67) on array 'u' [737]  (2.32 ns)

 <State 165>: 2.32ns
The critical path consists of the following:
	'load' operation ('u_load_61', ./bignum.h:67) on array 'u' [737]  (2.32 ns)

 <State 166>: 3.25ns
The critical path consists of the following:
	'phi' operation ('n_15159', ./bignum.h:258) with incoming values : ('i', ./bignum.h:258) ('add_ln258', ./bignum.h:258) ('add_ln258_1', ./bignum.h:258) ('add_ln258_2', ./bignum.h:258) ('add_ln258_3', ./bignum.h:258) ('add_ln258_4', ./bignum.h:258) ('add_ln258_5', ./bignum.h:258) ('add_ln258_6', ./bignum.h:258) ('add_ln258_7', ./bignum.h:258) ('add_ln258_8', ./bignum.h:258) ('add_ln258_9', ./bignum.h:258) ('add_ln258_10', ./bignum.h:258) ('add_ln258_11', ./bignum.h:258) ('add_ln258_12', ./bignum.h:258) ('add_ln258_13', ./bignum.h:258) ('xor_ln258', ./bignum.h:258) ('add_ln258_15', ./bignum.h:258) ('add_ln258_16', ./bignum.h:258) ('add_ln258_17', ./bignum.h:258) ('add_ln258_18', ./bignum.h:258) ('add_ln258_19', ./bignum.h:258) ('add_ln258_20', ./bignum.h:258) ('add_ln258_21', ./bignum.h:258) ('add_ln258_22', ./bignum.h:258) ('add_ln258_23', ./bignum.h:258) ('add_ln258_24', ./bignum.h:258) ('add_ln258_25', ./bignum.h:258) ('add_ln258_26', ./bignum.h:258) ('add_ln258_27', ./bignum.h:258) ('n', ./bignum.h:258) [741]  (0 ns)
	'getelementptr' operation ('v_addr_62', ./bignum.h:67) [744]  (0 ns)
	'load' operation ('v_load_62', ./bignum.h:67) on array 'v' [745]  (3.25 ns)

 <State 167>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_62', ./bignum.h:67) on array 'v' [745]  (3.25 ns)
	'icmp' operation ('icmp_ln1072') [746]  (2.78 ns)

 <State 168>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0', ./bignum.h:252) with incoming values : ('icmp_ln252', ./bignum.h:252) ('icmp_ln1072') [749]  (1.59 ns)
	'phi' operation ('retval_0', ./bignum.h:252) with incoming values : ('icmp_ln252', ./bignum.h:252) ('icmp_ln1072') [749]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
