#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan 25 15:53:28 2020
# Process ID: 5608
# Current directory: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6156 D:\BaiduNetdiskDownload\crz01\CRZ01_DVD_V1.0\CRZ01_DVD_V1.0\CRZ01_DVD_V1.0\FPGA_RefDesign\11_SoC_Embedded_Design_MemTest\design\PS_Embedded_Design.xpr
# Log file: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/vivado.log
# Journal file: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/PS_Embedded_Design.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {ps_subsys_axi_iic_0_0 ps_subsys_processing_system7_0_0 ps_subsys_axi_uartlite_0_0 ps_subsys_axi_interconnect_1_0 ps_subsys_proc_sys_reset_0_0}] -log ip_upgrade.log
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  ps_subsys_processing_system7_0_0] -log ip_upgrade.log
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  ps_subsys_processing_system7_0_0] -log ip_upgrade.log
close_bd_design [get_bd_designs ps_subsys]
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  ps_subsys_processing_system7_0_0] -log ip_upgrade.log
