  .text
  .globl compute_change
  .type compute_change, @function

#! file-offset 0xa2c6b
#! rip-offset  0xa2c6b
#! capacity    721 bytes

# Text                             #  Line  RIP      Bytes  Opcode                   
.compute_change:                   #        0xa2c6b  0      OPC=<label>              
  pushq %rbp                       #  1     0xa2c6b  1      OPC=pushq_r64_1          
  pushq %rbx                       #  2     0xa2c6c  1      OPC=pushq_r64_1          
  cmpl $0xffffffff, %esi           #  3     0xa2c6d  6      OPC=cmpl_r32_imm32       
  nop                              #  4     0xa2c73  1      OPC=nop                  
  nop                              #  5     0xa2c74  1      OPC=nop                  
  nop                              #  6     0xa2c75  1      OPC=nop                  
  je .L_a2cdb                      #  7     0xa2c76  2      OPC=je_label             
  cmpl %esi, 0x28(%rdi)            #  8     0xa2c78  3      OPC=cmpl_m32_r32         
  je .L_a2f39                      #  9     0xa2c7b  6      OPC=je_label_1           
  movl $0x0, %r8d                  #  10    0xa2c81  6      OPC=movl_r32_imm32       
  cmpl $0x7b2, %esi                #  11    0xa2c87  6      OPC=cmpl_r32_imm32       
  jle .L_a2ce1                     #  12    0xa2c8d  2      OPC=jle_label            
  leal -0x7b2(%rsi), %edx          #  13    0xa2c8f  6      OPC=leal_r32_m16         
  imull $0x16d, %edx, %edx         #  14    0xa2c95  6      OPC=imull_r32_r32_imm32  
  leal 0x2(%rsi), %eax             #  15    0xa2c9b  3      OPC=leal_r32_m16         
  movl %esi, %ecx                  #  16    0xa2c9e  2      OPC=movl_r32_r32         
  subl $0x1, %ecx                  #  17    0xa2ca0  3      OPC=subl_r32_imm8        
  cmovnsl %ecx, %eax               #  18    0xa2ca3  3      OPC=cmovnsl_r32_r32      
  sarl $0x2, %eax                  #  19    0xa2ca6  3      OPC=sarl_r32_imm8        
  leal -0x1ec(%rdx,%rax,1), %r8d   #  20    0xa2ca9  8      OPC=leal_r32_m16         
  movl $0x51eb851f, %edx           #  21    0xa2cb1  5      OPC=movl_r32_imm32       
  movl %ecx, %eax                  #  22    0xa2cb6  2      OPC=movl_r32_r32         
  imull %edx                       #  23    0xa2cb8  2      OPC=imull_r32            
  movl %edx, %eax                  #  24    0xa2cba  2      OPC=movl_r32_r32         
  sarl $0x5, %eax                  #  25    0xa2cbc  3      OPC=sarl_r32_imm8        
  sarl $0x1f, %ecx                 #  26    0xa2cbf  3      OPC=sarl_r32_imm8        
  movl %ecx, %ebx                  #  27    0xa2cc2  2      OPC=movl_r32_r32         
  subl %eax, %ebx                  #  28    0xa2cc4  2      OPC=subl_r32_r32         
  leal 0x13(%r8,%rbx,1), %eax      #  29    0xa2cc6  5      OPC=leal_r32_m16         
  sarl $0x7, %edx                  #  30    0xa2ccb  3      OPC=sarl_r32_imm8        
  subl %ecx, %edx                  #  31    0xa2cce  2      OPC=subl_r32_r32         
  leal -0x4(%rax,%rdx,1), %r8d     #  32    0xa2cd0  5      OPC=leal_r32_m16         
  movslq %r8d, %r8                 #  33    0xa2cd5  3      OPC=movslq_r64_r32       
  imulq $0x15180, %r8, %r8         #  34    0xa2cd8  7      OPC=imulq_r64_r64_imm32  
  jmpq .L_a2ce1                    #  35    0xa2cdf  2      OPC=jmpq_label           
.L_a2cdb:                          #        0xa2ce1  0      OPC=<label>              
  movl $0x0, %r8d                  #  36    0xa2ce1  6      OPC=movl_r32_imm32       
.L_a2ce1:                          #        0xa2ce7  0      OPC=<label>              
  movl 0x8(%rdi), %eax             #  37    0xa2ce7  3      OPC=movl_r32_m32         
  cmpl $0x1, %eax                  #  38    0xa2cea  3      OPC=cmpl_r32_imm8        
  je .L_a2cfc                      #  39    0xa2ced  2      OPC=je_label             
  cmpl $0x1, %eax                  #  40    0xa2cef  3      OPC=cmpl_r32_imm8        
  jb .L_a2d6d                      #  41    0xa2cf2  2      OPC=jb_label             
  cmpl $0x2, %eax                  #  42    0xa2cf4  3      OPC=cmpl_r32_imm8        
  je .L_a2d80                      #  43    0xa2cf7  6      OPC=je_label_1           
  jmpq .L_a2f27                    #  44    0xa2cfd  5      OPC=jmpq_label_1         
.L_a2cfc:                          #        0xa2d02  0      OPC=<label>              
  movzwl 0x10(%rdi), %edx          #  45    0xa2d02  4      OPC=movzwl_r32_m16       
  movzwl %dx, %eax                 #  46    0xa2d06  3      OPC=movzwl_r32_r16       
  subl $0x1, %eax                  #  47    0xa2d09  3      OPC=subl_r32_imm8        
  cltq                             #  48    0xa2d0c  2      OPC=cltq                 
  imulq $0x15180, %rax, %rax       #  49    0xa2d0e  7      OPC=imulq_r64_r64_imm32  
  addq %rax, %r8                   #  50    0xa2d15  3      OPC=addq_r64_r64         
  cmpw $0x3b, %dx                  #  51    0xa2d18  4      OPC=cmpw_r16_imm8        
  jbe .L_a2f27                     #  52    0xa2d1c  6      OPC=jbe_label_1          
  testb $0x3, %sil                 #  53    0xa2d22  4      OPC=testb_r8_imm8        
  jne .L_a2f27                     #  54    0xa2d26  6      OPC=jne_label_1          
  movl $0x51eb851f, %edx           #  55    0xa2d2c  5      OPC=movl_r32_imm32       
  movl %esi, %eax                  #  56    0xa2d31  2      OPC=movl_r32_r32         
  imull %edx                       #  57    0xa2d33  2      OPC=imull_r32            
  sarl $0x5, %edx                  #  58    0xa2d35  3      OPC=sarl_r32_imm8        
  movl %esi, %eax                  #  59    0xa2d38  2      OPC=movl_r32_r32         
  sarl $0x1f, %eax                 #  60    0xa2d3a  3      OPC=sarl_r32_imm8        
  subl %eax, %edx                  #  61    0xa2d3d  2      OPC=subl_r32_r32         
  imull $0x64, %edx, %eax          #  62    0xa2d3f  3      OPC=imull_r32_r32_imm8   
  cmpl %eax, %esi                  #  63    0xa2d42  2      OPC=cmpl_r32_r32         
  jne .L_a2d61                     #  64    0xa2d44  2      OPC=jne_label            
  movl $0x51eb851f, %edx           #  65    0xa2d46  5      OPC=movl_r32_imm32       
  movl %esi, %eax                  #  66    0xa2d4b  2      OPC=movl_r32_r32         
  imull %edx                       #  67    0xa2d4d  2      OPC=imull_r32            
  sarl $0x7, %edx                  #  68    0xa2d4f  3      OPC=sarl_r32_imm8        
  movl %esi, %eax                  #  69    0xa2d52  2      OPC=movl_r32_r32         
  sarl $0x1f, %eax                 #  70    0xa2d54  3      OPC=sarl_r32_imm8        
  subl %eax, %edx                  #  71    0xa2d57  2      OPC=subl_r32_r32         
  imull $0x190, %edx, %eax         #  72    0xa2d59  6      OPC=imull_r32_r32_imm32  
  cmpl %eax, %esi                  #  73    0xa2d5f  2      OPC=cmpl_r32_r32         
  jne .L_a2f27                     #  74    0xa2d61  6      OPC=jne_label_1          
.L_a2d61:                          #        0xa2d67  0      OPC=<label>              
  addq $0x15180, %r8               #  75    0xa2d67  7      OPC=addq_r64_imm32       
  jmpq .L_a2f27                    #  76    0xa2d6e  5      OPC=jmpq_label_1         
.L_a2d6d:                          #        0xa2d73  0      OPC=<label>              
  movzwl 0x10(%rdi), %eax          #  77    0xa2d73  4      OPC=movzwl_r32_m16       
  imulq $0x15180, %rax, %rax       #  78    0xa2d77  7      OPC=imulq_r64_r64_imm32  
  addq %rax, %r8                   #  79    0xa2d7e  3      OPC=addq_r64_r64         
  jmpq .L_a2f27                    #  80    0xa2d81  5      OPC=jmpq_label_1         
.L_a2d80:                          #        0xa2d86  0      OPC=<label>              
  movl $0x0, %r10d                 #  81    0xa2d86  6      OPC=movl_r32_imm32       
  testb $0x3, %sil                 #  82    0xa2d8c  4      OPC=testb_r8_imm8        
  jne .L_a2dcc                     #  83    0xa2d90  2      OPC=jne_label            
  movl $0x51eb851f, %edx           #  84    0xa2d92  5      OPC=movl_r32_imm32       
  movl %esi, %eax                  #  85    0xa2d97  2      OPC=movl_r32_r32         
  imull %edx                       #  86    0xa2d99  2      OPC=imull_r32            
  sarl $0x5, %edx                  #  87    0xa2d9b  3      OPC=sarl_r32_imm8        
  movl %esi, %eax                  #  88    0xa2d9e  2      OPC=movl_r32_r32         
  sarl $0x1f, %eax                 #  89    0xa2da0  3      OPC=sarl_r32_imm8        
  subl %eax, %edx                  #  90    0xa2da3  2      OPC=subl_r32_r32         
  imull $0x64, %edx, %eax          #  91    0xa2da5  3      OPC=imull_r32_r32_imm8   
  movb $0x1, %r10b                 #  92    0xa2da8  3      OPC=movb_r8_imm8         
  cmpl %eax, %esi                  #  93    0xa2dab  2      OPC=cmpl_r32_r32         
  jne .L_a2dcc                     #  94    0xa2dad  2      OPC=jne_label            
  movl $0x51eb851f, %edx           #  95    0xa2daf  5      OPC=movl_r32_imm32       
  movl %esi, %eax                  #  96    0xa2db4  2      OPC=movl_r32_r32         
  imull %edx                       #  97    0xa2db6  2      OPC=imull_r32            
  sarl $0x7, %edx                  #  98    0xa2db8  3      OPC=sarl_r32_imm8        
  movl %esi, %eax                  #  99    0xa2dbb  2      OPC=movl_r32_r32         
  sarl $0x1f, %eax                 #  100   0xa2dbd  3      OPC=sarl_r32_imm8        
  subl %eax, %edx                  #  101   0xa2dc0  2      OPC=subl_r32_r32         
  imull $0x190, %edx, %eax         #  102   0xa2dc2  6      OPC=imull_r32_r32_imm32  
  cmpl %eax, %esi                  #  103   0xa2dc8  2      OPC=cmpl_r32_r32         
  sete %r10b                       #  104   0xa2dca  4      OPC=sete_r8              
  movzbl %r10b, %r10d              #  105   0xa2dce  4      OPC=movzbl_r32_r8        
.L_a2dcc:                          #        0xa2dd2  0      OPC=<label>              
  movzwl 0xc(%rdi), %ebp           #  106   0xa2dd2  4      OPC=movzwl_r32_m16       
  movzwl %bp, %ecx                 #  107   0xa2dd6  3      OPC=movzwl_r32_r16       
  movslq %ecx, %r11                #  108   0xa2dd9  3      OPC=movslq_r64_r32       
  movslq %r10d, %rdx               #  109   0xa2ddc  3      OPC=movslq_r64_r32       
  leaq (%rdx,%rdx,1), %r9          #  110   0xa2ddf  4      OPC=leaq_r64_m16         
  addq %rdx, %r9                   #  111   0xa2de3  3      OPC=addq_r64_r64         
  leaq (%rdx,%r9,4), %rax          #  112   0xa2de6  4      OPC=leaq_r64_m16         
  addq %r11, %rax                  #  113   0xa2dea  3      OPC=addq_r64_r64         
  leaq 0xb0bd2(%rip), %rdx         #  114   0xa2ded  7      OPC=leaq_r64_m16         
  movzwl -0x2(%rdx,%rax,2), %r11d  #  115   0xa2df4  6      OPC=movzwl_r32_m16       
  movzwl %r11w, %r9d               #  116   0xa2dfa  4      OPC=movzwl_r32_r16       
  imulq $0x15180, %r9, %r9         #  117   0xa2dfe  7      OPC=imulq_r64_r64_imm32  
  addq %r8, %r9                    #  118   0xa2e05  3      OPC=addq_r64_r64         
  leal 0x9(%rcx), %ebx             #  119   0xa2e08  3      OPC=leal_r32_m16         
  movl $0x2aaaaaab, %edx           #  120   0xa2e0b  5      OPC=movl_r32_imm32       
  movl %ebx, %eax                  #  121   0xa2e10  2      OPC=movl_r32_r32         
  imull %edx                       #  122   0xa2e12  2      OPC=imull_r32            
  sarl $0x1, %edx                  #  123   0xa2e14  2      OPC=sarl_r32_one         
  leal (%rdx,%rdx,2), %eax         #  124   0xa2e16  3      OPC=leal_r32_m16         
  shll $0x2, %eax                  #  125   0xa2e19  3      OPC=shll_r32_imm8        
  subl %eax, %ebx                  #  126   0xa2e1c  2      OPC=subl_r32_r32         
  addl $0x1, %ebx                  #  127   0xa2e1e  3      OPC=addl_r32_imm8        
  cmpw $0x3, %bp                   #  128   0xa2e21  4      OPC=cmpw_r16_imm8        
  movl %esi, %ebp                  #  129   0xa2e25  2      OPC=movl_r32_r32         
  sbbl $0x0, %ebp                  #  130   0xa2e27  3      OPC=sbbl_r32_imm8        
  movl $0x51eb851f, %edx           #  131   0xa2e2a  5      OPC=movl_r32_imm32       
  movl %ebp, %eax                  #  132   0xa2e2f  2      OPC=movl_r32_r32         
  imull %edx                       #  133   0xa2e31  2      OPC=imull_r32            
  sarl $0x5, %edx                  #  134   0xa2e33  3      OPC=sarl_r32_imm8        
  movl %ebp, %eax                  #  135   0xa2e36  2      OPC=movl_r32_r32         
  sarl $0x1f, %eax                 #  136   0xa2e38  3      OPC=sarl_r32_imm8        
  subl %eax, %edx                  #  137   0xa2e3b  2      OPC=subl_r32_r32         
  movl %edx, %r8d                  #  138   0xa2e3d  3      OPC=movl_r32_r32         
  imull $0x64, %edx, %eax          #  139   0xa2e40  3      OPC=imull_r32_r32_imm8   
  subl %eax, %ebp                  #  140   0xa2e43  2      OPC=subl_r32_r32         
  imull $0x1a, %ebx, %ebx          #  141   0xa2e45  3      OPC=imull_r32_r32_imm8   
  subl $0x2, %ebx                  #  142   0xa2e48  3      OPC=subl_r32_imm8        
  movl $0x66666667, %edx           #  143   0xa2e4b  5      OPC=movl_r32_imm32       
  movl %ebx, %eax                  #  144   0xa2e50  2      OPC=movl_r32_r32         
  imull %edx                       #  145   0xa2e52  2      OPC=imull_r32            
  sarl $0x2, %edx                  #  146   0xa2e54  3      OPC=sarl_r32_imm8        
  sarl $0x1f, %ebx                 #  147   0xa2e57  3      OPC=sarl_r32_imm8        
  subl %ebx, %edx                  #  148   0xa2e5a  2      OPC=subl_r32_r32         
  leal 0x1(%rbp,%rdx,1), %eax      #  149   0xa2e5c  4      OPC=leal_r32_m16         
  leal 0x3(%rbp), %edx             #  150   0xa2e60  3      OPC=leal_r32_m16         
  testl %ebp, %ebp                 #  151   0xa2e63  2      OPC=testl_r32_r32        
  cmovsl %edx, %ebp                #  152   0xa2e65  3      OPC=cmovsl_r32_r32       
  sarl $0x2, %ebp                  #  153   0xa2e68  3      OPC=sarl_r32_imm8        
  addl %eax, %ebp                  #  154   0xa2e6b  2      OPC=addl_r32_r32         
  leal 0x3(%r8), %eax              #  155   0xa2e6d  4      OPC=leal_r32_m16         
  testl %r8d, %r8d                 #  156   0xa2e71  3      OPC=testl_r32_r32        
  cmovnsl %r8d, %eax               #  157   0xa2e74  4      OPC=cmovnsl_r32_r32      
  sarl $0x2, %eax                  #  158   0xa2e78  3      OPC=sarl_r32_imm8        
  addl %ebp, %eax                  #  159   0xa2e7b  2      OPC=addl_r32_r32         
  negl %r8d                        #  160   0xa2e7d  3      OPC=negl_r32             
  leal (%rax,%r8,2), %r8d          #  161   0xa2e80  4      OPC=leal_r32_m16         
  movl $0x92492493, %edx           #  162   0xa2e84  6      OPC=movl_r32_imm32_1     
  movl %r8d, %eax                  #  163   0xa2e8a  3      OPC=movl_r32_r32         
  imull %edx                       #  164   0xa2e8d  2      OPC=imull_r32            
  addl %r8d, %edx                  #  165   0xa2e8f  3      OPC=addl_r32_r32         
  sarl $0x2, %edx                  #  166   0xa2e92  3      OPC=sarl_r32_imm8        
  movl %r8d, %eax                  #  167   0xa2e95  3      OPC=movl_r32_r32         
  sarl $0x1f, %eax                 #  168   0xa2e98  3      OPC=sarl_r32_imm8        
  subl %eax, %edx                  #  169   0xa2e9b  2      OPC=subl_r32_r32         
  leal (,%rdx,8), %eax             #  170   0xa2e9d  7      OPC=leal_r32_m16         
  subl %edx, %eax                  #  171   0xa2ea4  2      OPC=subl_r32_r32         
  movl %r8d, %edx                  #  172   0xa2ea6  3      OPC=movl_r32_r32         
  subl %eax, %edx                  #  173   0xa2ea9  2      OPC=subl_r32_r32         
  leal 0x7(%rdx), %eax             #  174   0xa2eab  3      OPC=leal_r32_m16         
  testl %edx, %edx                 #  175   0xa2eae  2      OPC=testl_r32_r32        
  cmovsl %eax, %edx                #  176   0xa2eb0  3      OPC=cmovsl_r32_r32       
  movzwl 0x10(%rdi), %r8d          #  177   0xa2eb3  5      OPC=movzwl_r32_m16       
  subl %edx, %r8d                  #  178   0xa2eb8  3      OPC=subl_r32_r32         
  leal 0x7(%r8), %eax              #  179   0xa2ebb  4      OPC=leal_r32_m16         
  testl %r8d, %r8d                 #  180   0xa2ebf  3      OPC=testl_r32_r32        
  cmovsl %eax, %r8d                #  181   0xa2ec2  4      OPC=cmovsl_r32_r32       
  movzwl 0xe(%rdi), %ebx           #  182   0xa2ec6  4      OPC=movzwl_r32_m16       
  cmpl $0x1, %ebx                  #  183   0xa2eca  3      OPC=cmpl_r32_imm8        
  jbe .L_a2f19                     #  184   0xa2ecd  2      OPC=jbe_label            
  leal 0x7(%r8), %edx              #  185   0xa2ecf  4      OPC=leal_r32_m16         
  movslq %ecx, %rcx                #  186   0xa2ed3  3      OPC=movslq_r64_r32       
  movslq %r10d, %r10               #  187   0xa2ed6  3      OPC=movslq_r64_r32       
  leaq (%r10,%r10,1), %rax         #  188   0xa2ed9  4      OPC=leaq_r64_m16         
  addq %r10, %rax                  #  189   0xa2edd  3      OPC=addq_r64_r64         
  leaq (%r10,%rax,4), %rax         #  190   0xa2ee0  4      OPC=leaq_r64_m16         
  addq %rax, %rcx                  #  191   0xa2ee4  3      OPC=addq_r64_r64         
  leaq 0xb0ad9(%rip), %rax         #  192   0xa2ee7  7      OPC=leaq_r64_m16         
  movzwl (%rax,%rcx,2), %eax       #  193   0xa2eee  4      OPC=movzwl_r32_m16       
  movzwl %r11w, %r11d              #  194   0xa2ef2  4      OPC=movzwl_r32_r16       
  subl %r11d, %eax                 #  195   0xa2ef6  3      OPC=subl_r32_r32         
  cmpl %eax, %edx                  #  196   0xa2ef9  2      OPC=cmpl_r32_r32         
  jge .L_a2f19                     #  197   0xa2efb  2      OPC=jge_label            
  leal (,%rbx,8), %ecx             #  198   0xa2efd  7      OPC=leal_r32_m16         
  subl %ebx, %ecx                  #  199   0xa2f04  2      OPC=subl_r32_r32         
  leal -0x7(%r8,%rcx,1), %r8d      #  200   0xa2f06  5      OPC=leal_r32_m16         
  jmpq .L_a2f0f                    #  201   0xa2f0b  2      OPC=jmpq_label           
.L_a2f06:                          #        0xa2f0d  0      OPC=<label>              
  leal 0x7(%rdx), %ecx             #  202   0xa2f0d  3      OPC=leal_r32_m16         
  cmpl %eax, %ecx                  #  203   0xa2f10  2      OPC=cmpl_r32_r32         
  jge .L_a2f16                     #  204   0xa2f12  2      OPC=jge_label            
  movl %ecx, %edx                  #  205   0xa2f14  2      OPC=movl_r32_r32         
.L_a2f0f:                          #        0xa2f16  0      OPC=<label>              
  cmpl %r8d, %edx                  #  206   0xa2f16  3      OPC=cmpl_r32_r32         
  jne .L_a2f06                     #  207   0xa2f19  2      OPC=jne_label            
  jmpq .L_a2f19                    #  208   0xa2f1b  2      OPC=jmpq_label           
.L_a2f16:                          #        0xa2f1d  0      OPC=<label>              
  movl %edx, %r8d                  #  209   0xa2f1d  3      OPC=movl_r32_r32         
.L_a2f19:                          #        0xa2f20  0      OPC=<label>              
  movslq %r8d, %rdx                #  210   0xa2f20  3      OPC=movslq_r64_r32       
  imulq $0x15180, %rdx, %rdx       #  211   0xa2f23  7      OPC=imulq_r64_r64_imm32  
  leaq (%rdx,%r9,1), %r8           #  212   0xa2f2a  4      OPC=leaq_r64_m16         
.L_a2f27:                          #        0xa2f2e  0      OPC=<label>              
  subq 0x18(%rdi), %r8             #  213   0xa2f2e  4      OPC=subq_r64_m64         
  movslq 0x14(%rdi), %rax          #  214   0xa2f32  4      OPC=movslq_r64_m32       
  addq %rax, %r8                   #  215   0xa2f36  3      OPC=addq_r64_r64         
  movq %r8, 0x20(%rdi)             #  216   0xa2f39  4      OPC=movq_m64_r64         
  movl %esi, 0x28(%rdi)            #  217   0xa2f3d  3      OPC=movl_m32_r32         
.L_a2f39:                          #        0xa2f40  0      OPC=<label>              
  popq %rbx                        #  218   0xa2f40  1      OPC=popq_r64_1           
  popq %rbp                        #  219   0xa2f41  1      OPC=popq_r64_1           
  retq                             #  220   0xa2f42  1      OPC=retq                 
                                                                                     
.size compute_change, .-compute_change

