-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_mp_mul_7_Pipeline_VITIS_LOOP_144_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v_017 : IN STD_LOGIC_VECTOR (63 downto 0);
    zext_ln143 : IN STD_LOGIC_VECTOR (3 downto 0);
    indvars_iv31 : IN STD_LOGIC_VECTOR (3 downto 0);
    a_offset : IN STD_LOGIC_VECTOR (8 downto 0);
    PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    PKB_ce0 : OUT STD_LOGIC;
    PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    i : IN STD_LOGIC_VECTOR (2 downto 0);
    zext_ln145_7 : IN STD_LOGIC_VECTOR (3 downto 0);
    b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_ce0 : OUT STD_LOGIC;
    b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    v_87_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    v_87_out_ap_vld : OUT STD_LOGIC;
    u_68_out_i : IN STD_LOGIC_VECTOR (63 downto 0);
    u_68_out_o : OUT STD_LOGIC_VECTOR (63 downto 0);
    u_68_out_o_ap_vld : OUT STD_LOGIC;
    t_out_i : IN STD_LOGIC_VECTOR (3 downto 0);
    t_out_o : OUT STD_LOGIC_VECTOR (3 downto 0);
    t_out_o_ap_vld : OUT STD_LOGIC;
    grp_fu_472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_472_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_472_p_ce : OUT STD_LOGIC;
    grp_fu_476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_476_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_476_p_ce : OUT STD_LOGIC;
    grp_fu_480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_480_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_480_p_ce : OUT STD_LOGIC;
    grp_fu_484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_484_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_484_p_ce : OUT STD_LOGIC );
end;


architecture behav of sikep503_kem_enc_hw_mp_mul_7_Pipeline_VITIS_LOOP_144_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln144_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_cast_fu_187_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_cast_reg_727 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_19_reg_732 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln144_reg_738 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_738_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_738_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_738_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_738_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_738_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_738_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_738_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal al_fu_286_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal al_reg_752 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_fu_290_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_reg_757 : STD_LOGIC_VECTOR (31 downto 0);
    signal ah_reg_762 : STD_LOGIC_VECTOR (31 downto 0);
    signal bh_reg_767 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_fu_314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_fu_319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_71_fu_324_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln112_fu_329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln106_fu_334_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_796 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_796_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_796_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_105_fu_338_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_105_reg_801 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_106_fu_342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_106_reg_806 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_107_fu_346_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_107_reg_811 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_107_reg_811_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_173_reg_817 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_175_reg_822 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_175_reg_822_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_176_reg_828 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_176_reg_828_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_177_reg_833 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_177_reg_833_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_177_reg_833_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_174_reg_838 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln125_fu_425_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_843 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_843_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln105_fu_469_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln105_reg_849 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_178_reg_854 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln133_fu_519_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln133_reg_859 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln133_reg_859_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_fu_590_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_reg_864 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_reg_864_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal u_68_out_load_reg_873 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_fu_605_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_reg_878 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln145_6_fu_267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln145_8_fu_281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln143_cast_fu_191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal u_fu_686_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal v_87_fu_94 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal v_123_fu_531_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal j_fu_98 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln144_fu_226_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_j_19 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal PKB_ce0_local : STD_LOGIC;
    signal b_ce0_local : STD_LOGIC;
    signal trunc_ln145_fu_237_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_240_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln145_fu_248_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln145_fu_252_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal lshr_ln_fu_257_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln145_fu_272_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln145_1_fu_276_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln123_fu_393_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_61_fu_396_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln123_fu_399_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_62_fu_405_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln106_fu_390_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_fu_409_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_fu_438_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_73_fu_432_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln130_fu_445_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_74_fu_435_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_72_fu_429_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln130_73_fu_455_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln130_fu_461_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_72_fu_441_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln130_62_fu_465_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_61_fu_451_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_34_fu_475_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal and_ln133_s_fu_508_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln133_fu_515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln_fu_501_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln_fu_525_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln9_fu_494_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_fu_537_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_16_fu_543_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_fu_549_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_17_fu_555_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_fu_561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_573_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln8_fu_583_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_72_fu_569_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln147_fu_620_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln147_10_fu_624_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel_fu_634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_11_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln147_fu_647_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln147_s_fu_650_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln147_fu_628_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln147_12_fu_663_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln147_fu_658_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln147_4_fu_668_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln148_fu_682_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln144_fu_220_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_98 <= add_ln144_fu_226_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_98 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    v_87_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    v_87_fu_94 <= v_017;
                elsif ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then 
                    v_87_fu_94 <= v_123_fu_531_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln105_reg_849 <= add_ln105_fu_469_p2;
                    add_ln133_reg_859(63 downto 32) <= add_ln133_fu_519_p2(63 downto 32);
                    add_ln133_reg_859_pp0_iter8_reg(63 downto 32) <= add_ln133_reg_859(63 downto 32);
                ah_reg_762 <= PKB_q0(63 downto 32);
                al_reg_752 <= al_fu_286_p1;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                bh_reg_767 <= b_q0(63 downto 32);
                bl_reg_757 <= bl_fu_290_p1;
                icmp_ln144_reg_738_pp0_iter2_reg <= icmp_ln144_reg_738_pp0_iter1_reg;
                icmp_ln144_reg_738_pp0_iter3_reg <= icmp_ln144_reg_738_pp0_iter2_reg;
                icmp_ln144_reg_738_pp0_iter4_reg <= icmp_ln144_reg_738_pp0_iter3_reg;
                icmp_ln144_reg_738_pp0_iter5_reg <= icmp_ln144_reg_738_pp0_iter4_reg;
                icmp_ln144_reg_738_pp0_iter6_reg <= icmp_ln144_reg_738_pp0_iter5_reg;
                icmp_ln144_reg_738_pp0_iter7_reg <= icmp_ln144_reg_738_pp0_iter6_reg;
                tempReg_reg_864 <= tempReg_fu_590_p2;
                tempReg_reg_864_pp0_iter8_reg <= tempReg_reg_864;
                tmp_173_reg_817 <= grp_fu_472_p_dout0(63 downto 32);
                tmp_174_reg_838 <= temp_fu_409_p2(33 downto 32);
                tmp_175_reg_822 <= grp_fu_480_p_dout0(63 downto 32);
                tmp_175_reg_822_pp0_iter5_reg <= tmp_175_reg_822;
                tmp_176_reg_828 <= grp_fu_476_p_dout0(63 downto 32);
                tmp_176_reg_828_pp0_iter5_reg <= tmp_176_reg_828;
                tmp_177_reg_833 <= grp_fu_484_p_dout0(63 downto 32);
                tmp_177_reg_833_pp0_iter5_reg <= tmp_177_reg_833;
                tmp_177_reg_833_pp0_iter6_reg <= tmp_177_reg_833_pp0_iter5_reg;
                tmp_178_reg_854 <= temp_34_fu_475_p2(33 downto 32);
                trunc_ln106_105_reg_801 <= trunc_ln106_105_fu_338_p1;
                trunc_ln106_106_reg_806 <= trunc_ln106_106_fu_342_p1;
                trunc_ln106_107_reg_811 <= trunc_ln106_107_fu_346_p1;
                trunc_ln106_107_reg_811_pp0_iter5_reg <= trunc_ln106_107_reg_811;
                trunc_ln106_reg_796 <= trunc_ln106_fu_334_p1;
                trunc_ln106_reg_796_pp0_iter5_reg <= trunc_ln106_reg_796;
                trunc_ln106_reg_796_pp0_iter6_reg <= trunc_ln106_reg_796_pp0_iter5_reg;
                trunc_ln125_reg_843 <= trunc_ln125_fu_425_p1;
                trunc_ln125_reg_843_pp0_iter6_reg <= trunc_ln125_reg_843;
                u_68_out_load_reg_873 <= u_68_out_i;
                v_reg_878 <= v_fu_605_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    i_cast_reg_727(2 downto 0) <= i_cast_fu_187_p1(2 downto 0);
                icmp_ln144_reg_738 <= icmp_ln144_fu_220_p2;
                icmp_ln144_reg_738_pp0_iter1_reg <= icmp_ln144_reg_738;
                j_19_reg_732 <= ap_sig_allocacmp_j_19;
            end if;
        end if;
    end process;
    i_cast_reg_727(3) <= '0';
    add_ln133_reg_859(31 downto 0) <= "00000000000000000000000000000000";
    add_ln133_reg_859_pp0_iter8_reg(31 downto 0) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    PKB_address0 <= zext_ln145_6_fu_267_p1(6 - 1 downto 0);
    PKB_ce0 <= PKB_ce0_local;

    PKB_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            PKB_ce0_local <= ap_const_logic_1;
        else 
            PKB_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln105_fu_469_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_461_p1) + unsigned(add_ln130_72_fu_441_p2));
    add_ln123_fu_399_p2 <= std_logic_vector(unsigned(zext_ln123_fu_393_p1) + unsigned(zext_ln123_61_fu_396_p1));
    add_ln130_72_fu_441_p2 <= std_logic_vector(unsigned(trunc_ln106_107_reg_811_pp0_iter5_reg) + unsigned(tmp_175_reg_822_pp0_iter5_reg));
    add_ln130_73_fu_455_p2 <= std_logic_vector(unsigned(zext_ln106_74_fu_435_p1) + unsigned(zext_ln106_72_fu_429_p1));
    add_ln130_fu_445_p2 <= std_logic_vector(unsigned(zext_ln130_fu_438_p1) + unsigned(zext_ln106_73_fu_432_p1));
    add_ln133_fu_519_p2 <= std_logic_vector(unsigned(zext_ln133_fu_515_p1) + unsigned(and_ln_fu_501_p3));
    add_ln144_fu_226_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_19) + unsigned(ap_const_lv4_1));
    add_ln145_1_fu_276_p2 <= std_logic_vector(unsigned(zext_ln145_7) + unsigned(sub_ln145_fu_272_p2));
    add_ln145_fu_252_p2 <= std_logic_vector(unsigned(zext_ln145_fu_248_p1) + unsigned(a_offset));
    al_fu_286_p1 <= PKB_q0(32 - 1 downto 0);
    and_ln133_s_fu_508_p3 <= (tmp_178_reg_854 & ap_const_lv32_0);
    and_ln147_fu_658_p2 <= (xor_ln147_s_fu_650_p3 and add_ln133_reg_859_pp0_iter8_reg);
    and_ln_fu_501_p3 <= (tmp_177_reg_833_pp0_iter6_reg & ap_const_lv32_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln144_fu_220_p2)
    begin
        if (((icmp_ln144_fu_220_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter8_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_19_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_98)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_19 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_j_19 <= j_fu_98;
        end if; 
    end process;

    b_address0 <= zext_ln145_8_fu_281_p1(4 - 1 downto 0);
    b_ce0 <= b_ce0_local;

    b_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            b_ce0_local <= ap_const_logic_1;
        else 
            b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    bit_sel_fu_634_p3 <= tempReg_reg_864_pp0_iter8_reg(63 downto 63);
    bl_fu_290_p1 <= b_q0(32 - 1 downto 0);
    carry_fu_561_p3 <= xor_ln105_17_fu_555_p2(63 downto 63);
    grp_fu_472_p_ce <= ap_const_logic_1;
    grp_fu_472_p_din0 <= zext_ln105_71_fu_324_p1(32 - 1 downto 0);
    grp_fu_472_p_din1 <= zext_ln105_fu_314_p1(32 - 1 downto 0);
    grp_fu_476_p_ce <= ap_const_logic_1;
    grp_fu_476_p_din0 <= zext_ln112_fu_329_p1(32 - 1 downto 0);
    grp_fu_476_p_din1 <= zext_ln105_fu_314_p1(32 - 1 downto 0);
    grp_fu_480_p_ce <= ap_const_logic_1;
    grp_fu_480_p_din0 <= zext_ln105_71_fu_324_p1(32 - 1 downto 0);
    grp_fu_480_p_din1 <= zext_ln110_fu_319_p1(32 - 1 downto 0);
    grp_fu_484_p_ce <= ap_const_logic_1;
    grp_fu_484_p_din0 <= zext_ln112_fu_329_p1(32 - 1 downto 0);
    grp_fu_484_p_din1 <= zext_ln110_fu_319_p1(32 - 1 downto 0);
    i_cast_fu_187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i),4));
    icmp_ln144_fu_220_p2 <= "1" when (ap_sig_allocacmp_j_19 = indvars_iv31) else "0";
    lshr_ln_fu_257_p4 <= add_ln145_fu_252_p2(8 downto 3);
    or_ln105_fu_549_p2 <= (xor_ln105_fu_537_p2 or xor_ln105_16_fu_543_p2);
    or_ln147_4_fu_668_p2 <= (xor_ln147_12_fu_663_p2 or and_ln147_fu_658_p2);
    or_ln147_fu_628_p2 <= (xor_ln147_fu_620_p2 or xor_ln147_10_fu_624_p2);
    or_ln8_fu_583_p3 <= (tmp_s_fu_573_p4 & add_ln105_reg_849);
    or_ln_fu_525_p3 <= (trunc_ln125_reg_843_pp0_iter6_reg & trunc_ln106_reg_796_pp0_iter6_reg);
    shl_ln9_fu_494_p3 <= (trunc_ln125_reg_843_pp0_iter6_reg & ap_const_lv32_0);
    shl_ln_fu_240_p3 <= (trunc_ln145_fu_237_p1 & ap_const_lv3_0);
    sub_ln145_fu_272_p2 <= std_logic_vector(unsigned(i_cast_reg_727) - unsigned(j_19_reg_732));

    t_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, t_out_i, ap_block_pp0_stage0, ap_loop_init, u_fu_686_p2)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_out_o <= ap_const_lv4_0;
            elsif ((ap_enable_reg_pp0_iter9 = ap_const_logic_1)) then 
                t_out_o <= u_fu_686_p2;
            else 
                t_out_o <= t_out_i;
            end if;
        else 
            t_out_o <= t_out_i;
        end if; 
    end process;


    t_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            t_out_o_ap_vld <= ap_const_logic_1;
        else 
            t_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tempReg_fu_590_p2 <= std_logic_vector(unsigned(or_ln8_fu_583_p3) + unsigned(zext_ln105_72_fu_569_p1));
    temp_34_fu_475_p2 <= std_logic_vector(unsigned(zext_ln130_62_fu_465_p1) + unsigned(zext_ln130_61_fu_451_p1));
    temp_fu_409_p2 <= std_logic_vector(unsigned(zext_ln123_62_fu_405_p1) + unsigned(zext_ln106_fu_390_p1));
    tmp_fu_674_p3 <= or_ln147_4_fu_668_p2(63 downto 63);
    tmp_s_fu_573_p4 <= add_ln133_fu_519_p2(63 downto 32);
    trunc_ln106_105_fu_338_p1 <= grp_fu_476_p_dout0(32 - 1 downto 0);
    trunc_ln106_106_fu_342_p1 <= grp_fu_480_p_dout0(32 - 1 downto 0);
    trunc_ln106_107_fu_346_p1 <= grp_fu_484_p_dout0(32 - 1 downto 0);
    trunc_ln106_fu_334_p1 <= grp_fu_472_p_dout0(32 - 1 downto 0);
    trunc_ln125_fu_425_p1 <= temp_fu_409_p2(32 - 1 downto 0);
    trunc_ln130_fu_461_p1 <= add_ln130_73_fu_455_p2(32 - 1 downto 0);
    trunc_ln145_fu_237_p1 <= j_19_reg_732(3 - 1 downto 0);
    trunc_ln147_fu_647_p1 <= tempReg_reg_864_pp0_iter8_reg(63 - 1 downto 0);

    u_68_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, u_68_out_i, v_fu_605_p2, ap_block_pp0_stage0, zext_ln143_cast_fu_191_p1, ap_loop_init)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                u_68_out_o <= zext_ln143_cast_fu_191_p1;
            elsif ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then 
                u_68_out_o <= v_fu_605_p2;
            else 
                u_68_out_o <= u_68_out_i;
            end if;
        else 
            u_68_out_o <= u_68_out_i;
        end if; 
    end process;


    u_68_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            u_68_out_o_ap_vld <= ap_const_logic_1;
        else 
            u_68_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    u_fu_686_p2 <= std_logic_vector(unsigned(zext_ln148_fu_682_p1) + unsigned(t_out_i));
    v_123_fu_531_p2 <= std_logic_vector(unsigned(or_ln_fu_525_p3) + unsigned(v_87_fu_94));
    v_87_out <= v_87_fu_94;

    v_87_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln144_reg_738_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (icmp_ln144_reg_738_pp0_iter7_reg = ap_const_lv1_1))) then 
            v_87_out_ap_vld <= ap_const_logic_1;
        else 
            v_87_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    v_fu_605_p2 <= std_logic_vector(unsigned(tempReg_reg_864) + unsigned(u_68_out_i));
    xor_ln105_16_fu_543_p2 <= (v_87_fu_94 xor shl_ln9_fu_494_p3);
    xor_ln105_17_fu_555_p2 <= (v_123_fu_531_p2 xor or_ln105_fu_549_p2);
    xor_ln105_fu_537_p2 <= (v_123_fu_531_p2 xor shl_ln9_fu_494_p3);
    xor_ln147_10_fu_624_p2 <= (u_68_out_load_reg_873 xor tempReg_reg_864_pp0_iter8_reg);
    xor_ln147_11_fu_641_p2 <= (bit_sel_fu_634_p3 xor ap_const_lv1_1);
    xor_ln147_12_fu_663_p2 <= (v_reg_878 xor or_ln147_fu_628_p2);
    xor_ln147_fu_620_p2 <= (v_reg_878 xor tempReg_reg_864_pp0_iter8_reg);
    xor_ln147_s_fu_650_p3 <= (xor_ln147_11_fu_641_p2 & trunc_ln147_fu_647_p1);
    zext_ln105_71_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bl_reg_757),64));
    zext_ln105_72_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_fu_561_p3),64));
    zext_ln105_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(al_reg_752),64));
    zext_ln106_72_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_174_reg_838),33));
    zext_ln106_73_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_175_reg_822_pp0_iter5_reg),33));
    zext_ln106_74_fu_435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_176_reg_828_pp0_iter5_reg),33));
    zext_ln106_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_173_reg_817),34));
    zext_ln110_fu_319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ah_reg_762),64));
    zext_ln112_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bh_reg_767),64));
    zext_ln123_61_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_105_reg_801),33));
    zext_ln123_62_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln123_fu_399_p2),34));
    zext_ln123_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_106_reg_806),33));
    zext_ln130_61_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_fu_445_p2),34));
    zext_ln130_62_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_73_fu_455_p2),34));
    zext_ln130_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_107_reg_811_pp0_iter5_reg),33));
    zext_ln133_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln133_s_fu_508_p3),64));
    zext_ln143_cast_fu_191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln143),64));
    zext_ln145_6_fu_267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_257_p4),32));
    zext_ln145_8_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln145_1_fu_276_p2),32));
    zext_ln145_fu_248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_240_p3),9));
    zext_ln148_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_674_p3),4));
end behav;
