<!DOCTYPE html>
<html lang="it">
<head>
<meta charset="utf-8"/>
<meta content="width=device-width, initial-scale=1" name="viewport"/>
<title>Documento (offline)</title>
<style>
table {
    border-collapse: collapse;
}
table, th, td {
    border: 1px solid black;
}
img:not(table img) {
    border: 1px solid black;
}
</style></head>
<body>
<p>AM64x/AM243x Processor Silicon Revision 1.0, 2.0</p>
<section id="TITLE-SPRZ455USAGE_NOTES_ADVISORY"><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-7258C547-B655-4D34-8053-CD762FA6AE58/TITLE-SPRZ455USAGE_NOTES_ADVISORY">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-7258C547-B655-4D34-8053-CD762FA6AE58" xmlns:m="http://www.w3.org/1998/Math/MathML"><h1 id="guid-7258c547-b655-4d34-8053-cd762fa6ae58-title-sprz455usage-notes-advisory">1 Usage Notes and Advisories Matrices</h1><div><div id="GUID-044ACFFC-021B-4AAB-AEC1-1E362C511DDE">
<p id="GUID-3AE22429-8258-47AC-99E1-C52DE8EAD6F4"><a href="#J7VCL_UN_MATRIX" xmlns:opentopic="http://www.idiominc.com/opentopic">Table 2-3</a> lists all usage notes and the applicable silicon revision(s). <a href="#J7VCL_A_MATRIX" xmlns:opentopic="http://www.idiominc.com/opentopic">Table 1-2</a> lists all advisories, modules affected, and the applicable silicon
                revision(s).</p>
<div><span id="J7VCL_GUID-946C3471-F064-4722-8249-FCA94395A88C"><span>Table 1-1 Usage Notes
                    Matrix</span></span><table id="J7VCL_UN_MATRIX"><colgroup><col/><col/><col/><col/></colgroup><thead>
<tr>
<th align="center" rowspan="2" valign="">ID</th>
<th align="center" rowspan="2" valign="">DESCRIPTION</th>
<th align="center" colspan="2" valign="middle">SILICON
                                REVISIONS AFFECTED</th>
</tr>
<tr>
<th align="center" valign="middle">AM64x/AM243x
                                1.0</th>
<th align="center" valign="middle">AM64x/AM243x
                                2.0</th>
</tr>
</thead><tbody>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__4" valign="top">Package</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__5" valign="top"><a title="Package Pin Assignment Difference between SR1.0 and SR2.0" xmlns:opentopic="http://www.idiominc.com/opentopic">i2287</a> —
                                Package Pin Assignment Difference between SR1.0 and SR2.0</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__4" valign="top">DDR</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__5" valign="top"><a title="DDRSS Register Configuration Tool Updates" xmlns:opentopic="http://www.idiominc.com/opentopic">i2330</a> —
                                DDRSS Register Configuration Tool Updates</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__4" valign="top">OSPI</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic">i2351</a> — OSPI: Controller does not support
                                Continuous Read mode with NAND Flash</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__4" valign="top">PLL</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I2038" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2424</span></a> — PLL: PLL Programming Sequence May Introduce
                                PLL Instability</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_UN_MATRIX__entry__3" valign="top">YES</td>
</tr>
</tbody></table></div>
<div><span id="J7VCL_GUID-D9194E35-A72F-4D1A-95A0-40B28357B0D3"><span>Table 1-2 Advisories
                    Matrix</span></span><table id="J7VCL_A_MATRIX"><colgroup><col/><col/><col/><col/></colgroup><thead>
<tr>
<th align="center" rowspan="2" valign="">MODULE</th>
<th align="center" rowspan="2" valign="">DESCRIPTION</th>
<th align="center" colspan="2" valign="middle">SILICON REVISIONS AFFECTED</th>
</tr>
<tr>
<th align="center" valign="middle">AM64x/AM243x
                                1.0</th>
<th>AM64x/AM243x 2.0</th>
</tr>
</thead><tbody>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">BCDMA</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I2038" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2431</span></a> — BCDMA: RX Channel can lockup in certain
                                scenarios</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">BCDMA</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I2038" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2436</span></a> — BCDMA: BCDMA RX_IGNORE_LONG setting in RX CHAN CFG register
                                doesn't work</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic">i2328</a> — Boot: USB MSC boots intermittently</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2257</a> — xSPI boot mode redundant image boot
                                failure</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2307</a> — Boot: ROM does not properly select
                                OSPI clocking modes based on BOOTMODE</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2306</a> — Boot: ROM does not turn off internal termination
                                resistors in SERDES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I2038" xmlns:opentopic="http://www.idiominc.com/opentopic">i2363</a> — Boot: Peak voltage transitions may exceed PCIe
                                spec during PCIe boot</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2366</span></a> — Boot: ROM does not comprehend specific JEDEC SFDP features for
                                8D-8D-8D operation</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2371</span></a> — Boot: ROM code may hang in UART boot mode during data
                                transfer</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2413</span></a> — Boot: HS-FS ROM boots corrupted ROM boot image</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2414</span></a> — Boot: Ethernet PHY Scan and Bring-Up Flow doesn't work with
                                PHYs that don't support Auto Negotiation</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2415</span></a> — Boot: UART Backup Boot Authentication Failure w/ xSPI Primary
                                Boot Mode</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2417</span></a> — Boot: GPMC NAND configured to slower clock speed</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2418</span></a> — Boot: Secure ROM Panic due to Certificate Info not
                                present</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2419</span></a> — Boot: When disabling deskew calibration, ROM does not check if
                                deskew calibration was enabled</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2420</span></a> — Boot: XSPI Boot time is not consistent in SFDP mode</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2422</span></a> — Boot: ROM timeout for MMCSD filesystem boot too long</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2423</span></a> — Boot: HS-FS ROM applies debug access restrictions to all
                                address space covered by the efuse controller firewall</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2435</span></a> — Boot: ROM timeout for eMMC boot too long</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Boot</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="Boot: ROM does not provide enough clocks during SD card initialization" xmlns:opentopic="http://www.idiominc.com/opentopic">i2482</a> — Boot: ROM
                                does not provide enough clocks during SD card initialization</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">CBASS</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="CBASS: Command Arbitration Blocking" xmlns:opentopic="http://www.idiominc.com/opentopic">i2207</a> —
                                CBASS: Command Arbitration Blocking</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">CBASS</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="CBASS Null Error Interrupt Not Masked By Enable Register" xmlns:opentopic="http://www.idiominc.com/opentopic">i2235</a> —
                                CBASS Null Error Interrupt Not Masked By Enable Register</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">CPSW</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="CPSW: IET express traffic policing issue" xmlns:opentopic="http://www.idiominc.com/opentopic">i2184</a> —
                                CPSW: IET express traffic policing issue</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">CPSW</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="CPSW: Policer color marking issue" xmlns:opentopic="http://www.idiominc.com/opentopic">i2185</a> —
                                CPSW: Policer color marking issue</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">CPSW</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="CPSW: ALE IET Express Packet Drops" xmlns:opentopic="http://www.idiominc.com/opentopic">i2208</a> —
                                CPSW: ALE IET Express Packet Drops</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">CPSW</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic">i2331</a> — CPSW: Device lockup when reading
                                CPSW registers</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">CPSW</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2401</span></a> — CPSW: Host Timestamps Cause CPSW Port to Lock
                                up</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">DebugSS</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="DebugSS: Debug is not available after TRST pin de-assertion when device pin EMU1 is repurposed as MCU_OBSCLK0" xmlns:opentopic="http://www.idiominc.com/opentopic">i2317</a> —
                                Debug is not available after TRST pin de-assertion when device pin
                                EMU1 is repurposed as MCU_OBSCLK0</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">DEBUG</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2283</span></a> — Restrictions on how CP Tracer Debug Probes can be used</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">DEBUG</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2291</span></a> — Debug: ATB Hang during Cortex-A53
                                trace</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">DDR</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="DDR: Controller postpones more than allowed refreshes after frequency change" xmlns:opentopic="http://www.idiominc.com/opentopic">i2232</a> —
                                DDR: Controller postpones more than allowed refreshes after
                                frequency change</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">DDR</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="DDR: Valid stop value must be defined for write DQ VREF training" xmlns:opentopic="http://www.idiominc.com/opentopic">i2244</a> —
                                DDR: Valid stop value must be defined for write DQ VREF
                                training</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">DDR</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2259</span></a> — DDR: Possibility of starvation of low priority
                                commands</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">DDR</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2274</a> —  DDR: Including DDR in BSCAN causes
                                current alarm on the DDR supply </td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">DDR</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="DDR: Valid VRef Range Must be Defined During LPDDR4 Command Bus Training" xmlns:opentopic="http://www.idiominc.com/opentopic">i2160</a> —
                                DDR: Valid VRef range must be defined during LPDDR4 Command Bus
                                Training</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">DMA</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2285</a> — BCDMA: Blockcopy Gets Corrupted if TR Read
                                Responses Interleave with Source Data Fetch</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">DMA</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2320</a> — BCDMA and PKTDMA: Descriptors and
                                TRs required to be returned unfragmented</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4">DMSC</td>
<td headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5"><a title="DMSC: Firewall Region requires specific configuration" xmlns:opentopic="http://www.idiominc.com/opentopic">i2245</a> — DMSC: Firewall Region requires specific
                                configuration</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">ECC_AGGR</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="ECC_AGGR: Potential IP Clockstop/Reset Sequence Hang due to Pending ECC Aggregator Interrupts" xmlns:opentopic="http://www.idiominc.com/opentopic">i2049</a> —
                                ECC_AGGR: Potential IP Clockstop/Reset Sequence Hang due to Pending
                                ECC Aggregator Interrupts</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">GPMC</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I2038" xmlns:opentopic="http://www.idiominc.com/opentopic">i2313</a> — GPMC: Sub-32-bit read issue with NAND and
                                FPGA/FIFO</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Internal Diagnostic
                                Modules</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="Internal Diagnostics Modules: Incorrect Reporting of ECC_GRP, ECC_BIT and ECC_TYPE Information for Functional Safety Errors" xmlns:opentopic="http://www.idiominc.com/opentopic">i2103</a> —
                                Incorrect Reporting of ECC_GRP, ECC_BIT and ECC_TYPE Information for
                                Functional Safety Errors</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">Interrupt
                                Aggregator</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="IA: Potential deadlock scenarios in IA" xmlns:opentopic="http://www.idiominc.com/opentopic">i2196</a> —
                                IA: Potential deadlock scenarios in IA</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">ICSSG</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2305</span></a> — ICSSG: PRU RAM WRT during active FDB lookup
                                write data corruption</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">ICSSG</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2368</span></a> — ICSSG: Device lockup when reading registers in
                                ICSSG module</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">ICSS</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2433</span></a> — ICSS: Reading the 64-bit IEP timer does not
                                have a lock MSW logic when LSW is read</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">ICSS</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2434</span></a> — ICSS: IEP RX SOF and TX SOF capture register
                                issue in 32-bit shadow mode when nano seconds part is zero</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4">JTAG</td>
<td headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5"><a title="JTAG: TAP used by Debuggers may be inaccessible if TRSTn device pin is never asserted" xmlns:opentopic="http://www.idiominc.com/opentopic">i2228</a> — JTAG: TAP used by Debuggers may be inaccessible
                                if TRSTn device pin is never asserted</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4">MCAN</td>
<td headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2279</a> — MCAN: Specification Update for
                                dedicated Tx Buffers and Tx Queues configured with same Message
                                ID</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4">MCAN</td>
<td headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2278</a> — MCAN: Message Transmit order is not ensured from
                                dedicated Tx Buffers configured with same Message ID</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4">MDIO</td>
<td headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic">i2329</a> — MDIO: MDIO interface corruption
                                (CPSW and PRU-ICSS)</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">MMCSD</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I2038" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2312</span></a> —  MMCSD: HS200 and SDR104 Command Timeout
                                Window Too Small</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">OSPI</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="OSPI: Controller PHY Tuning Algorithm" xmlns:opentopic="http://www.idiominc.com/opentopic">i2189</a> —
                                OSPI: Controller PHY Tuning Algorithm</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">OSPI</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="OSPI: OSPI0_LBCLK0 pin has input floating by default" xmlns:opentopic="http://www.idiominc.com/opentopic">i2303</a> —
                                OSPI: OSPI0_LBCLK0 pin has input floating by default</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">OSPI</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2249</a> — OSPI: Internal PHY Loopback and
                                Internal Pad Loopback clocking modes with DDR timing
                                inoperable</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">OSPI</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2383</span></a> — OSPI: 2-byte address is not supported in PHY DDR mode</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">PCIe</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="PCIe: SERDES output reference clock cannot be used" xmlns:opentopic="http://www.idiominc.com/opentopic">i2236</a> —
                                PCIe: SERDES output reference clock cannot be used</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">PCIe</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2241</a> — PCIe: The SerDes PCIe Reference
                                Clock Output can exceed the 5.0 GT/s Data Rate RMS jitter
                                limit</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">PCIe</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2256</a> — PCIe: MSI or MSI-X does not trigger interrupt if
                                address is not aligned to 8-bytes</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">PCIe</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2243</a> — PCIe: Timing requirement for disabling output
                                refclk during L1.2 substate is not met</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">PCIe</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2326</span></a> — PCIe: MAIN_PLLx operating in fractional mode,
                                which is required for enabling SSC, is not compliant with PCIe
                                Refclk jitter limits</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">POK</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic">i2277</a> — POK: De-Glitch (filter) is based upon only two
                                samples</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">PRG</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ408SPRZ408980" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2253</span></a> — PRG: CTRL_MMR STAT registers are unreliable indicators of POK
                                threshold failure</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">PSIL</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2138</span></a> — PSIL: Configuration accesses and source thread teardowns may
                                cause data corruption</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">RAT</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a title="RAT: Error Interrupt Triggered Even When Error Logging Disable Is Set" xmlns:opentopic="http://www.idiominc.com/opentopic">i2062</a> —
                                RAT: Error Interrupt Triggered Even When Error Logging Disable Is
                                Set</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">USART</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I2038" xmlns:opentopic="http://www.idiominc.com/opentopic">i2310</a> — USART: Erroneous clear/trigger of timeout
                                interrupt</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">USART</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I2038" xmlns:opentopic="http://www.idiominc.com/opentopic">i2311</a> — USART: Spurious DMA Interrupts</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">USB</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic">i2091</a> — USB: USB 2.0 PHY hangs if received signal
                                amplitude crosses squelch threshold multiple times within the same
                                packet</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">USB</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic">i2134</a> — USB: USB 2.0 Compliance Receive Sensitivity Test
                                Limitation</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">NO</td>
</tr>
<tr>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__1 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__4" valign="top">USB</td>
<td align="left" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__2 GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__5" valign="top"><a href="#TITLE-SPRZ455I207912" xmlns:opentopic="http://www.idiominc.com/opentopic"><span>i2409</span></a> — USB: USB2 PHY locks up due to short
                                suspend</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
<td align="center" headers="GUID-7258C547-B655-4D34-8053-CD762FA6AE58__J7VCL_A_MATRIX__entry__3" valign="top">YES</td>
</tr>
</tbody></table></div>
</div></div></div>
</div></section>
<section id="TITLE-SPRZ455DEVICES_SUPPORTED"><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-8EDDF409-A18E-49A3-AF69-1280E524D2F3/TITLE-SPRZ455DEVICES_SUPPORTED">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-8EDDF409-A18E-49A3-AF69-1280E524D2F3" xmlns:m="http://www.w3.org/1998/Math/MathML"><h2 id="guid-8eddf409-a18e-49a3-af69-1280e524d2f3-title-sprz455devices-supported">1.1 Devices Supported</h2><div><div id="GUID-C684CAAD-9379-4F0A-ACEF-BEF2FE6F632D"><p id="GUID-11AAB54D-2E4C-4794-B1A3-27B68B4C626D">This document supports the following devices:</p><ul id="GUID-D855D179-71BE-4CD6-8D41-5296E1DE354B">
<li id="GUID-0BF509A6-251F-4B11-ABFD-F3930AE272EE">AM64x</li>
<li id="GUID-B06155DC-87F0-48CF-A40B-CB113CC00E44">AM243x</li>
</ul><p id="GUID-C82E4827-8001-4925-A4C8-29D8A0A62540">Reference documents for the supported devices
                are:</p>
<ul id="UL_XWK_VTD_TMB">
<li id="GUID-2FBCDADD-3659-4984-94CF-0190C092F8F2">AM64x/AM243x Processors Technical Reference Manual (SPRUIM2)</li>
<li id="GUID-8426DA94-A96B-4E72-BCB6-AE773B7B747D">AM64x Processors Datasheet
                    (SPRSP56)</li>
<li id="GUID-C22EDA92-4387-4F73-87BA-3BF1A12B7AE0">AM243x Processors Datasheet (SPRSP65)</li>
</ul></div></div></div>
</div></section>
<section id="TITLE-SPRZ455SR1.0_UN_A"><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-E0CEF36E-4C57-466F-B4CB-F10E4F2B78CE/TITLE-SPRZ455SR1.0_UN_A">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-E0CEF36E-4C57-466F-B4CB-F10E4F2B78CE" xmlns:m="http://www.w3.org/1998/Math/MathML"><h1 id="guid-e0cef36e-4c57-466f-b4cb-f10e4f2b78ce-title-sprz455sr1-0-un-a">2 Silicon Usage Notes and Advisories</h1><div><div id="GUID-FB8D200B-FDB4-4201-893C-5F42E6262F85"><p id="GUID-3E97F9BC-1849-49B6-9091-844484EC2EBD">This section lists the usage notes and advisories for this silicon revision.</p></div></div></div>
</div></section>
<section id="TITLE-SPRZ455SR1.0_USAGE_NOTES"><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-89C2A27A-1AD0-4E2A-AB70-8269F05639DC/TITLE-SPRZ455SR1.0_USAGE_NOTES">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-89C2A27A-1AD0-4E2A-AB70-8269F05639DC" xmlns:m="http://www.w3.org/1998/Math/MathML"><h2 id="guid-89c2a27a-1ad0-4e2a-ab70-8269f05639dc-title-sprz455sr1-0-usage-notes">2.1 Silicon Usage Notes</h2><div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-274AFABD-374A-4F9F-AEF2-C4F74E6BE37E/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-274AFABD-374A-4F9F-AEF2-C4F74E6BE37E" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-274afabd-374a-4f9f-aef2-c4f74e6be37e-title-sprz408sprz408980">2.1.1 i2287</h3>
<div><p>Package Pin Assignment Difference between SR1.0 and SR2.0</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-5317E2B6-141B-4436-AD9B-C37EE0CC9DA3">Two package terminals will be assigned new
        signal functions as the device transitions from Silicon Revision 1.0 (SR1.0) to Silicon
        Revision 2.0 (SR2.0).</p><ul id="UL_BVD_23M_XRB">
<li id="GUID-B004D284-C2C9-4ACF-9B41-046455414555">J15<ul id="UL_VCG_F3M_XRB">
<li id="GUID-AE7A6F75-90FB-457D-B1DC-90412DD26151">SR1.0: Assigned to VDDS_MMC0 (MMC0
                PHY IO supply). ADC0_REFP is internally connected to VDDA_ADC0</li>
<li id="GUID-B72A1591-1AC7-4925-A86A-B1CE3F5BA5E4">SR2.0: Assigned to ADC0_REFP (ADC0
                positive reference).</li>
</ul></li>
<li id="GUID-51A5DF8C-40D1-4C54-A1C9-030CFAE55834">J16<ul id="UL_HXM_33M_XRB">
<li id="GUID-B48A04AF-F3F4-467B-B28C-9503F2812F20">SR1.0: Assigned to VSS (Ground).
                ADC0_REFN is internally connected to VSS</li>
<li id="GUID-A798387D-229C-4807-86BF-14CA1987115C">SR2.0: Assigned to ADC0_REFN (ADC
                Negative Reference)</li>
</ul></li>
</ul>Here is the guidance on using SR2.0 devices on existing boards, and recommendations for
        new board designs.<p></p>
<p id="GUID-968877AB-A16D-48C9-AF3D-46077F458E2D">
</p><ul id="UL_GRX_N3M_XRB">
<li id="GUID-2BC0BE16-0748-4DA9-AC9F-E6E2C178707C">When installing SR2.0 device on existing SR1.0 designed boards<ul id="UL_W12_Q3M_XRB">
<li id="GUID-16BE8045-D067-461D-A66B-E0474D2F1D68">For boards with VDDA_ADC0 and VDDS_MMC0 connected to the same power supply<ul id="UL_MYD_S3M_XRB">
<li id="GUID-1A33841E-91F4-4DCE-B7E7-AF3755355591">An SR2.0 device may experience reduced ADC0 performance <ul id="UL_B3D_T3M_XRB">
<li id="GUID-915FDF57-BAC6-49D9-AA8B-4C94D1D05040">This can occur because ADC0_REFP will be connected to the VDDS_MMC0
                        digital supply which will couple noise directly into ADC0 reference.</li>
</ul></li>
</ul></li>
<li id="GUID-D8F048A7-2E52-4BCE-8D9B-511915DE5C1C">For boards with VDDA_ADC0 and VDDS_MMC0 connected to different power supplies<ul id="UL_TXP_CJM_XRB">
<li id="GUID-36DE6B29-DE25-4C44-9F54-9F0D80CC9155"> Potential applied to VDDS_MMC0 must never exceed the potential applied to
                      VDDA_ADC0.<ul id="UL_HVR_X3M_XRB">
<li id="GUID-862165CA-FEA4-4D25-86D4-8D601DCF2281">This condition of operation is required because the new SR2.0 pin
                        assignment connects ADC0_REFP to the VDDS_MMC0 digital power supply and the
                        internal ESD protection circuit associated with ADC0_REFP is referenced to
                        VDDA_ADC0, which may be sourced from a separate analog power supply. This
                        requires the potential applied to ADC0_REFP to be less than or equal to
                        potential applied to VDDA_ADC0. This power sequencing requirement for
                        ADC0_REFP relative to VDDA_ADC0 is passed along to VDDS_MMC0 when a SR2.0
                        device is installed on a PCB previously designed for a SR1.0 device.
                        Therefore, it is important to confirm this condition of operation is not
                        violated during power-up and power-down when VDDS_MMC0 and VDDA_ADC0 are
                        sourced from different power supplies.</li>
</ul></li>
<li id="GUID-41D7A9D9-EA71-4D08-8162-6A2597511A46">If ADC0 is not being used, where VDDA_ADC0 is connected to VSS as described in
                    the Connections for Unused Pins section of the datasheet, a SR2.0 device cannot
                    be installed<ul id="UL_FQD_YTM_XRB">
<li id="GUID-2EE3C0A4-14D9-43FA-BFEA-2E050C515CB0">This is not allowed because the potential applied to ADC0_REFP can never
                        exceed the potential applied to VDDA_ADC0, and ADC0_REFP will be connected
                        to VDDS_MMC0 when a SR2.0 device is installed on a PCB previously designed
                        for a SR1.0 device. </li>
</ul></li>
</ul></li>
</ul></li>
<li id="GUID-D474D266-0A79-4A7D-B620-9A6D941F1AD2">New board design which will support both SR1.0 and SR2.0 devices<ul id="UL_S2K_JJM_XRB">
<li id="GUID-0DFDCB4C-43E0-49FA-97BD-FC8E96100CE1">Place a zero ohm resistor on the back-side of the PCB, under the BGA array,
                connected between J13 and J15.<ul id="UL_V41_KKM_XRB">
<li id="GUID-BEAEF5A6-F2EE-4875-8006-7F8DD46225BA">When SR1.0 is installed, do not populate this resistor</li>
<li id="GUID-EAC11E75-A9DD-4C57-9119-445731F68926">When SR2.0 is installed, populate this resistor.</li>
</ul></li>
<li id="GUID-ED1E9759-F85F-493B-ABD7-AE70A6C23935">An additional high-frequency de-coupling capacitor should be placed on the
                back-side of the PCB, under the BGA array, connected between J15 and J16.</li>
<li id="GUID-83EB6D0E-9FEE-41C1-BFE2-B2C2EF43199B">Connect J16 directly to VSS power plane</li>
</ul></li>
<li id="GUID-09C7403F-F1BC-4DD9-9F9B-200BA300A9A4">New board design which will only support SR2.0 devices<ul id="UL_MXT_TJM_XRB">
<li id="GUID-DEBEF30B-87CE-4B29-8BA9-9689E47F77E3">Connect J13 to J15</li>
<li id="GUID-4FD5CF8D-FF20-4145-AF1D-2CE89CFA7FF8">Connect J16 directly to VSS power plane</li>
<li id="GUID-38CFA426-3281-4D34-AA99-921FE265AF31">An additional high-frequency de-coupling capacitor should be placed on the
                back-side of the PCB, under the BGA array, connected between J15 and J16.</li>
<li id="GUID-DE7AB297-F977-4BF5-978B-B20AFADE14F6">See Note</li>
</ul></li>
</ul>
<div id="GUID-D2B8D202-7155-40B2-AD46-777CE09DC598"><span>Note:</span> A SR1.0 device should not be installed on a PCB <em>only</em> designed to support SR2.0
          devices. This PCB would connect J13 and J15 to the ADC0 analog power supply, and
          installing a SR1.0 device that internally connects J15 to K14 would short the VDDA_ADC0
          analog power supply to the VDDS_MMC0 digital power supply.</div>
<p></p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-74E461C7-B327-4AAC-BDCC-1257A8C9584A/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-74E461C7-B327-4AAC-BDCC-1257A8C9584A" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-74e461c7-b327-4aac-bdcc-1257a8c9584a-title-sprz455i207912">2.1.2 i2330</h3><div><p>DDRSS Register Configuration Tool Updates</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-3F95E19F-1DE6-41E1-B170-D01DC2A7EC8F">The DDR Register Configuration Tool
                provides custom register settings based on system level details such as the
                architecture (density, data width, ranks) of the DDR device, frequency of operation,
                and IO settings determined through board simulations. This tool may be updated over
                time to support new devices and/or features, fix issues identified with the tool,
                and most importantly, capture work-arounds of errata or recent updates identified to
                register calculations which improve performance, signal integrity, or timing
                relationships between signals.</p>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-7D31E17B-D561-4818-8F76-A532996284BC">In order to ensure that parameters are
                set appropriately based on lessons learned and reduce the risk of functional
                failure, the latest DDR register configuration tool should always be used to
                generate register values. As the DDR register configuration tool can periodically be
                updated, the revision history of the tool should be reviewed and evaluated whether
                tool changes apply to existing systems. When applicable, the configuration of an
                existing system should be updated appropriately. The latest version of the tool can
                be found at <a href="http://dev.ti.com/sysconfig" target="_blank" xmlns:opentopic="http://www.idiominc.com/opentopic">http://dev.ti.com/sysconfig</a>, and choosing DDR Configuration under
                Software Product drop down for the applicable device that is being used.</p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-9B1D9F9F-C518-4322-ADC7-AAB90E8AFA89/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-9B1D9F9F-C518-4322-ADC7-AAB90E8AFA89" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-9b1d9f9f-c518-4322-adc7-aab90e8afa89-title-sprz455i207912">2.1.3 i2351</h3><div><p> OSPI: Direct Access Controller (DAC) does not support Continuous Read mode with NAND
        Flash</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-5BE100BE-5A4B-4389-B183-3F0D185FF698">The OSPI Direct Access Controller
                (DAC) doesn’t support Continuous Read mode with NAND Flash since the OSPI controller
                can deassert the CSn signal (by design intent) to the Flash memory between internal
                DMA bus requests to the OSPI controller. </p>
<p id="GUID-3795E6C4-9CB7-48F8-94C3-3CABCC28E4AB">The issue occurs because “Continuous Read” mode offered by some OSPI/QSPI NAND Flash
                memories requires the Chip Select input to remain asserted for an entire burst
                transaction.</p>
<p id="GUID-9953A87E-7DE9-40B9-B33A-8ACAD5D5CAF1">The SoC internal DMA controllers and other initiators are limited to 1023 B or
                smaller transactions, and arbitration/queuing can happen both inside of the various
                DMA controllers or in the interconnect between any DMA controller and the OSPI
                peripheral. This results in delays in bus requests to the OSPI controller that
                result in the external CSn signal being deasserted.</p>
<p id="GUID-3777792C-45EF-4777-9FEB-74FA149228AE">NOR Flash memories are not affected by CSn de-assertion and Continuous Read mode
                works as expected.</p>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-B2348DCA-44BB-4173-8F48-BD753FBFA5EC">Software can use page/buffered read
                modes to access NAND flash.</p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-700AF975-4E55-4306-BBD3-5E7A3E807E05/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-700AF975-4E55-4306-BBD3-5E7A3E807E05" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-700af975-4e55-4306-bbd3-5e7a3e807e05-title-sprz455i2038">2.1.4 i2424</h3>
<div><p>PLL: PLL Programming Sequence May Introduce PLL Instability</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-1169F21E-F4C6-4C44-B7FF-CEF9DCF7FD52">PLL programming sequence has been
                changed to ensure that, if used, all calibration fields are configured prior to
                enabling the PLL calibration. In addition to the change to the control of the
                calibration logic, other changes are implemented so that PLL parameters are
                unchanged while the PLL is enabled.</p>
<p id="GUID-0DF5EEFF-3798-41CD-A80C-65099E5627B8">When in integer mode, the software
                enables the PLL calibration feature on calibration-capable PLLs. The previous
                software adjusted calibration modes after CAL_LOCK was asserted. These writes have
                been observed to cause a loss of PLL lock on some devices. Additionally, even on
                susceptible devices, the loss of lock is intermittent, but when the loss occurs,
                dependent circuitry runs at an incorrect frequency; this wrong frequency can show up
                as slow algorithm execution or communication failures.</p>
<p id="GUID-3C7A0CA6-170C-47FC-A703-8EE228E9A7F1">Limit on the impact: The calibration
                logic cannot be used when the PLL is in fractional mode. Therefore, PLLs that are
                programmed to use fractional mode should not see a failure related to the
                calibration programmation. Nevertheless, because of the change to the full PLL
                sequence, the new software is recommended for all users.</p>
</div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
<p id="GUID-C8897984-7647-4853-9C32-2ECCBF85E26E">Do not use clk_pll_16fft_cal_option4()
                in SYSFW. Ensure to use updated PLL programming sequences in SDK v10.0 or later when
                performing any PLL configuration change. </p></div></div></div>
</div></section>
<section id="TITLE-SPRZ455SR1.0_ADVICORIES"><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-8F9CCD1B-3B5C-46A0-BF84-3B77A3A85DB7/TITLE-SPRZ455SR1.0_ADVICORIES">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-8F9CCD1B-3B5C-46A0-BF84-3B77A3A85DB7" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h2 id="guid-8f9ccd1b-3b5c-46a0-bf84-3b77a3a85db7-title-sprz455sr1-0-advicories">2.2 Silicon Advisories</h2>
<div></div>
</div>
</div></section>
<section id="TITLE-SPRZ455I2049"><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-9B3FF670-150A-4987-8B3A-8E3BAD2CB8AD/TITLE-SPRZ455I2049">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-9B3FF670-150A-4987-8B3A-8E3BAD2CB8AD" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-9b3ff670-150a-4987-8b3a-8e3bad2cb8ad-title-sprz455i2049">2.2.1 i2049</h3>
<div><p> <br/> ECC_AGGR: Potential IP Clockstop/Reset Sequence Hang due to Pending ECC Aggregator  Interrupts</p><div id="GUID-6EA323B9-9389-4BDF-8B8D-2EE62A36B0EC"><strong id="GUID-257581FD-E15F-4813-9175-B212CF2AEC02">DETAILS:</strong><p id="GUID-13D32C92-7786-40DF-8802-AA2A770F45B8">The ECC Aggregator module is used to aggregate safety error occurrences (which are rare) and generate interrupts to notify software. The ECC Aggregator provides software control over the enabling/disabling and clearing of safety errors interrupts.</p><p id="GUID-31D0E890-51A1-4964-9734-F3719FA632E7">When software is performing a clockstop/reset
                                                  sequence on an IP, the sequence can potentially
                                                  not complete because the IP's associated ECC
                                                  Aggregator instance is not idle. The ECC
                                                  Aggregator idle status is dependent upon any
                                                  pending safety error interrupts either enabled or
                                                  disabled, which have not been cleared by software.
                                                  As a result, the IP's clockstop/reset sequence may
                                                  never complete (hang) if there are any pending
                                                  safety errors interrupts that remain
                                                  uncleared.</p>
<p id="GUID-E43ADF1A-A53A-41C4-8CBA-7D544286A6ED">The affected ECC_AGGRs can be determined by the value listed in the Technical
                Reference Manual (TRM) for their REV register at Register Offset 0h. The REV
                register encodes the ECC_AGGR version in its fields as follows:</p>
<p id="GUID-EB1A33FD-30EA-43AE-B83C-A0B2CD47FDF9">v[REVMAJ].[REVMIN].[REVRTL]</p>
<p id="GUID-C2E6D01D-4B29-4DAA-9B70-9DC07C7C74D1">ECC_AGGR versions before v2.1.1 are affected. ECC_AGGR versions v2.1.1 and later are
                not affected.</p>
<p id="GUID-35AFED0F-E12C-41EC-9C28-174D8C47D19D">Affected Example:</p>
<p id="GUID-6C0CD813-E837-4A9B-9E8E-8EF7CB0DD8F2">REVMAJ = 2</p>
<p id="GUID-29922042-B038-4E71-A4AF-F66ECDAE1E14">REVMIN = 1</p>
<p id="GUID-5B62B6B7-2101-4F0C-A0CE-CC81CE15273E">REVRTL = 0</p>
<p id="GUID-7A881DB3-6FCB-4DEB-B28C-842578221BCF">The above values decode to ECC_AGGR Version v2.1.0, which is Affected.</p>
<p id="GUID-E346A660-7A0A-4A6E-88A0-17087141072D">Not Affected Example:</p>
<p id="GUID-E364E865-84D9-4059-9803-BB9094E5B05C">REVMAJ = 2</p>
<p id="GUID-B88B24A3-93A4-4CD7-BA67-BB03B4B55B01">REVMIN = 1</p>
<p id="GUID-501F5C35-045D-4FB3-B07B-81693E42CEE2">REVRTL = 1</p>
<p id="GUID-A65915C3-F024-4F7E-8A05-F515141CF30B">The above values decode ECC_AGGR Version v2.1.1, which is Not Affected.</p></div><div id="GUID-7A2B7BC3-3B88-47D7-ACF9-FAD279E7E6A2"><strong id="GUID-8F5B8E3D-3B62-4747-815C-3CA59D9C751E">WORKAROUND(S):</strong><p id="GUID-EF4EEB7A-10C7-490E-90AD-F7ADC8E0C2AD">General Note:</p><p id="GUID-184AC1FE-9F52-4036-991A-00A818192664">Clockstopping the ECC Aggregator is not supported in functional safety use-cases.</p><p id="GUID-B3BCCB61-02AF-40F1-96DA-C9CAF195045C">Software should use the following workaround for non-functional safety use-cases:
</p><ol id="GUID-8E922A38-FB28-44C8-9F09-6DC7B1FB4C66"><li id="GUID-6955AF45-5C46-45FE-BB0E-AC925802AFB1">Enable all ECC Aggregator interrupts for the IP</li><li id="GUID-6BF9D3D3-FBE6-4285-A129-995EB055D834">Service and clear all Pending interrupts</li><li id="GUID-99EF0C2F-83F9-4438-949B-565DB7860AFA">Step 3:
<ol id="GUID-05AC4DFB-37B0-493A-A941-CA1D8D745D0D" type="a"><li id="GUID-D722C13B-63FF-43A2-AD28-B265F7C6AC20">Disable all interrupt sources to the ECC Aggregator, followed by performing Clockstop/reset sequence.</li><li id="GUID-42D96576-D843-4627-89A7-8C803A268690">Perform Clockstop/reset sequence, while continuing to service/clear pending interrupts.</li></ol></li></ol><p></p><p id="GUID-45DDB9A0-DB23-431A-8132-B6DA82F7555D">Due to interrupts being external stimuli, software has two options for step 3:
</p><ol id="GUID-E8C6A269-A163-4F84-8CA3-C6F71BE7D27D"><li id="GUID-3B58F142-E264-4442-A9E2-A0B1B76F810F">Disable all interrupt sources (EDC CTRL checkers) that can generate pending ECC_AGGR interrupts prior to performing the clockstop/reset sequence</li><li id="GUID-F41902EA-FE81-4ADF-B04C-598DCEEA4C95">Continue to service/clear pending interrupts that occur while performing the clkstop/reset sequence. The sequence would proceed when all interrupts are cleared.</li></ol><p></p><p id="GUID-4941E230-1489-4111-AE6B-865111B622E0">Software in general may need to detect pending interrupts that continuously fire during this entire sequence (ex. in the case of a stuck-at fault scenario), and disable their associated EDC CTRL safety checkers to allow the clockstop/reset sequence to progress towards completion.</p></div></div></div>
</div></section>
<section id="TITLE-SPRZ455I2062"><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-C8B01E1C-3F81-48AB-9CB2-67A6BFF2FA86/TITLE-SPRZ455I2062">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-C8B01E1C-3F81-48AB-9CB2-67A6BFF2FA86" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-c8b01e1c-3f81-48ab-9cb2-67a6bff2fa86-title-sprz455i2062">2.2.2 i2062</h3><div><p> <br/> RAT: Error  Interrupt  Triggered Even When Error Logging Disable Is Set</p><div id="GUID-62054D09-DA83-4838-BBC5-27A1EC4B6813"><strong id="GUID-51488A19-911C-4823-8C6D-E0C489E0EF28">DETAILS:</strong><p id="GUID-01407080-558C-4561-A874-107CB00347B4">If the RAT error logging is programmed to disable logging and enable interrupts, then an error will incorrectly trigger an interrupt but the error log registers will correctly not be updated. The error interrupt should not have been generated.</p></div><div id="GUID-F8BA6618-5C21-4C90-8E31-01A712AFB127"><strong id="GUID-44CFD397-804E-4194-8F09-BBA39379E171">WORKAROUND(S):</strong><p id="GUID-EE851DCE-750D-41DA-9B19-7CDABB77C5C8">If the RAT error logging is disabled, then the error interrupt should also be disabled by software.</p></div></div></div>
</div></section>
<section id="TITLE-SPRZ455I2103"><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-6DE37D83-2611-450F-B8A3-C34DA0B51745/TITLE-SPRZ455I2103">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-6DE37D83-2611-450F-B8A3-C34DA0B51745" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-6de37d83-2611-450f-b8a3-c34da0b51745-title-sprz455i2103">2.2.3 i2103</h3><div><p> <br/> Internal Diagnostics Modules: Incorrect Reporting of ECC_GRP, ECC_BIT and ECC_TYPE Information for Functional Safety Errors</p><div id="GUID-B4106135-A870-4435-9640-29B1FF06FC2F"><strong id="GUID-E528FF71-28AB-4179-80BA-5751C7E0196C">DETAILS:</strong><p id="GUID-24C3C200-5F1C-464F-825B-2C390D9DB2C2">For functional safety errors, the logged information - ECC_GRP, ECC_BIT, and ECC_TYPE in the Error Status Registers may be incorrect for certain safety checkers. This only applies to safety checkers that map to ECC_GRP = 0,15,31,47,63...(N*16-1). In the case for the DDR Bridge/Controller, the issue only applies to the safety checkers where ECC_GRP = 0,31,63...(N*32-1).</p><p id="GUID-EAB6F6FA-90C3-45F0-8BA8-3587CD348924">This issue affects all Internal Diagnostics Module instances and their sub-banks.</p><p id="GUID-1DE867E5-9B71-4F74-81FD-E58968D569DD">Note: The detection and interrupt signaling of these safety errors is unaffected. Only the logging of the aforementioned fields of the Error Status Registers are affected.</p></div><div id="GUID-4D75A33D-DDA1-4E9A-8564-FD0F58782ECD"><strong id="GUID-7BECB192-3919-437D-8DCA-8BFCA26CE1CF">WORKAROUND(S):</strong><p id="GUID-74E93124-6F05-4BB6-8F80-562A2A019576">None. For these specific safety checkers, software is limited to knowing whether a correctable or uncorrectable error occurred and which Internal Diagnostics Module instance had the error (thus knowing the IP module), but not which exact safety checker encountered the error.</p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-A6218C68-E053-49C1-B45E-1DF314F78D0C/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-A6218C68-E053-49C1-B45E-1DF314F78D0C" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-a6218c68-e053-49c1-b45e-1df314f78d0c-title-sprz455i2038">2.2.4 i2184</h3><div><p> CPSW: IET express traffic policing issue</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-7B0D60F8-6FC0-4C87-B6CF-07BD915D8573">This applies to 9-port CPSW, 5-port CPSW, 3-port CPSW, and 2-port CPSW IET
                traffic.</p>
<p id="GUID-AD20903E-8FA3-4FD2-9F2B-DF59648504E7">In IET (Interspersed Express traffic), if a preempted packet was interrupted by an
                express packet, two things can occur:</p><ol id="OL_BHZ_MXL_ZNB">
<li id="GUID-225CF6EC-7A46-4C4B-BF90-DD8B690DB9CB">If the express traffic is policed, the frame size for the preempted packets
                        is applied to the express traffic policer. Assuming a policer was set up to
                        rate schedule an express traffic stream, it would take a hit by the
                        preempted packet size it interrupted. The preempted packet also takes on the
                        express traffic policer status. As a result, preempted packets could get
                        dropped along with other express traffic due to the express traffic
                        policer.</li>
<li id="GUID-391160CD-272B-479D-9DCA-E88054DE7721">If the express traffic was not policed, the interrupted preempt packet would
                        not get its packet size applied to the preempted policer. </li>
</ol><p></p></div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
<p id="GUID-C30E836E-035E-44E6-9A27-C719B2789847">Do not police IET express traffic.</p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-35F9D97E-5514-4C54-9B08-FB740D2803EE/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-35F9D97E-5514-4C54-9B08-FB740D2803EE" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-35f9d97e-5514-4c54-9b08-fb740d2803ee-title-sprz455i2038">2.2.5 i2189</h3><div><p> OSPI: Controller PHY Tuning Algorithm</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong></div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9">
<p id="GUID-260763DC-3741-4CC4-ABDB-46D88E135484">The OSPI controller uses a DQS signal
                to sample data when the PHY Module is enabled. However, there is an issue in the
                module which requires that this sample must occur within a window defined by the
                internal clock. Read operations are subject to external delays, which change with
                temperature. To ensure valid reads at any temperature, a special tuning algorithm
                must be implemented which selects the most robust TX, RX, and Read Delay values.</p>
</div>
<div id="GUID-433E7411-CA66-40F0-A239-717DFE54B054"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
<p id="GUID-C8270C31-EDA5-4D2C-BDFB-BD5F9F97DD4E">The workaround for this bug is
                described in detail in <a href="https://www.ti.com/lit/pdf/SPRACT2" target="_blank" xmlns:opentopic="http://www.idiominc.com/opentopic">SPRACT2</a>. To sample data under some PVT conditions, users are required
                to increment the Read Delay field to shift the internal clock sampling window. This
                allows sampling of the data anywhere within the data eye. However, this has these
                side effects: </p><ol id="OL_LDR_H5N_YNB">
<li id="GUID-021F9F1A-54C6-4F6F-8D1D-0A35378989AE">PHY Pipeline mode must be
                        enabled for all read operations. Because PHY Pipeline mode must be disabled
                        for writes, reads and writes must be handled separately.</li>
<li id="GUID-8FC8F9FA-F6A4-416C-812B-1F3CC3042A2D">Hardware polling of the busy
                        bit is broken when the workaround is in place, so SW polling must be used
                        instead. Writes must occur through DMA accesses, within page boundaries, to
                        prevent interruption from either the host or the flash device. Software must
                        poll the busy bit between page writes. Alternatively, writes can be
                        performed in non-PHY mode with hardware polling enabled. </li>
<li id="GUID-AC670C3D-F9A1-40BB-9BB6-B9EAC69B70E7">STIG reads must be padded
                        with extra bytes, and the received data must be right-shifted.</li>
</ol><p></p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-E2FB42B7-9FAE-4B79-A664-41000124CAAD/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-E2FB42B7-9FAE-4B79-A664-41000124CAAD" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-e2fb42b7-9fae-4b79-a664-41000124caad-title-sprz455i2038">2.2.6 i2236</h3><div><p> PCIe: SERDES output reference clock cannot be used</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong></div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9">
<p id="GUID-260763DC-3741-4CC4-ABDB-46D88E135484">The PCIe Reference Clock Output of the
                SERDES does not comply with the certain PCI-SIG specifications, which may cause
                issues for external PCIe components receiving and using the reference clock.
                Therefore, SERDES reference clock (signals SERDES0_REFCLK0P and SERDES0_REFCLK0N)
                cannot be used to output a PCIe reference clock.</p>
</div>
<div id="GUID-433E7411-CA66-40F0-A239-717DFE54B054"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
<p id="GUID-C8270C31-EDA5-4D2C-BDFB-BD5F9F97DD4E">None.  This issue is still under
                investigation.</p>
</div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-BE8EE4F3-FFF7-44FB-9990-6E2840709E13/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-BE8EE4F3-FFF7-44FB-9990-6E2840709E13" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-be8ee4f3-fff7-44fb-9990-6e2840709e13-title-sprz455i2038">2.2.7 i2185</h3><div><p> CPSW: Policer color marking issue</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-05BEC5D4-CED1-4A63-84D0-B6E01DCE1318">Only applies to CPSW9G and CPSW5G.</p>
<p id="GUID-7943A2C3-9C52-4FB5-BDE8-DA9BF8DD516C">When packets from two different ports hit the same policer such that one port has a
                large packet and the other has a short packet and the short packet arrives just
                after the large packet starts, the short packet will stop the backlog counting,
                resulting in potentially flagging the next frame for this policer as yellow when it
                should have been green. Because the policer is normally set up to not drop yellow,
                it should not cause an issue. This is only true of packets that arrive on different
                ports that share the same policer index. </p></div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
<p id="GUID-46B87061-F6B4-4AE5-9594-99C2876F8424">Ensure policers are unique to ports.</p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-16CF7B49-4D70-4DC6-A763-238605DFBBF5/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-16CF7B49-4D70-4DC6-A763-238605DFBBF5" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-16cf7b49-4d70-4dc6-a763-238605dfbbf5-title-sprz455i2038">2.2.8 i2196</h3><div><p> IA: Potential deadlock scenarios in IA</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-AE94CC6D-AD5C-43B4-93EA-64EFA20A4F8C">The interrupt Aggregator (IA) has one main function, which is to convert events
                arriving on the Event Transport Lane (ETL) bus, can convert them to interrupt status
                bits which are used to generate level interrupts. The block that performed this
                function in IA version 1.0 was called the status event block.</p>
<p id="GUID-27C832FB-AECF-417A-A7CC-5E91D769F6B6">In addition to the status event block, there are two other main processing blocks;
                the multicast event block, and the counted event block. The multicast block really
                functions as an event splitter. For every event it takes in, it can generate two
                output events. The counted event block is used to convert high frequency events into
                a readable count. It counts input events and generates output events on count
                transitions to/from 0 to/from non-zero count values. Unlike the status event block,
                the multicast and counted event blocks generate output ETL events that are then
                mapped to other processing blocks.</p>
<p id="GUID-6A63D33A-6A23-4F2B-A84B-8A446614AFEA">An issue was found after design that could cause the IA to deadlock. The issue occurs
                when event “loops” occur between these three processing blocks. It is possible to
                create a situation where a processing block can not output an event because the path
                is blocked, and since it can not output an event, it can not take any new input
                events. This inability to take input events prevents the output path from being able
                to unwind, and thus both paths remain blocked.</p></div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
<p id="GUID-D3F839DF-2EC1-477E-9749-C868AA4E646C"><a href="#FIG_KWS_SDD_GQB" xmlns:opentopic="http://www.idiominc.com/opentopic">Figure 2-1</a> shows the
                conceptual block diagram of IA 1.0. Potential loops are avoided by adopting the
                policy of not allowing the counted event block to send events to the multicast
                block. This method was chosen because it is more common to split an event first, and
                then count one while sending the other elsewhere. With this path blocked by
                convention, it is not possible for a single event to visit any block more than once
                and thus not possible for paths to become blocked so long as the outputs remain
                unblocked. </p>
<div id="FIG_KWS_SDD_GQB">
<img alt=" Interrupt Aggregator Version 1.0" id="IMAGE_LWS_SDD_GQB" itemprop="image" src="assets/www.ti.com/ods/images/SPRZ457J/GUID-D55FF7CD-AC3B-4E2D-8E59-F0A0210702B6-low.png" title=" Interrupt Aggregator Version 1.0"/>
<span id="GUID-63F6B563-214D-44D6-83D4-DB343451830D"><span>Figure 2-1 </span>Interrupt Aggregator Version 1.0</span></div>
<p id="GUID-0B497AAA-2577-4336-84DA-FA030D63E817"> IA version 1.1 introduced two additional
                changes to the architecture. First, there is a new processing block for “unmapped”
                events. These are events that are sent to a fixed destination (the IA) instead of
                being programmable at the source IP. Being fixed, the are called “unmapped”. Once in
                the IA, they are mapped to a traditional ETL event destination. The block that
                performs this mapping is called unmapped event block. The second change to the IA
                for 1.1 is that now, the multicast and counted event blocks (as well as the new
                unmapped event block) can directly set VINT status bits, and they do not need to
                forward output ETL events to the status event block. </p>
<p id="GUID-2207020A-9657-4533-B309-651F4C0F14DD"><a href="#FIG_R1M_YDD_GQB" xmlns:opentopic="http://www.idiominc.com/opentopic">Figure 2-2</a> shows the diagram of IA 1.1. Note that the same policy applies to avoid deadlock.
                In addition, the paths shown as dotted lines (sending ETL events from the multicast
                or counted blocks to the status event block) is now discouraged. These paths still
                function as before for backward compatibility, but are rendered obsolete as all
                blocks are now able to directly set status event bits. </p>
<div id="FIG_R1M_YDD_GQB">
<img alt=" Interrupt Aggregator Version
                    1.1" id="IMAGE_S1M_YDD_GQB" itemprop="image" src="assets/www.ti.com/ods/images/SPRZ457J/GUID-33D1F701-6E74-4AC2-BC7E-5664A650E5EF-low.png" title=" Interrupt Aggregator Version
                    1.1"/>
<span id="GUID-63955920-8A47-4998-8A33-1A613505DF70"><span>Figure 2-2 </span>Interrupt Aggregator Version
                    1.1</span></div>
<p id="GUID-478FFF1C-E60F-4241-8C0B-129B38CAD7B6"> By following the conventions outlined here, the system is safe from looping hazards
                that can create a deadlock scenario. </p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-0A980529-AC33-400F-A855-FD88B9CC0494/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-0A980529-AC33-400F-A855-FD88B9CC0494" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-0a980529-ac33-400f-a855-fd88b9cc0494-title-sprz455i2038">2.2.9 i2207</h3><div><p> CBASS: Command Arbitration Blocking</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-8DFDFD7C-1ADE-4DA9-B41B-16FD561AC044">When the interconnect arbitrates commands from multiple sources, the higher priority
                request always takes precedence. Requests that are at the same priority level are
                arbitrated in round-robin fashion. The issue is after the higher priority request
                goes idle and there are two or more pending requests that are at the same priority
                level, the hardware selects one of them arbitrarily. A potential issue may arise
                when software polls from multiple sources to the same endpoint: after servicing the
                higher priority source, the hardware may repeatedly select the same lower priority
                source for access. That means other same-lower priority requests may be blocked for
                a long time, and in the worst case if there are dependencies between the polling
                sequences, the software may run into a livelock state.</p>
<p id="GUID-81418A5E-E5EC-49C8-B2F0-9315DC9CFDDA">This issue only affects certain interconnect where in one switch module there are at
                least three sources that can access the same target simultaneously. Also note that
                when all requests are at the same priority level, the issue does not apply.</p></div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
<p id="GUID-BA5FDAB5-3555-4ABB-987E-D08E5D05191D">When multiple sources are simultaneously polling from the same endpoint, and there is
                expected dependency based on the read data, ensure that all sources are sending the
                read commands at the same priority level. The source that breaks the dependency
                should be at equal or higher priority than other dependent sources. </p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-B496B482-9C0C-43B8-9404-73EAD49C1761/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-B496B482-9C0C-43B8-9404-73EAD49C1761" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-b496b482-9c0c-43b8-9404-73ead49c1761-title-sprz455i2038">2.2.10 i2208</h3><div><p> CPSW: ALE IET Express Packet Drops</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-10CF4995-439A-48D8-947B-F54E0C333F44">This issue impacts the following Module:</p>
<p id="GUID-1F1E0A97-EA45-4CCD-9AA5-8FE34421AE9C"> [AM64x] 3-port CPSW</p>
<p id="GUID-8A841313-0231-40AA-AACD-2A369BAD6188">The issue with ALE is due to CPSW frequency and IET operation with short express
                traffic and pre-empted packets that get pre-empted between 60-69 bytes on non-10G
                capable ports.</p>
<p id="GUID-073EB7DC-5DB3-4BBF-BC1B-17C8CDEF833B">If an IET pre-emptible packet get interrupted at 60-69 bytes, the lookup will occur
                when the next chunk arrives. The CPSW only gives the ALE 64 bytes from the
                pre-emptible MAC. </p>
<p id="GUID-094B3D8A-858F-47BA-91AD-E1B59D70D595">As a result, a short express traffic lookup will start at the end of a 64 byte
                express traffic, but when the pre-empted queue continues, the pre-empted traffic
                will complete the 64 bytes and attempt a lookup for the pre-empt packet. But this
                lookup is less that 64 clocks from the express lookup start, so the express lookup
                will be aborted(express traffic dropped) and start the new lookup for the pre-empted
                traffic.</p>
<p id="GUID-44046640-3B2D-4E06-92EC-2A7F1BFDB8FF">Rules to induce the issue:</p><ol id="OL_SVJ_PJD_1QB">
<li id="GUID-14F46451-2429-4369-B7D3-4A74398582EC">You are in IET (Interspersed Express Traffic) mode on ports not capable of
                        5/10G operation</li>
<li id="GUID-C831CD01-8908-4ABF-ABD2-ABF6332A99DB">Remote express packets can be preempt packets as low as 60 bytes</li>
<li id="GUID-65CE0A9E-F5C6-40BF-AACA-73AF40F0FF48">Pre-empt packet traffic that is 128 bytes or more.</li>
<li id="GUID-217C2224-91D2-422E-9C7F-86492E082592">Express traffic that interrupts the pre-empt traffic between 60-69
                        bytes.</li>
<li id="GUID-2912D495-0FCE-4F47-AD0E-E6124A8DA5FD">A short express traffic immediately followed by the continuation of the
                        pre-empt traffic.<ol id="OL_H4G_SJD_1QB" type="a">
<li id="GUID-61F523FD-1EF4-41C2-9701-38FF19F67E4A">Gap between express frame and pre-empt frame be its minimum.</li>
</ol></li>
<li id="GUID-EA92CC37-F710-4E27-8130-75ACF2F78856">The CPSW frequency is at its lowest capability for the speeds required.</li>
</ol><p></p></div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
<p id="GUID-9E6737EB-7981-48ED-A15C-C6FA336B1436">During IET negotiation, tell the remote to fragment at 128 bytes. </p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-071DB015-167E-46B0-986F-75D843623A19/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-071DB015-167E-46B0-986F-75D843623A19" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-071db015-167e-46b0-986f-75d843623a19-title-sprz408sprz408980">2.2.11 i2228</h3>
<div><p>JTAG: TAP used by Debuggers may be inaccessible if TRSTn device pin is never
    asserted</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-D6CF4F3B-3764-423A-9941-704FD08F1C0D">If TRSTn is never observed LOW, access to
        the embedded Debugger scan chains might be blocked by uninitialized logic. JTAG bypass and
        Boundary Scan functionality is not affected. </p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-4C06D6FC-E212-4E2B-8B96-F5D9E5EC7D68">Prior to connecting a Debugger, ensure that
        the TRSTn pin is asserted LOW for 100ns and subsequently de-asserted HIGH at-least one time
        after device power on. </p>
</div>
</div>
</div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-9809E13D-94D6-4030-B7AE-B902490D920C/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-9809E13D-94D6-4030-B7AE-B902490D920C" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-9809e13d-94d6-4030-b7ae-b902490d920c-title-sprz408sprz408980">2.2.12 i2232</h3><div><p>DDR: Controller postpones more than allowed refreshes after frequency change</p><div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-38E813C9-EE35-4A3D-B1BD-0EDA216B0D86">When dynamically switching from a higher to
        lower clock frequency, the rolling window counters that control the postponing of refresh
        commands are not loaded correctly to scale to the lower clock frequency. This will result in
        controller postponing more refresh commands than allowed by the DRAM specification, thus
        violating refresh requirement for the DRAM.</p> </div><div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-2C368288-27ED-43E2-9141-44951CE87C89">Workaround 1:Disable dynamic frequency
        change by programing DFS_ENABLE = 0</p>
<p id="GUID-3E677EC9-69C5-4740-8A50-C53F38CD8BC9">Workaround 2:If switching frequency, program
                the register field values based on the pseudo code listed below.Note that the
                controller requires AREF_*_THRESHOLD values to be programmed before triggering
                initialization. Their values cannot be changed during mission mode after
                initialization . Therefore, the value of these parameters must be the lowest of all
                values needed for every frequency change transition planned to be
                used.</p><pre><code>
if (old_freq/new_freq &gt;= 7){ 
    if (PBR_EN==1) { // Per-bank refresh is enabled
        AREF_HIGH_THRESHOLD = 19
        AREF_NORM_THRESHOLD = 18
        AREF_PBR_CONT_EN_THRESHOLD = 17
        AREF_CMD_MAX_PER_TREF = 8 
    } 
    else { // Per-bank refresh is disabled
        AREF_HIGH_THRESHOLD = 18
        AREF_NORM_THRESHOLD = 17 
        // AREF_PBR_CONT_EN_THRESHOLD &lt;=== don’t care, PBR not enabled
        AREF_CMD_MAX_PER_TREF = 8 
    }
}
else { 
    AREF_HIGH_THRESHOLD = 21 
    AREF_NORM_THRESHOLD //&lt;=== keep AREF_NORM_THRESHOLD &lt; AREF_HIGH_THRESHOLD
    AREF_CMD_MAX_PER_TREF = 8 
    if (PBR_EN==1) { // Per-bank refresh is enabled 
    //keep AREF_PBR_CONT_EN_THRESHOLD&lt;AREF_NORM_THRESHOLD&lt;AREF_HIGH_THRESHOLD
        AREF_PBR_CONT_EN_THRESHOLD
    }
}</code></pre><p></p> </div>
</div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-167E1480-7C6B-400B-AEF9-E251F175751E/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-167E1480-7C6B-400B-AEF9-E251F175751E" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-167e1480-7c6b-400b-aef9-e251f175751e-title-sprz408sprz408980">2.2.13 i2244</h3><div><p>DDR: Valid stop value must be defined for write DQ VREF training</p><div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-D6CF4F3B-3764-423A-9941-704FD08F1C0D">The DDR PHY uses start, stop, and step-size
        values for write DQ VREF training. If the stop value is not equal to the start value + a
        multiple of the step-size, then the final VREF setting can go beyond the maximum VREF range,
        causing the training to hang. </p> </div><div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-4C06D6FC-E212-4E2B-8B96-F5D9E5EC7D68">Program the stop value as follows:</p>
<p id="GUID-F3523A23-8055-4B33-ACA9-18A148D7D2FD">PI_WDQLVL_VREF_INITIAL_STOP = (multiple of PI_WDQLVL_VREF_INITIAL_STEPSIZE) +
        PI_WDQLVL_VREF_INITIAL_START</p> </div>
<div id="GUID-D94E5796-3ECA-460B-B82E-5780BC4C9728">
<p id="GUID-DC95C9D9-ECF5-4D36-9291-23F45C8C9355">This workaround is implemented in the DDR
        Subsystem Register Configuration Tool v0.03.00 or later. See <a href="https://dev.ti.com/sysconfig" target="_blank" xmlns:opentopic="http://www.idiominc.com/opentopic">https://dev.ti.com/sysconfig</a> for more details.</p>
</div>
</div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-73B06378-8819-4EB2-B8F6-5D4481D856E9/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-73B06378-8819-4EB2-B8F6-5D4481D856E9" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-73b06378-8819-4eb2-b8f6-5d4481d856e9-title-sprz408sprz408980">2.2.14 i2245</h3>
<div><p>DMSC: Firewall Region requires specific configuration</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-D6CF4F3B-3764-423A-9941-704FD08F1C0D">The ECC Aggregator inside DMSC
        (DMSC0_ECC_AGGR) has an endpoint firewall which is used to protect this region. By default,
        this firewall blocks all the transactions except from the M3 core inside DMSC. </p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-4C06D6FC-E212-4E2B-8B96-F5D9E5EC7D68">If another processor or endpoint needs to
        access DMSC0_ECC_AGGR region, software shall configure the firewall region with starting
        address 0x0 and end address 0xFFFF_FFFF, using the CBASS_FW_REGION_i_START_ADDRESS and
        END_ADDRESS registers associated with the DMSC0_ECC_AGGR region. This is the only allowable
        address configuration for this region.</p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-E1A61A49-76DC-491A-80FB-55E99E8B43C0/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-E1A61A49-76DC-491A-80FB-55E99E8B43C0" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-e1a61a49-76dc-491a-80fb-55e99e8b43c0-title-sprz455i207912">2.2.15 i2091</h3><div><p>
<br/> USB: 2.0 PHY Hangs if Received Signal Amplitude Crosses
    Squelch Threshold Mmultiple Times Within the Same Packet</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-52D153F9-74D3-43E9-A5EE-0EDBB24C28A9">USB 2.0 PHY implements a squelch
                detection circuit on the receiver to ensure noise is not interpreted as valid data
                when the bus is idle. The squelch circuit blocks invalid data by disabling the
                receiver output while the DP/DM differential signal amplitude is less than the
                squelch threshold.</p>
<p id="GUID-8EB676F7-B374-4E4D-8C7A-E4F31CE22738">The PHY may hang if the DP/DM differential signal amplitude drops below the squelch
                threshold for a brief period of time and increases back above the squelch threshold
                within the same packet. The issue does not occur if the DP/DM differential signal
                amplitude crosses the squelch threshold during the idle time between two
                packets.</p></div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-CFE769A8-62B2-4009-B350-DED5E591AC81">The issue can be avoided by ensuring
                the DP/DM differential signal amplitude applied to the receiver input remains above
                the squelch threshold during valid data transfers.</p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-3C70C317-B4A6-46C9-A958-3C4822E70E33/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-3C70C317-B4A6-46C9-A958-3C4822E70E33" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-3c70c317-b4a6-46c9-a958-3c4822e70e33-title-sprz408sprz408980">2.2.16 i2235</h3><div><p>CBASS Null Error Interrupt Not Masked By Enable Register</p><div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-15847C9B-C4B5-4F76-853C-33ABB502FC61">There is optional feature in CBASS that adds the null error reporting MMR and
                interrupt source. When the feature is present and the interrupt is enabled, these
                two output ports: "err_intr_intr" (level interrupt source) and "err_intr_pls_intr"
                (pulse interrupt source) will be asserted when an access to a null region occurs.
                The enable for the interrupt is in the ERR_INTR_ENABLE_SET register (address offset
                0x58). </p>
<p id="GUID-26E0F6EC-64BE-4CA1-9A43-AB8EDEA73F61">The issue is CBASS ignores this enable bit, and as a result any null access always
                produces the interrupt sources/events.</p>
</div><div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-E4C2E688-BA6F-4602-9203-7C8608986518">There is no spurious event due to this bug because of the default disable status of
                processor events. At system level, processors don't receive any event unless it's
                enabled in the associated GIC/VIM interrupt controller. </p>
<p id="GUID-6B526BAB-C2E7-4F8E-86C5-4AFC8778AE04"> When the interrupt is enabled, and an interrupt does occur, write to the following
                registers at cbass level to clear it: </p>
<p id="GUID-69259A3A-EE0A-4284-B84D-09877F6F1D2F"> write 0x1 to the err_intr_enabled_stat register, then write 0x1 to the err_eoi
                register. </p> </div>
</div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-89A90DC3-FC5F-42AA-8DCE-C55B72132648/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-89A90DC3-FC5F-42AA-8DCE-C55B72132648" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-89a90dc3-fc5f-42aa-8dce-c55b72132648-title-sprz408sprz408980">2.2.17 i2303</h3>
<div><p>OSPI: OSPI0_LBCLK0 pin has input floating by default</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-5317E2B6-141B-4436-AD9B-C37EE0CC9DA3">The IO associated with the OSPI0_LBCLK0 pin
        has its receiver enabled, transmitter disabled, and internal pulls disabled by default after
        MCU_PORz is de-asserted. This default configuration allows the input buffer to float when
        there is no external component sourcing a valid logic state to the pin. This condition could
        potentially create a reliability issue for the input buffer if left in this state for long
        periods of time. The normal recommendation would be to connect an external pull-up resistor
        to the pin. However, this is not an option if the application plans to use the internal pad
        lookback clocking option for OSPI0. The OSPI0_LBCLK0 pin must not have any signal trace
        connected if the application plans to use the internal pad lookback clocking option. This
        connectivity requirement prevents the looped clock signal from being distorted (glitched)
        when it is sent out through the output buffer to the pin and looped back into OSPI0 through
        the input buffer.</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-574562F3-0F09-42E2-A674-4D93DE4D0996">Ensure the application software enables the
        internal pull via the PADCONFIG1 register as soon as possible to avoid a long term floating
        node if the application plans to use the internal pad lookback clocking option for OSPI0.
        Connect an external pull-up resistor to this pin if the application plans to use any other
        clocking option for OSPI0.</p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-CC135D37-FE10-4849-94D8-75E82AAE0FE9/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-CC135D37-FE10-4849-94D8-75E82AAE0FE9" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-cc135d37-fe10-4849-94d8-75e82aae0fe9-title-sprz408sprz408980">2.2.18 i2317</h3>
<div><p>DebugSS: Debug is not available after TRST pin de-assertion when device pin EMU1 is
    repurposed as MCU_OBSCLK0</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-5317E2B6-141B-4436-AD9B-C37EE0CC9DA3">The device JTAG port may unexpectedly be
        connected to the Boundary Scan TAP rather than the On-Chip Debug TAP (SWJ-DP) while using a
        JTAG debugger when the EMU1 pin is configured for the MCU_OBSCLK0 signal function.  This
        will render the normal JTAG debugging mode inoperable</p>
<p id="GUID-DA1000D1-79DE-4455-BE75-6FD85F237D2D">This occurs because the device selects the Boundary Scan TAP when a value of 01b is sampled
        on the EMU[1:0] inputs on the rising edge to TRSTn. This value will be driven into the SOC
        when MCU_PADCONFIG32 is configured for any mux mode value other than mode “0” and
        MCU_PADCONFIG31 is configured for a mux mode value of “0” with the EMU0 pin pulled high. </p><ul id="UL_XNV_GCC_YRB">
<li id="GUID-352FEC1E-52B9-43EA-AB70-21EE42BCE76F">The EMU1 signal going into the SOC is driven low by the multiplexing logic when the
            EMU1 signal function is not selected.</li>
<li id="GUID-9849E225-6A00-4131-92DF-6109E598E91B">The EMU0 signal going into the SOC is driven high by internal and external
            pull-ups.</li>
<li id="GUID-790D5EB8-14E3-4F60-B013-925F7901966D">The JTAG debugger de-asserts TRSTn when attempting to communicate with the On-Chip
            DebugTAP (SWJ-DP).</li>
</ul><p></p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-574562F3-0F09-42E2-A674-4D93DE4D0996">This issue will only occur when the device
        samples a value of 01b on the SOC EMU[1:0] inputs on the rising edge of TRSTn. This
        condition can be avoided with any one or more of the following actions.</p><ul id="UL_IT3_SCC_YRB">
<li id="GUID-653BEFBB-B026-46CC-87B4-1784105A9118">Never connect a debugger to the JTAG port when the EMU1 pin is being used for the
            MCU_OBSCLK0 signal function.</li>
<li id="GUID-FDFD81F8-99AD-4318-AAAC-646D50ABD9FB">Configure the MCU_SPI0_CS1 pin for the MCU_OBSCLK0 signal function rather than the
            EMU1 pin, and leave the EMU1 pin in its default configuration.</li>
<li id="GUID-8B883987-E0A9-4B77-B774-BBE8186E3ECA">Configure the EMU0 pin to any mux mode other than “0” or “15” when configuring the
            EMU1 pin for the MCU_OBSCLK0 signal function. This causes the pin multiplexing logic to
            drive a EMU[1:0] value of 00b into the SOC, which will not select Boundary Scan
            mode.</li>
</ul><p></p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-05B11596-5BDD-4287-8357-E223EE07D41F/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-05B11596-5BDD-4287-8357-E223EE07D41F" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-05b11596-5bdd-4287-8357-e223ee07d41f-title-sprz455i207912">2.2.19 i2134</h3><div><p>
<br/> USB: 2.0 Compliance Receive Sensitivity Test
    Limitation</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-9E9DBF00-03A1-4C7B-BC76-9F69E2F8DC03">Performing receive sensitivity tests
                (EL_16 and EL_17) as defined in the USB-IF USB 2.0 Electrical Compliance Test
                Specification may invoke the problem described in Advisory i2091.</p>
<p id="GUID-D079528A-EDC7-4A44-9391-9F660099D23D">The issue was originally found while
                performing these tests using automation software, which increased USB signal
                amplitude while sending packets. The software was sweeping the amplitude from a
                value less than 100 mV to a value greater than 150 mV while verifying the device
                under test (DUT) NAK’d all packets below 100 mV and NAK’d no packets above 150 mV.
                However, increasing the amplitude through the squelch threshold while sending valid
                packets may lock the PHY as described in Advisory i2091. </p></div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-57887770-4D35-4616-B3BB-8A51899A7856"> Enable both of the following
                hardware workarounds. </p>
<p id="GUID-52371B27-996C-406F-89E3-6C6367ABF61A"> Set cdr_eb_wr_reset bit (bit 7) to
                1’b1 in UTMI_REG28 register present in USB*_PHY2 region. </p>
<p id="GUID-D657D2B1-7087-4677-8C0B-BFCEA2A842D5"> Set phyrst_a_enable bit (bit 0) to
                1’b1 in PHYRST_CFG register present in USB*_MMR_MMRVBP_USBSS_CMN region. Please note
                that phyrst_a_value (bits 12:8) in PHYRST_CFG register should be retained at default
                value of 0xE. </p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-3E059B05-EC4C-4FF0-A41B-13EED0849805/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-3E059B05-EC4C-4FF0-A41B-13EED0849805" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-3e059b05-ec4c-4ff0-a41b-13eed0849805-title-sprz408sprz408980">2.2.20 i2257</h3>
<div><p>Boot: xSPI boot mode redundant image boot failure</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-3FC72E5C-99FF-45BE-8E6D-D58604A9DF48">xSPI boot is not able to boot from redundant image offset at 0x400000 when image at offset
        0x0 is corrupted. xSPI boot failure API in the ROM does not handle the header check for xSPI
        properly.</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-46D66C35-1BBD-494A-8D59-864243CCCCD1">For xSPI 1S mode operation, enable SPI as backup boot mode. Note that this workaround does
        not apply to xSPI SFDP and 8D modes. No workaround exists for SFDP and 8D modes.</p>
</div>
</div>
</div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-1DEBB3E2-CC35-486D-9D7C-853AB684FB4D/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-1DEBB3E2-CC35-486D-9D7C-853AB684FB4D" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-1debb3e2-cc35-486d-9d7c-853ab684fb4d-title-sprz408sprz408980">2.2.21 i2277</h3>
<div><p>POK: De-Glitch (filter) is based upon only two samples</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-FBB1D8F3-2A08-44CE-8379-4328A49F650C">The POK is sampled on an approximate period of 1.25us. The "near-by" sample history is
        saved in a circular buffer. The De-Glitch (filter) is designed to AND the last <em>n</em>
        entries from the sample history in order to generate the output (to the ESM).</p>
<p id="GUID-D7ED17AD-1C46-4CED-AE33-68C5C8BEC22F">The De-Glitch filter
        is programmable to {4, 8, 12, 16} samples. The De-Glitch output is based upon a check of
        only the last entry (0th) and programmed number of samples ago (i.e. 3rd, 7th, 11th, or
        15th). The filter ANDs these two results (instead of 4, 8, 12, or 16) in order to to
        generate the FAIL output to the ESM.</p>
<p id="GUID-9C7C485B-6C30-446C-9FC3-195FF4B42E01">Notice that when the POK is set to monitor a
        fixed threshold (UV or OV but not set to ping-pong), the un-checked samples will be used. </p>
<p id="GUID-872277DA-9EDB-4EC4-8385-5E4E077DC9F8">When the POKs are controlled in a ping-pong manner, the skipped samples will be discarded. </p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-18C7D174-3AB4-49C6-AB13-EA95CEB1EA8D">There is no workaround. </p>
<p id="GUID-7EE0A8A8-C865-4FEC-9F37-6E5E139C46F5"> However, the intent of the De-Glitch (filtering) is to insure that a discrete voltage dip
        or rise does not trigger FAIL. The sampling of two points significantly separated in time
        means that the voltage dip / rise was not a single isolated event. </p>
<p id="GUID-053D03AE-7230-421F-A63A-C475D0949264"> Since the filter requires all N samples to fail before generating a FAIL signal to the
        ESM, the inclusion of 2 points instead of N makes this circuit more sensitive. </p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-69f65dab-a00d-4939-aab4-69b56a48fa68-title-sprz408sprz408980">2.2.22 i2285</h3>
<div><p>BCDMA: Blockcopy Gets Corrupted if TR Read Responses Interleave with Source Data
    Fetch</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-5317E2B6-141B-4436-AD9B-C37EE0CC9DA3">BCDMA can get corrupted during a block copy
        operation if the 64B TR descriptor fetch goes to an endpoint that can fragment the 64B burst
        into smaller burst sizes. This includes DDR where the read transaction will be fragmented to
        32B bursts. The only endpoint where fragmentation won't happen is the 2MB OCSRAM. Corruption
        occurs if the first 32B of the descriptor fetch is returned and the second 32B of the
        descriptor fetch is delayed such that the BCDMA starts fetching source data and starts
        receiving that data before the second 32B is received by the BCDMA.</p>
</div>
<div id="GUID-27DE88DB-BB1B-4434-9967-36A03A7F4687"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-E3B973B3-8145-4D95-84E7-94E0DB401929">BCDMA block-copy TR descriptors have to be placed in the 2MB OCSRAM. Alternatively the
        block-copy TR descriptors may be placed in DDR with the requirement that the block copy
        source data must also be in DDR.  Refer to the table below for details. </p>
<div><span id="J7VCL_GUID-946C3471-F064-4722-8249-FCA94395A88C"><span>Table 2-1 </span></span><table id="J7VCL_UN_MATRIX"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><thead>
<tr>
<th align="center" valign="">Module Endpoint</th>
<th align="center" valign="">Size</th>
<th>Could be used for pktDMA descriptors or TR</th>
<th>Could it be used for data buffer for pktDMA( source data or dest data)</th>
<th>Could be used for BCDMA descriptors or TR</th>
<th>BCDMA split TX/RX channel</th>
<th>any considerations on BCDMA source data</th>
<th>Can be used as BCDMA block copy dest data?</th>
<th>PG2.0 Considerations</th>
</tr>
</thead><tbody>
<tr>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__1">DDR</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__2">up to 2GB</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__3">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__4">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__5">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__6">Yes. Limited to DDR size per TR. no additional TR storage restriction.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__7">Limit to DDR size per TR, and TR for this channel should stored in DDR </td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__8">Yes, no additional considerations</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__9">Yes. Limited to DDR size per TR. No additional TR storage restriction.</td>
</tr>
<tr>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__1">main R5 TCM</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__2">single core mode 64KB ATCM+64KB BTCM. Dual core mode 32KB ATCM+32KB BTCM. </td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__3">No</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__4">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__5">No</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__6">Yes, no additional TR storage restriction.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__7">Not to be used as BCDMA's source data</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__8">Yes, no additional considerations</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__9">Yes, no additional TR storage restriction.</td>
</tr>
<tr>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__1">main domain on-chip SRAM</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__2">8 banks of memory, each bank is 256KB</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__3">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__4">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__5">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__6">Limit to aligned 256KB per TR, can not cross 256KB boundary within the same TR.
                No additional TR storage considerations.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__7">Limit to aligned 256KB per TR, can not cross 256KB boundary within the same TR.
                And TR and the source data needs to be in the same memory bank.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__8">Yes, no additional considerations</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__9">Limit to aligned 256KB per TR. No additional TR storage requirement.</td>
</tr>
<tr>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__1">1KB PSRAM in main_infra</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__2">1KB, used for boot vector storage. Not for TR </td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__3">No</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__4">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__5">No</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__6">Limit to aligned 64KB per TR. No additional TR storage considerations. </td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__7">Not to be used as BCDMA's source data</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__8">Yes, no additional considerations</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__9">Yes, limited to DMSC_lite memory size (64KB_64KB). no additional TR storage
                restriction.</td>
</tr>
<tr>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__1">DMSC_lite SRAM</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__2"> 64KB+64KB</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__3">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__4">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__5">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__6">Yes, no additional TR storage restriction.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__7">Limit to the DMSC_lite memory size (64KB+64KB) per TR. And TR has to be stored
                in the same memory end point.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__8">Yes, no additional considerations</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__9">Yes, limited to DMSC_lite memory size (64KB_64KB). No additional TR storage
                restriction.</td>
</tr>
<tr>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__1">OSPI flash</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__2">Up to 4GB</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__3">No</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__4">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__5">No</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__6">Yes, no additional TR storage restriction.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__7">Not to be used as BCDMA's source data</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__8">Yes, no additional considerations</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__9">Yes. Limit to flash size. no additional TR storage restriction.</td>
</tr>
<tr>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__1">GPMC</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__2">up to 128MB</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__3">No</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__4">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__5">No</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__6">Yes, no additional TR storage restriction.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__7">Not to be used as BCDMA's source data</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__8">Yes, no additional considerations</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__9">Yes. no additional TR storage restriction.</td>
</tr>
<tr>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__1">PCIe</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__2">Up to 4GB</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__3">Yes, but Linux does not support this use case</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__4">Yes</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__5">Yes, but Linux does not support this use case</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__6">Yes, no additional TR storage restriction.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__7">The descriptor for Block copy has to be stored on the remote side. Not possible
                for Linux usecase. </td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__8">Yes, no additional considerations</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__9">Yes. no additional TR storage restriction.</td>
</tr>
<tr>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__1">ROM</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__2"></td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__3">No</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__4">Yes, only as source data</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__5">No</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__6">Only split RX channel. No additional TR storage restriction.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__7">Not to be used as BCDMA's source data</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__8">No, ROM only supports read.</td>
<td headers="GUID-69F65DAB-A00D-4939-AAB4-69B56A48FA68__J7VCL_UN_MATRIX__entry__9">Yes. no additional TR storage restriction.</td>
</tr>
</tbody></table></div>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-C3F24986-5AED-422A-ABE2-9952EFCE1E58/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-C3F24986-5AED-422A-ABE2-9952EFCE1E58" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-c3f24986-5aed-422a-abe2-9952efce1e58-title-sprz455i2038">2.2.23 i2310</h3><div><p>USART: Erroneous clear/trigger of timeout interrupt</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-2B9F9ACE-E973-40B6-9224-5BD9092B676F">The USART may erroneously clear or
                trigger the timeout interrupt when RHR/MSR/LSR registers are read.</p>
</div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
</div>
<div id="GUID-5B30EE5E-B8D3-43C4-9AA6-066519ABEBB7">
<p id="GUID-ABBF4681-6EAB-4641-AAEA-AB8254BD6586"><strong>For CPU use-case.</strong></p>
<ul id="UL_HN3_SMY_Y1C">
<li id="GUID-1F0B42F2-6B2B-4C59-91D3-EB81B235194E">If the timeout interrupt is erroneously cleared:<ul id="UL_JT2_TMY_Y1C">
<li id="GUID-540CF5B2-34B7-4BA5-B434-D40AE2FBBC91">This is Valid since the
                            pending data inside the FIFO retriggers the timeout interrupt</li>
</ul></li>
<li id="GUID-C33076A7-231A-4C40-BA6F-D013CAFA7657">If timeout interrupt is erroneously set, and the FIFO is empty, use the
                    following SW workaround to clear the interrupt:<ul id="UL_TJM_5MY_Y1C">
<li id="GUID-F596167A-07E0-4E99-BA1B-6299E3B78746">Set a high value of timeout counter in TIMEOUTH and TIMEOUTL
                            registers</li>
<li id="GUID-23DF3290-9A52-4EB4-9DE7-C7263F35C14F">Set EFR2 bit 6 to 1 to change timeout mode to periodic</li>
<li id="GUID-470334D3-8908-4EB4-A7F8-34276B8EDA85">Read the IIR register to clear the interrupt</li>
<li id="GUID-A33CAE35-FF0C-492F-96C7-A6E577185F8F">Set EFR2 bit 6 back to 0 to change timeout mode back to the original
                            mode</li>
</ul></li>
</ul>
<p id="GUID-12DA3B70-D255-4E96-B846-C420955EBFB0"><strong>For DMA use-case.</strong></p>
<ul id="UL_TY5_VMY_Y1C">
<li id="GUID-A1646E0D-8BCD-4194-B143-92165E5BA6BC">If timeout interrupt is erroneously cleared:<ul id="UL_QKR_WMY_Y1C">
<li id="GUID-458B246C-0A54-4111-81AE-57E4F940100C">This is valid since the
                            next periodic event retriggers the timeout interrupt</li>
<li id="GUID-6423C8F8-1686-4059-B8A2-64CA31C1B227">User must ensure that RX
                            timeout behavior is in periodic mode by setting EFR2 bit6 to 1</li>
</ul></li>
<li id="GUID-903D1896-61B2-4A72-A121-A272E6A7F19D">If timeout interrupt is erroneously set:<ul id="UL_A2V_XMY_Y1C">
<li id="GUID-C0E83A4D-4410-4D3B-9989-293B0919D1B7">This causes DMA to be
                            torn down by the SW driver</li>
<li id="GUID-1F0A22D6-FA9F-4E09-BEA3-9B7F04FCB8FB">Valid since next incoming
                            data causes SW to setup DMA again</li>
</ul></li>
</ul>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-38AB4365-60DF-4188-9E65-833C0A24987B/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-38AB4365-60DF-4188-9E65-833C0A24987B" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-38ab4365-60df-4188-9e65-833c0a24987b-title-sprz455i2038">2.2.24 i2311</h3><div><p> USART Spurious DMA Interrupts</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-AA6B7E08-F521-4334-B02C-CAB6416E88D6">Spurious DMA interrupts may occur when
                DMA is used to access TX/RX FIFO with a non-power-of-2 trigger level in the TLR
                register.</p>
</div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
</div>
<div id="GUID-5B30EE5E-B8D3-43C4-9AA6-066519ABEBB7">
<p id="GUID-1E6B9587-9B28-489A-85A0-D29C69792988">Use power of 2 values for TX/RX FIFO trigger levels (1, 2, 4, 8, 16, and 32).</p>
</div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-AD9C3494-B353-42E8-98FF-7F2CDF64ABD3/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-AD9C3494-B353-42E8-98FF-7F2CDF64ABD3" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-ad9c3494-b353-42e8-98ff-7f2cdf64abd3-title-sprz455i2038">2.2.25 i2313</h3><div><p> GPMC: Sub-32-bit read issue with NAND and FPGA/FIFO</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-AA6B7E08-F521-4334-B02C-CAB6416E88D6">Sub-32-bit reads on the GPMC interface
                will miss portions of the data, which will result in incorrect read data. This
                includes 8-bit or 16-bit reads from a NAND device or from an FPGA or FIFO interface.
                Note that 3-byte accesses are not allowed on the GPMC interface.</p>
</div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
</div>
<div id="GUID-5B30EE5E-B8D3-43C4-9AA6-066519ABEBB7">
<p id="GUID-1E6B9587-9B28-489A-85A0-D29C69792988">Read accesses on the GPMC interface
                must be performed as 32-bit reads. Writes are not affected by this erratum.</p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-D17874A6-5F31-40E1-A94D-098818770173/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-D17874A6-5F31-40E1-A94D-098818770173" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-d17874a6-5f31-40e1-a94d-098818770173-title-sprz455i207912">2.2.26 i2328</h3><div><p> Boot: USB MSC boots intermittently</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-4E6BD46E-38E9-4ED2-9F1E-E7F50B3E36BF">USB MSC Host boot may fail due to a
                protocol timing violation present in the ROM USB device enumeration process. USB DFU
                boot is unaffected.</p>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-B2348DCA-44BB-4173-8F48-BD753FBFA5EC">No workaround is available. Some USB
                MSC devices may tolerate this protocol violation and function as expected. Due to
                the internal component variability of broad-market MSC devices, a list of tolerant
                devices cannot be provided.</p></div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-4182967F-4F4A-464C-9D18-1F6AE6556D96/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-4182967F-4F4A-464C-9D18-1F6AE6556D96" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-4182967f-4f4a-464c-9d18-1f6ae6556d96-title-sprz408sprz408980">2.2.27 i2241</h3><div><p>PCIe: The SerDes PCIe Reference Clock Output can exceed the 5.0 GT/s Data Rate RMS jitter
    limit</p><div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-0B1915C3-6B91-4FE2-A2B3-C28F2F7AB361">When operating the SerDes PCIe Reference Clock in Output mode, the RMS jitter of the clock
        may exceed the PCIe specification limit for the 5.0 GT/s Data Rate.</p> </div><div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-4E5334DB-0B6F-4F00-B3BB-65B58C6CE19F">Option 1: </p>
<p id="GUID-39AA600B-7F0A-45C8-BDC7-F4FA67373DF8"> Configure the Reference Clock output in Derived Refclk mode (as opposed to Received Refclk
        mode) and program the PLL configuration registers as follows: </p>
<p id="GUID-B79061D4-04EB-4AFE-B7A5-A2C4A0290EDF"> - Set CMN_PDIAG_PLL0_CP_PADJ_M0 = 0x0128 to enable lower jitter operation </p>
<p id="GUID-16B13C64-A0F3-473E-8F05-BB301EB7B7F5"> (Note for Devices that support 8.0 GT/s operation: Derived Refclk mode has an associated
        errata i2242 related to temporary disabling of the Refclk while changing Data Rates to/from
        8.0 GT/s in a Single PLL SerDes Configuration). </p>
<p id="GUID-F81E0E17-42CE-4E5F-BCBF-87D5D2236B9A"> Option 2: </p>
<p id="GUID-D2972BE0-3E6A-4B3B-8B4C-6E01F2BEE854"> Do not operate the PCIe interface at the 5.0 GT/s Data Rate. </p>
<p id="GUID-807A04EB-56CA-4882-BEE8-F25522C03142"> Option 3: </p>
<p id="GUID-8F48AD52-74D8-4A33-8A11-2314DB29923D"> Use an external clock source to supply the PCIe Reference Clock to both the Root Complex
        and End Point Devices of the Link. </p> </div>
</div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-B39EE11B-06CC-4743-A186-53015684FD36/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-B39EE11B-06CC-4743-A186-53015684FD36" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-b39ee11b-06cc-4743-a186-53015684fd36-title-sprz408sprz408980">2.2.28 i2279</h3>
<div><p>MCAN: Specification Update for dedicated Tx Buffers and Tx Queues configured with same
    Message ID</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-5A6EA384-75F3-47F9-A4DC-D3BACF967107">The erratum updates the descriptions in Section 3.5.2 Dedicated Tx Buffers and 3.5.4 Tx
        Queue of the M_CAN User’s Manual related to message transmission from multiple dedicated Tx
        Buffers configured with the same Message ID.</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-BEFB5D8B-62AF-41EA-B694-CBA5EFCB309F">Workaround #1: </p>
<p id="GUID-51F78B9B-9AD1-40E5-91A5-4B15B068938C"> After writing the Tx messages with same Message ID to the Message RAM, request
        transmission of all these message concurrently by single write access to TXBAR. Make sure
        none of these messages have a pending Tx request before making the concurrent request. </p>
<p id="GUID-830F3F7F-E9F0-4A13-A814-8037388FCAD3"> Workaround #2: </p>
<p id="GUID-2F2FB666-0209-48EA-9FF6-4F49B2CCE7C0"> Use the Tx FIFO instead of dedicated Tx
        Buffers (set bit MCAN_TXBC[30] TFQM = 0 to use Tx FIFO) for the transmission of several
        messages with the same Message ID in a specific order.</p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-F380EAF8-8A79-46D6-8879-98FB0DC8279F/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-F380EAF8-8A79-46D6-8879-98FB0DC8279F" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-f380eaf8-8a79-46d6-8879-98fb0dc8279f-title-sprz408sprz408980">2.2.29 i2307</h3>
<div><p>Boot: ROM does not properly select OSPI clocking modes based on BOOTMODE</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-5317E2B6-141B-4436-AD9B-C37EE0CC9DA3">The ROM bootloader only selects an internal
        loopback mode for SPI/QSPI/OSPI/xSPI boot, regardless of the Iclk field value selected by
        the BOOTMODE pins (see the device specific TRM for BOOTMODE pin mappings), which is intended
        to allow the user to choose an internal or external clocking method. This results in less
        flexibility in board topology in customers designs. Customers intending to use the external
        board loopback mode could see timing issues in ROM boot because the external loopback clock
        is not being used.</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-574562F3-0F09-42E2-A674-4D93DE4D0996">The topology of the OSPI design must not use
        "External Board Loopback" if planning to use OSPI as a boot source.  All other clocking
        topologies (including internal loopback or DQS) can be used.  Refer to the device specific
        datasheet, section "Applications, Implementation, and Layout" for supported clocking
        topologies using OSPI.</p>
</div>
</div>
</div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-08725266-5333-42B2-BDF1-EAD94DBB3FA6/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-08725266-5333-42B2-BDF1-EAD94DBB3FA6" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-08725266-5333-42b2-bdf1-ead94dbb3fa6-title-sprz408sprz408980">2.2.30 i2320</h3>
<div><p>
<span>BCDMA and
      PKTDMA</span>: Descriptors and TRs required to be returned unfragmented</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-988C0889-4E69-482D-9ACE-6B361B28341A">The <span>BCDMA and
          PKTDMA</span> require that the descriptors and TRs  are placed in a memory subsystem that
        returns the descriptor or TR without any fragmenting of the descriptors. However, there are
        some memories that contain a fragmentation bridge, which makes them not available for
        holding the descriptors and TRs.</p>
<p id="GUID-CC6E202F-9992-40EE-BA49-06D120854ECD">For this device, the R5 TCM memory and PCIe cannot
        hold descriptors or TRs for PKTDMA or BCDMA</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-574562F3-0F09-42E2-A674-4D93DE4D0996">None </p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-7FCBE459-B805-40BD-9B5B-7B664BBBE53C/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-7FCBE459-B805-40BD-9B5B-7B664BBBE53C" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-7fcbe459-b805-40bd-9b5b-7b664bbbe53c-title-sprz455i207912">2.2.31 i2329</h3><div><p> MDIO: MDIO interface corruption (CPSW and PRU-ICSS)</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-3F95E19F-1DE6-41E1-B170-D01DC2A7EC8F">It is possible that the MDIO interface of all instances of CPSW and PRU-ICSS
                peripherals (if present) returns corrupt read data on MDIO reads (e.g. returning
                stale or previous data), or sends incorrect data on MDIO writes. It is also possible
                that the MDIO interface becomes unavailable until the next peripheral reset (either
                by LPSC reset or global device reset with reset isolation disabled in case of
                CPSW).</p>
<p id="GUID-CF402574-79F5-4B97-B870-3877BE1660AF">Possible system level manifestations of this issue could be (1) erroneous ethernet
                PHY link down status (2) inability to properly configure an ethernet PHY over MDIO
                (3) incorrect PHY detection (e.g. wrong address) (4) read or write timeouts when
                attempting to configure PHY over MDIO. </p>
<p id="GUID-53BCDA14-EAB5-4FBB-9B4D-CDA4A071FE38">For boot mode (only CPSW if supported), there is no workaround to guarantee the
                primary ethernet boot is successful. If this exception occurs during primary boot,
                the boot may possibly initiate retries which may or may not be successful. If the
                retries are unsuccessful, this would result in an eventual timeout and transition to
                the backup boot mode (if one is selected). If no backup boot mode is selected, then
                such failure will result in a timeout and force device reset via chip watchdog after
                which the complete boot process will restart again. </p>
<p id="GUID-92E3CD17-1FD4-473D-8BF8-77E3B10B6C55">To select a backup boot option (if supported), populate the appropriate pull
                resistors on the boot mode pins. See boot documentation for each specific device
                options, but the typical timeout for primary boot attempts over ethernet is 60
                seconds.</p>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-7D31E17B-D561-4818-8F76-A532996284BC">On affected devices, following workaround should be used: </p>
<p id="GUID-9699977F-7BDF-49F4-BA9F-D4A6EF508D92"><strong> MDIO manual mode: applicable for
                    PRU-ICSS and for CPSW.</strong></p>
<p id="GUID-2C630F10-4B96-4B29-AF9C-07793C4EB5E4"> MDIO protocol can be emulated by reading and writing to the appropriate bits within
                the MDIO_MANUAL_IF_REG register of the MDIO peripheral to directly manipulate the
                MDIO clock and data pins. Refer to TRM for full details of manual mode register bits
                and their function. </p>
<p id="GUID-049E3F8A-3A0B-4913-84E6-4BF96AEF2343"> In this case the device pin multiplexing should be configured to allow the IO to be
                controlled by the CPSW or PRU-ICSS peripherals (same as in normal intended
                operation), but the MDIO state machine must be disabled by ensuring
                MDIO_CONTROL_REG.ENABLE bit is 0 in the MDIO_CONTROL_REG and enable manual mode by
                setting MDIO_POLL_REG.MANUALMODE bit to 1. </p>
<p id="GUID-B23BA596-4FD4-47CE-BE7F-21E49671EE8D"><em> Contact TI regarding
                    implementation of software workaround. </em></p>
<div id="GUID-A12CCAC9-0EB6-4116-83A5-91D05712312B"><span>Note:</span> If using Ethernet DLR (Device Level Ring) (on CPSW or PRU-ICSS) or EtherCat
                protocol (on PRU-ICSS) there may be significant CPU or PRU loading impact to
                implement the run-time workaround 1 due to required polling interval for link status
                checks. Resulting system impact should be considered. </div>
<p id="GUID-B9E4CCE6-100B-40C8-A26A-06FF05E2A352"> In case of PRU-ICSS, the loading of the software workaround may be reduced by using
                the MLINK feature of MDIO to do automatic polling of link status via the MIIx_RXLINK
                input pin to PRU-ICSS which must be connected to a status output from the external
                PHY which does not toggle while the link is active. Depending on the specified
                behavior of the external PHY device, this PHY status output may be LED_LINK or
                LED_SPEED or the logic OR of LED_LINK and LED SPEED. Refer to the MDIO section of
                TRM for details on using the MLINK feature of MDIO. This feature is not available on
                the CPSW peripheral. </p>
<p id="GUID-265A6ECE-9715-466B-8076-6BC467282CBC"> For EtherCAT implementation on PRU-ICSS, the software workaround will be done in
                RTUx/ TX_PRUx Core. The core will have to be dedicated for workaround, which means
                this can’t be used for other purpose. The implementation will support two user
                access channels for MDIO access. This provides option for R5f core and PRU core to
                have independent access channel. The APIs will be similar to the ones we will have
                in RTOS Workaround implementation. </p>
<p id="GUID-AF33D537-2AC3-4033-B21A-54A2C9603193"> EtherCAT will continue to use PHY fast link detection via MDIO MLINK bypassing state
                m/c for link status (as this path is not affected by errata). This makes sure that
                cable redundancy related latency requirements are still met. </p>
<div id="FIG_O5F_QX5_15B">
<img alt=" MDIO Emulation via Manual Mode using PRU Core" id="IMAGE_P5F_QX5_15B" itemprop="image" src="assets/www.ti.com/ods/images/SPRZ457J/GUID-7EDE636E-D2C0-4ABF-8F75-E9EC23791CDB-low.png" title=" MDIO Emulation via Manual Mode using PRU Core"/>
<span id="GUID-BB896520-3A62-480B-849A-7296BD690CE1"><span>Figure 2-3 </span>MDIO Emulation via Manual Mode using PRU Core</span></div></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-CD38F690-163B-4510-B77B-599A560A23D4/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-CD38F690-163B-4510-B77B-599A560A23D4" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-cd38f690-163b-4510-b77b-599a560a23d4-title-sprz455i207912">2.2.32 i2331</h3><div><p> CPSW: Device lockup when reading CPSW registers</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-825009AA-A440-45A8-87A5-990D6AC4AC82">A device lockup can occur during the second read of any CPSW subsystem register after
                any MAIN domain power on reset (POR). A MAIN domain POR occurs using the hardware
                MCU_PORz signal, or via software using CTRLMMR_RST_CTRL.SW_MAIN_POR or
                CTRLMMR_MCU_RST_CTRL.SW_MAIN_POR. After these resets, the processor and internal bus
                structures may get into a state which is only recoverable with full device reset
                using MCU_PORz.</p>
<p id="GUID-D9A9AE35-1241-45F6-97A4-64EB594BF2D0">Due to this errata, Ethernet boot should not be used on this device.</p>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-7FE4789C-314F-497A-8F00-469D8AADDF52">To avoid the lockup, a warm reset
                should be issued after a MAIN domain POR and before any access to the CPSW
                registers. The warm reset realigns internal clocks and prevents the lockup from
                happening. The warm reset should be triggered using
                CTRLMMR_MCU_RST_CTRL.SW_MCU_WARMRST. This will issue a warm reset to the entire
                device (both MCU and MAIN domains), and the device will re-initiate the boot
                process. Note that reset status bits distinguishing cold and warm resets would not
                be useful due to this workaround. </p>
<p id="GUID-DA8FBC39-5D0A-49AF-8202-E39C343DBCB5"> If M4F is used as a safety processor, please consult your TI representative for
                workaround information. </p>
<p id="GUID-284D5F67-CBD5-40D7-8D4E-E5DC3E099647"> If the application never accesses any CPSW register, this errata does not apply. </p>
<p id="GUID-BBDBBB66-994D-4934-A23B-D90F80D9BDD0"> There is no workaround for Ethernet boot from CPSW0. Ethernet should not be used as
                a boot source on affected devices </p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-5D8A000D-4164-4197-A9CA-ECF5FAC74697/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-5D8A000D-4164-4197-A9CA-ECF5FAC74697" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-5d8a000d-4164-4197-a9ca-ecf5fac74697-title-sprz408sprz408980">2.2.33 i2243</h3><div><p>PCIe: Timing requirement for disabling output refclk during L1.2 substate is not
    met</p><div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-3D605CF2-ED0F-4730-9D25-1B9D2F2162BC">PCIe base specification requires Refclk to
        reach idle electrical state within 100ns of CLKREQ# deassertion when entering L1.2 substate
        (please refer TL1O_REFCLK_OFF parameter). </p>
<p id="GUID-08BA1E38-0062-4F2B-A001-B70B34419CC2">This timing requirement cannot be met when sourcing Refclk from the device since hardware
        does not automatically gate Refclk. Refclk gating has to be performed by software by writing
        to PHY_EN_REFCLK field in SERDES_RST register. </p>
<p id="GUID-78321795-FE70-4B9B-9933-BD14ABBF150D">As a result, Refclk cannot be gated in L1.2 substate. Generally, allowing Refclk to run in
        L1.2 substate is not expected to cause any functional issues. However, if gating Refclk
        within 100ns is required by the system, L1.2 substate cannot be supported.</p> </div><div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-D66A8EFD-D5B0-492A-8B42-A7322E909C00">Use an external Refclk generator to supply
        the PCIe reference clock</p> </div>
</div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-F5BB3445-2D88-4BE8-8344-6A111619130C/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-f5bb3445-2d88-4be8-8344-6a111619130c-title-sprz408sprz408980">2.2.34 i2249</h3>
<div><p>OSPI: Internal PHY Loopback and Internal Pad Loopback clocking modes with DDR timing
    inoperable</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-6CD09564-A4B2-4D38-8555-9209C4FF1C51">The OSPI Internal PHY Loopback mode and
        Internal Pad Loopback mode uses “launch edge as capture edge” (same edge capture, or 0-cycle
        timing). </p>
<p id="GUID-3B462B4F-3BDD-4020-B41B-F195206FDEE0">The programmable receive delay line (Rx PDL) is used to compensate for the round trip delay
        (Tx clock to Flash device, Flash clock to output and Flash data to Controller). </p>
<p id="GUID-2A5264E4-420B-4130-8FD6-00290CF1FDD9">In the case of internal and IO loopback modes, the total delay of the Rx PDL is not
        sufficient to compensate for the round trip delay, and thus these modes cannot be used. </p>
<p id="GUID-7E51F616-0150-44A5-9231-855B8A4C0D3D">The table below describes the recommended
        clocking topologies in the OSPI controller. All other modes not described here are affected
        by the advisory in DDR mode and are not recommended clocking topologies.</p>
<div><span id="GUID-8BB3E880-C26D-43AA-88B8-34F3CB00D71C"><span>Table 2-2 OSPI Clocking Topologies</span></span><table id="TABLE_KJN_CKN_HTB"><colgroup><col/><col/><col/><col/><col/></colgroup><thead>
<tr>
<th>Clocking Mode Terminology</th>
<th>CONFIG_REG.PHY_MODE_ENABLE</th>
<th>READ_DATA_CAPTURE.BYPASS</th>
<th>READ_DATA_CAPTURE.DQS_EN</th>
<th>Board implementation</th>
</tr>
</thead><tbody>
<tr>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__1">No Loopback, no PHY</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__2">0 (PHY disabled)</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__3">1 (disable adapted loopback clock)</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__4">X</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__5">None. Relying on internal clock. Max freq 50MHz.</td>
</tr>
<tr>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__1">External Board Loopback with PHY</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__2">1 (PHY enabled)</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__3">0 (enable adapted loopback clock)</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__4">0 (DQS disabled)</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__5">External Board Loopback (OSPI_LOOPBACK_CLK_SEL = 0)</td>
</tr>
<tr>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__1">DQS with PHY</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__2">1 (PHY enabled)</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__3">X (DQS enable has priority)</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__4">1 (DQS enabled)</td>
<td headers="GUID-F5BB3445-2D88-4BE8-8344-6A111619130C__TABLE_KJN_CKN_HTB__entry__5">Memory strobe connected to SOC DQS pin</td>
</tr>
</tbody></table></div>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-4C06D6FC-E212-4E2B-8B96-F5D9E5EC7D68">None. Please use one of the unaffected
        clocking modes based on the table in the description</p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-5438C21E-23EF-4046-B3D4-4E4D267859CE/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-5438C21E-23EF-4046-B3D4-4E4D267859CE" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-5438c21e-23ef-4046-b3d4-4e4d267859ce-title-sprz408sprz408980">2.2.35 i2256</h3>
<div><p>PCIe: MSI or MSI-X does not trigger interrupt if address is not aligned to
    8-bytes</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-1BE78FD6-BA32-4C92-9EFA-242C47D5BBA5">While operating as Root Complex, PCIe MSI or MSI-X reception causes a write to GIC ITS
        register space in order to trigger interrupt to CPU cores. If the address used in the MSI or
        MSI-X transaction is NOT aligned to 8-bytes, the interrupt to CPU cores does not occur.</p>
<p id="GUID-D233DF05-1F5C-4BA8-BF60-31238967EEFE">For example, MSI or MSI-X address with lower bits set to 0x10 does result in an interrupt
        whereas 0x14 fails.</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-7E6DEC61-F653-4361-B535-E4B05B21735D">None available. MSI or MSI-X transaction has to be issued to 8-byte aligned ITS address. </p>
</div>
</div>
</div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-EFC618EF-4660-4ED3-8EBE-D9920AD50C03/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-EFC618EF-4660-4ED3-8EBE-D9920AD50C03" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-efc618ef-4660-4ed3-8ebe-d9920ad50c03-title-sprz408sprz408980">2.2.36 i2274</h3>
<div><p>DDR: Including DDR in BSCAN causes current alarm on the DDR supply</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-26F59E91-C16B-4D21-8DA9-8A247071BCFB">BSCAN causes current alarm trips when DDR is included. Customers using BSCAN should be
        warned of this issue to preclude the DDR in the scan chain during boundary scan. This only
        affects device packages which have DDR interface pinned out.</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-C764DD92-6997-4F3C-8FFF-4E12CFBCA1FE">Remove DDR from the scan chain when performing boundary scan. If DDR interface is not
        pinned out, this errata does not apply. </p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-2E03DD03-01F6-4734-B51B-F1C24C3A411E/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-2E03DD03-01F6-4734-B51B-F1C24C3A411E" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-2e03dd03-01f6-4734-b51b-f1c24c3a411e-title-sprz408sprz408980">2.2.37 i2278</h3>
<div><p>MCAN: Message Transmit order is not ensured from dedicated Tx Buffers configured with
    same Message ID</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-431B01D8-7134-46AE-90B3-A33A4DDF5601">The erratum is limited to the case when multiple Tx Buffers are configured with the same
        Message ID (TXBC.NDTB &gt; 1).</p>
<p id="GUID-CD204EB3-6E68-4B5E-A30E-9831952A53D5">Under the following conditions, a message
        may be transmitted out of order:</p><ul id="UL_SXW_RCC_5RB">
<li id="GUID-FB16355F-5E01-49D1-810C-0A70CA533DA0">Multiple Tx Buffers configured with the
            same Message ID</li>
<li id="GUID-991D3521-7AF3-4288-9082-73BF83352BCF">Tx requests for these Tx Buffers are
            submitted sequentially with delays between each</li>
</ul><p></p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-6B5B6C1C-5D22-47A0-A99E-0285F61F4EBD">Workaround #1: </p>
<p id="GUID-320F025A-2EC2-4DE3-9CC9-6D331E3372C8"> After writing the Tx messages with same Message ID to the Message RAM, request
        transmission of all these message concurrently by single write access to TXBAR. Make sure
        none of these messages have a pending Tx request before making the concurrent request. </p>
<p id="GUID-6A0B938D-6F56-47DE-B3C1-82EA5E61C8B2"> Workaround #2: </p>
<p id="GUID-3E0FA0A3-A678-44E2-B16A-E89CA83EB110"> Use the Tx FIFO instead of dedicated Tx
        Buffers (set bit MCAN_TXBC[30] TFQM = 0 to use Tx FIFO) for the transmission of several
        messages with the same Message ID in a specific order. </p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-5DEADA3C-C40F-41F3-B5E4-5343F1EDFF1E/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-5DEADA3C-C40F-41F3-B5E4-5343F1EDFF1E" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-5deada3c-c40f-41f3-b5e4-5343f1edff1e-title-sprz408sprz408980">2.2.38 i2306</h3>
<div><p>ROM Code: Need to turn off internal termination resistors in SERDES</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-3A02E08F-830C-4BDF-AEE8-093DA9372E3F">The SERDES implementation in this device has internal termination resistors enabled by
        default. During PCIe boot, the ROM code does not disable these termination resistors, which
        results in reduced voltage swing of the PCIe reference clock, potentially less than the
        minimum limit defined for a PCIe reference clock. This can result in PCIe boot failure.</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-C1C7F602-493E-4323-9A61-376CF015416A">None</p>
</div>
</div>
</div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-76C7BD18-DB45-472F-8CE2-312284DD40C1/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-76C7BD18-DB45-472F-8CE2-312284DD40C1" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-76c7bd18-db45-472f-8ce2-312284dd40c1-title-sprz455i2038">2.2.39 i2363</h3><div><p> Boot: Peak voltage transitions may exceed PCIe spec during PCIe boot</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-6D5A105D-1BC1-45EE-AD47-4288D1188550">When booting from a PCI-Express (PCIe)
                GEN1 link, transmitter peak differential output voltage transitions may exceed the
                PCIe Base Specification Revision 4.0 maximum permitted transition voltage by as much
                as 5% when the SERDES supply rails (VDDA_0P85_SERDES0, VDDA_0P85_SERDES0_C,
                VDDA_1P8_SERDES0) are also operating at maximum voltages. PCIe GEN1 transmitter peak
                differential output voltage is fully compliant when the SERDES supply rails are
                operating at nominal or minimum permitted voltages. PCIe GEN2 links are unaffected
                by this erratum.</p>
</div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
</div>
<div id="GUID-5B30EE5E-B8D3-43C4-9AA6-066519ABEBB7">
<p id="GUID-1E6B9587-9B28-489A-85A0-D29C69792988">None</p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-2DFC5952-3670-42AB-8E2D-B56896DE0E2E/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-2DFC5952-3670-42AB-8E2D-B56896DE0E2E" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-2dfc5952-3670-42ab-8e2d-b56896de0e2e-title-sprz455i2038">2.2.40 i2312</h3><div><p> MMCSD: HS200 and SDR104 Command Timeout Window Too Small</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-2978BFB7-20CC-4033-AB64-F7D7792E3B56">Under high speed HS200 and SDR104
                modes, the functional clock for MMC modules will reach up to 192 MHz. At this
                frequency, the maximum obtainable timeout through of MMC host controller using
                MMCSD_SYSCTL[19:16] DTO = 0xE is (1/192MHz)*2^27 = 700ms. Commands taking longer
                than 700ms may be affected by this small window frame.</p>
</div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
</div>
<div id="GUID-5B30EE5E-B8D3-43C4-9AA6-066519ABEBB7">
<p id="GUID-04078738-4B67-4F63-A439-A0078C4A58F8">If the command requires a timeout
                longer than 700ms, then the MMC host controller command timeout can be disabled
                (MMCSD_CON[6] MIT=0x1) and a software implementation may be used in its place.
                Detailed steps as follows (in Linux):</p>
<p id="GUID-2B10EEB7-BCA5-42A4-AD1C-B1B181A3B786">1. During MMC host controller probe function (omap_hsmmc.c:omap_hsmmc_probe()),
                inform processor that the host controller is incapable of supporting all the
                necessary timeouts.</p>
<p id="GUID-AD818AC7-2684-4C43-B592-F3631D408417">2. Modify the MMC core software layer functionality so the core times out on its own
                when the underlying MMC host controller is unable to support the required
                timeout.</p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-1E36D99A-BBD4-4D37-A407-9656CCEB5D66/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-1E36D99A-BBD4-4D37-A407-9656CCEB5D66" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-1e36d99a-bbd4-4d37-a407-9656cceb5d66-title-sprz455i207912">2.2.41 i2371</h3><div><p> Boot: ROM code may hang in UART boot mode during data transfer</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-9C07F493-4A1B-493B-80F4-3813314D16A6">Due to advisory i2310, it is possible for ROM code execution to hang during UART
                boot. The software workaround presented in i2310 is not implemented in ROM, and thus
                an erroneous timeout interrupt can be triggered in an unexpected state. This can
                prevent the ROM from being able to clear this interrupt and therefore hang. </p>
<p id="GUID-F7CC8B23-D89A-48B2-8B16-2CF621B0C40D">This can manifest any time UART boot mode is used or when UART is used as the boot
                interface to enable production flows such as UniFlash or programing eFuses with OTP
                Keywriter.</p>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-B2348DCA-44BB-4173-8F48-BD753FBFA5EC">None. Another boot interface should be
                used.</p></div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-29429F6C-012D-4282-A9F7-2DECFD458E44/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-29429F6C-012D-4282-A9F7-2DECFD458E44" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-29429f6c-012d-4282-a9f7-2decfd458e44-title-sprz455i207912">2.2.42 i2366</h3><div><p> Boot: ROM does not comprehend specific JEDEC SFDP features for 8D-8D-8D
        operation</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-5BE100BE-5A4B-4389-B183-3F0D185FF698">JEDEC spec JESD216 - SERIAL FLASH
                DISCOVERABLE PARAMETERS (SFDP) details the parameter table used in certain serial
                flash devices to describe features and how to communicate/configure the device. The
                ROM interprets relevant portions of the SFDP for a device's features (such as a how
                to change from 1S-1S-1S to 8D-8D-8D mode), but does not properly comprehend a flash
                device that requires: </p><ul id="GUID-ADF7E43A-664C-4237-89E3-A5087B9A9B7B">
<li id="GUID-1A806CAF-4727-44D3-8572-0F2DEC2CA93D">A swapped byte order in 8D-8D-8D mode compared to 1S-1S-1S mode</li>
<li id="GUID-B08257CF-287D-46A3-A5AF-AAAADD01B83E">A command extension that in 8D-8D-8D mode that requires a different command
                        than the first byte sent (such as an inversion of the opcode or another
                        unique byte)</li>
</ul><p></p>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-B2348DCA-44BB-4173-8F48-BD753FBFA5EC">Review the SFDP table of any candidate
                flash memory that is compliant with JEDEC JESD216; in most cases vendors do not
                publish this table and can instead be requested from the flash vendor. If the 18th
                DWORD of the JEDEC Basic Flash Parameter table has bit 31 with a value of "1b", then
                the memory must be programmed with a swapped byte order from the factory or
                programmed with the SoC. If bits [30:29] have a value other than "00b" then it will
                not work with any bootmodes in 8D-8D-8D mode. Avoid using any 8D-8D-8D bootmodes
                with that flash device as a result.</p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-494B0409-970C-4187-A393-38FD52DDBFED/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-494B0409-970C-4187-A393-38FD52DDBFED" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-494b0409-970c-4187-a393-38fd52ddbfed-title-sprz455i207912">2.2.43 i2138</h3><div><p> PSIL: Configuration accesses and source thread teardowns may cause data
    corruption</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-0F6AF00C-7BB1-4F33-819B-A474AEBB8DA8">When performing a tear down on one source thread, a single data phase on a different
                source thread may be lost. This affects all PSIL_ENDPT modules that have more than 1
                source thread (ICSSG/CSI/SA2UL)</p>
<p id="GUID-FDAEC8F7-348E-4AF3-94AE-050A62604D47">Also, if a configuration response is sent out by a PSIL Endpoint Gasket while data is
                also being sent out, the response will cause data corruption. This can affect data
                transmitted long after the configuration response occurs. This affects all
                PSIL_ENDPT users that require width adaption where their PSIL port is less than
                128-bit (SA2UL).</p></div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-67B90587-CC3D-453F-A04B-324A688573AF">All PSIL source threads must be idled by disabling the source of Rx traffic before
                attempting a configuration access or a teardown of any source thread. For ICSSG/CSI,
                idling of PSIL source threads can also be done by pausing all source threads. </p></div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-0AB92148-4079-460D-9CC4-BB2F9E1EFB23/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-0AB92148-4079-460D-9CC4-BB2F9E1EFB23" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-0ab92148-4079-460d-9cc4-bb2f9e1efb23-title-sprz408sprz408980">2.2.44 i2253</h3>
<div><p>PRG: CTRL_MMR STAT registers are unreliable indicators of POK threshold
    failure</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-757591C2-E2FD-41D7-8E0E-6C74A1AA22BB">The POK overvoltage and undervoltage flags in the CTRL_MMR PRG STAT registers are
        unreliable indicators of whether the POK has seen a failure. As a result, they are being
        marked as Reserved in the device Technical Reference Manual (TRM).</p>
<p id="GUID-9B84DC53-1B94-4EAA-BA6D-7391503B3D5D">Register names affected: CTRLMMR_MCU_PRG_PP_x_STAT</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-DC6867D6-932E-4D40-AFE4-0311E23ECB00">The filtered POK output updates ESM flags. </p>
<p id="GUID-E4F31390-C000-4129-A480-B4988D0D3E38"> Upon POK initialization (i.e. enable), the ESM flags should be cleared (due to comparisons
        carried out during the bandgap and / or the POK settling time). After this initial clear,
        the ESM flags can be used as a reliable indicator of failure (or no failure) from the POKs. </p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-514CBA0A-DDD7-44BE-9815-6F9845FE5F69/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-514CBA0A-DDD7-44BE-9815-6F9845FE5F69" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-514cba0a-ddd7-44be-9815-6f9845fe5f69-title-sprz408sprz408980">2.2.45 i2259</h3>
<div><p>DDR: Possibility of starvation of low priority commands</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-CE645E73-EC57-4184-A0BC-DECA31B4C145">DDR bridge allows prioritization of commands within a given thread, based on CBA priority.
        This may cause lower priority commands within a given thread to be blocked for a long time
        in the case where DDR bandwidth is usurped by higher priority commands.</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-54E4F024-7FA1-4125-9B56-56B4D1FF90A5">System needs to ensure that high priority traffic does not usurp DDR bandwidth by managing
        traffic using Class of Service. </p>
</div>
</div>
</div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-DB10C6B2-4F61-42D7-8253-8D0516650CEB/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-DB10C6B2-4F61-42D7-8253-8D0516650CEB" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-db10c6b2-4f61-42d7-8253-8d0516650ceb-title-sprz408sprz408980">2.2.46 i2283</h3>
<div><p>Restrictions on how CP Tracer Debug Probes can be used</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-87E20BCB-193F-4B0D-8D1B-D41469895D05">Some CP Tracer bus probes do not receive the full SoC physical address but only a minimal
        set that was relevant to endpoint being monitored. This limits the usefulness of the probe
        in the SoC Analysis &gt; Traffic Profiling feature in CCS.</p>
<p id="GUID-B11744F8-A8CE-4D4A-B89D-D3B1099DCDE2">1) Address Filtering / Matching : User would typically input the full 36b/40b (depending on
        device) address for any address-qualified bus probe jobs.</p>
<p id="GUID-4920230B-EEE2-417C-ABB1-32E0C01F2CB6">2) Decoding of transaction trace : User would expect that the address provided in the
        decoded stream was the full 36b/40b physical address of the transaction.</p>
<p id="GUID-6F5E113A-DF26-421A-97F0-8E62C2C62676">3) There is an additional issue for SOCs that use
        address aliasing  (AM64x uses address aliasing with two SRAM banks).</p>
<p id="GUID-A0D3414B-0B07-42B0-A662-DFCDB5C36C1D">Affected probes:</p>
<p id="GUID-CED1235F-F2D0-43CB-BA6D-10E2930C593D">AM64x: GPMC, OSPI, SRAM</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-BEFB5D8B-62AF-41EA-B694-CBA5EFCB309F">none</p>
</div>
</div>
</div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-5BCA740C-B418-410C-AB4D-E1BFF51D36FC/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-5BCA740C-B418-410C-AB4D-E1BFF51D36FC" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-5bca740c-b418-410c-ab4d-e1bff51d36fc-title-sprz408sprz408980">2.2.47 i2305</h3>
<div><p>ICSSG: PRU RAM WRT during active FDB lookup write data corruption</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-FB9F4C42-9A88-46E8-B12B-3BF3600B1B80">The PRU Filter Data Base (FDB) RAM write can cause FDB RAM to get corrupted.</p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-C1C7F602-493E-4323-9A61-376CF015416A">1. Do not allow PRU FDB writes during New Packets, which can be achieved by taking the port
        down </p>
<p id="GUID-8E12391B-8596-4DFC-AE94-34EC305002EC"> OR </p>
<p id="GUID-CB1C25BA-7DD4-47D1-87CE-CD8C7F8C5068"> 2. PRU FDB RAM write can only happen during safe zone, ie check for start of frame
        (SOF0/SOF1) and calculate safe zone depending on transfer speeds (100MHz or 1GHz) </p>
</div>
</div>
</div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-DA2F64BC-027F-4DC7-BC7A-BC98D39B8CD7/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-DA2F64BC-027F-4DC7-BC7A-BC98D39B8CD7" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-da2f64bc-027f-4dc7-bc7a-bc98d39b8cd7-title-sprz455i207912">2.2.48 i2326</h3><div><p> PCIe: MAIN_PLLx operating in fractional mode, which is required for enabling SSC, is not
        compliant with PCIe Refclk jitter limits</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-4E6BD46E-38E9-4ED2-9F1E-E7F50B3E36BF">The MAIN_PLLx, which optionally supplies the 100MHz PCIe Refclk for SERDES and
                external components, does not comply to the PCIe Refclk jitter limits when
                configured in fractional mode. Fractional mode is required for enabling SSC,
                therefore SSC mode is not compliant to the PCIe Refclk jitter limits.</p>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-1399D518-3571-4802-AA31-D21BB9E47223">When sourcing the 100MHz PCIe Refclk from the MAIN_PLLx, the MAIN_PLLx should be
                configured in integer mode only (DACEN = 0, DSMEN = 0). This prevents the use of SSC
                for PCIe Refclk, which requires the PLL to operate in fractional mode. If SSC is
                required on the PCIe interface, an external Refclk generator with SSC should be used
                to provide the SERDES 100MHz Refclk.</p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-E8C845E2-606F-42DD-B123-6AA1ACCF34F4/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-E8C845E2-606F-42DD-B123-6AA1ACCF34F4" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-e8c845e2-606f-42dd-b123-6aa1accf34f4-title-sprz455i207912">2.2.49 i2368</h3><div><p> ICSSG: Device lockup when reading registers in ICSSG module</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-5BE100BE-5A4B-4389-B183-3F0D185FF698">A device lockup can occur during the
                second read of any ICSSG register after any MAIN domain power on reset (POR). A MAIN
                domain POR occurs using the hardware MCU_PORz signal, or via software using
                CTRLMMR_RST_CTRL.SW_MAIN_POR or CTRLMMR_MCU_RST_CTRL.SW_MAIN_POR. After these
                resets, the processor and internal bus structures may get into a state which is only
                recoverable with full device reset using MCU_PORz.</p>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-B2348DCA-44BB-4173-8F48-BD753FBFA5EC">To avoid the lockup, a warm reset
                should be issued after a MAIN domain POR and before any access to the ICSSG
                registers. The warm reset realigns internal clocks and prevents the lockup from
                happening. The warm reset should be triggered using
                CTRLMMR_MCU_RST_CTRL.SW_MCU_WARMRST. This will issue a warm reset to the entire
                device (both MCU and MAIN domains), and the device will reinitiate the boot process.
                Note that reset status bits distinguishing cold and warm resets would not be useful
                due to this workaround. </p>
<p id="GUID-97499DFA-3E75-4EFF-A871-43212687FF05">If M4F is used as a safety processor, please consult your TI representative for
                workaround information. </p>
<p id="GUID-289C769F-D0EC-48A2-8AB3-C3A046C00803">If the application never accesses any ICSSG register, this errata does not apply.</p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-518854FE-0AAA-4DB5-BC73-AFD1EEF5B418/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-518854FE-0AAA-4DB5-BC73-AFD1EEF5B418" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-518854fe-0aaa-4db5-bc73-afd1eef5b418-title-sprz408sprz408980">2.2.50 i2383</h3>
<div><p> OSPI: 2-byte address is not supported in PHY DDR mode</p>
<div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-01B55FB1-1469-4040-B7A0-5CE332747DEE">When the OSPI controller is configured for 2-byte addressing in PHY DDR Mode, an internal
        state machine mis-compares the number of address bytes transmitted to a value of 1 (instead
        of 2). This results in a state machine lockup in the address phase, rendering PHY DDR mode
        non-operable.</p>
<p id="GUID-04BFEB4B-EE63-4C06-8DF0-BC6459AE5698">This issue does not occur when using any Tap mode or PHY SDR mode. This issue also doesn't
        occur when using 4 byte addressing in PHY DDR mode.</p>
</div>
<div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-A510C318-AB79-4078-BB8C-F8717DD2EA56">For compatible OSPI memories that have programmable address byte settings, set the amount
        of address bytes required from 2 to 4 on the flash. This may involve sending a specific
        command to change address bytes and/or writing a configuration register on the flash. Once
        done, update the amount of address bytes sent in the controller settings from 2 to 4. </p>
<p id="GUID-E6CC3A12-205B-44AE-94F1-8E646DD0B751"> For compatible OSPI memories that only support 2-byte addressing and cannot be
        re-programmed, PHY DDR mode will not be compatible with that memory. Alternative modes
        include: </p>
<ul id="UL_DMD_BPY_Y1C">
<li id="GUID-AF5ADCEB-25A0-4903-8DB8-55CE3683B6E4"> PHY SDR mode </li>
<li id="GUID-0F9AA20F-CDFE-42FA-870D-B8733FA2112D">TAP (no-PHY) DDR mode </li>
<li id="GUID-55FFAA9A-7548-4AA8-A9CC-EF5867263280"> TAP (no-PHY) SDR mode</li>
</ul>
</div>
</div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-A86614B4-DDC3-43C1-BFBB-5DAD60D9B4CB/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-A86614B4-DDC3-43C1-BFBB-5DAD60D9B4CB" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-a86614b4-ddc3-43c1-bfbb-5dad60d9b4cb-title-sprz455i207912">2.2.51 i2401</h3><div><p> CPSW: Host Timestamps Cause CPSW Port to Lock up</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-8D08AF94-E314-4D79-9FE6-61D3CBD2822B">The CPSW offers two mechanisms for communicating packet ingress timestamp information
                to the host.</p>
<p id="GUID-6E9D2CA7-BB7D-4590-B0E8-C247F2C2701E">The first mechanism is via the CPTS Event FIFO which records timestamps when
                triggered by certain events. One such event is the reception of an Ethernet packet
                with a specified EtherType field. Most commonly this is used to capture ingress
                timestamps for PTP packets. With this mechanism the host must read the timestamp
                (from the CPTS FIFO) separately from the packet payload which is delivered via DMA.
                This mode is supported and is not affected by this errata.</p>
<p id="GUID-04F23767-15F8-4AD9-901C-CB51E5F42889">The second mechanism is to enable receive timestamps for all packets, not just PTP
                packets. With this mechanism the timestamp is delivered alongside the packet payload
                via DMA. This second mechanism is the subject of this errata.</p>
<p id="GUID-96969398-B105-4F9E-9909-5E64B91275F1">When the CPTS host timestamp is
                enabled, every packet to the internal CPSW port FIFO requires a timestamp from the
                CPTS. When the packet preamble is corrupted due to EMI or any other corruption
                mechanism a timestamp request may not be sent to the CPTS.  In this case the CPTS
                will not produce the timestamp which causes a lockup condition in the CPSW port
                FIFO. When the CPTS host timestamp is disabled by clearing the tstamp_en bit in the
                CPTS_CONTROL register the lockup condition is prevented from occurring. </p>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-2BBF96D7-8178-476D-A2A6-661363D5F6A5">Ethernet to host timestamps must be disabled. </p>
<p id="GUID-797E5B63-091C-4A2E-9503-E17403903C71">CPTS Event FIFO timestamping can be used instead of CPTS host timestamps.</p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-21F15ECB-7D50-4E9F-B725-505E957EEE0B/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-21F15ECB-7D50-4E9F-B725-505E957EEE0B" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-21f15ecb-7d50-4e9f-b725-505e957eee0b-title-sprz455i207912">2.2.52 i2409</h3><div><p>USB:  USB2 PHY locks up due to short suspend</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">The USB 2.0 PHY may hang in response
                to a USB wake-up event that occurs within 3 microseconds of the USB controller
                entering suspend. This PHY hang can only be recovered via a power cycle as warm
                reset is ineffectual.</p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div>
<div id="SECTION_TTX_W4D_PZB">
<p id="GUID-27390AC8-7A3D-4724-B38B-CA85383EA41B">Note: this workaround is only
                applicable if USB is not the primary boot mode. If USB is the primary boot mode, no
                workaround is available.</p>
<p id="GUID-3AD4D38E-4B3E-418E-ACD8-85E8672FFC1F">In order to prevent this issue from occurring, a specific order of operations must be
                observed during the USB controller initialization process: </p>
</div>
<div id="SECTION_PBT_FCG_NZB">
<p id="GUID-FB1E030E-39A0-4C3B-8C1F-AD7EFBB5AB3E">
</p><ol id="UL_LWK_S4D_PZB">
<li id="GUID-69F46335-6AE5-4945-AC79-C99F8F126068"> Remove USB controller reset via the LPSC. </li>
<li id="GUID-AD6127C5-1CA1-43A3-92E5-E8FDD2E5265F">Set USB controller suspend_residency_enable field in SUSP_CTRL to '1'.</li>
<li id="GUID-FFD4CAA3-6620-45F8-9DEE-9C188C489470">Proceed with normal USB controller initialization</li>
</ol>
<p></p>
</div>
</div></div>
</div></section>
<section id="TITLE-SPRZ408SPRZ408980"><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-CA763F9B-13D2-4C21-87B0-E661C2B26792/TITLE-SPRZ408SPRZ408980">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-CA763F9B-13D2-4C21-87B0-E661C2B26792" xmlns:m="http://www.w3.org/1998/Math/MathML">
<h3 id="guid-ca763f9b-13d2-4c21-87b0-e661c2b26792-title-sprz408sprz408980">2.2.53 i2291</h3>
<div><p>Debug: ATB Hang during Cortex-A53 trace</p>
<div id="GUID-6607191F-8D8F-4D49-98F0-FAC1F04612AC"><strong id="GUID-D08F7DBF-E109-4CEF-9606-539CFF27D81F">DETAILS</strong>
<p id="GUID-5939EFB0-AC0A-44A9-A7B0-523AD8D3B125">A debugger hang may occur if an Advanced
        Trace Bus (ATB) flush request is sent to a Cortex-A53 core which has its clock gated via the
        associated PSC in the disabled or software-reset disabled (SwRstDisable) state. The issue
        does not occur if the Cortex-A53 core is in a powered down state. </p>
</div>
<div id="GUID-CF4CD5B1-E47A-4C78-8D1C-40A75AA572B3"><strong id="GUID-8780274F-934C-4737-86C6-2F078D875901">WORKAROUND</strong>
<p id="GUID-0CD0BDD5-0811-4314-B7AD-B000B9479CC0">Do not perform debug trace activities on a
        Cortex-A53 core when in a disabled or software-reset disabled (SwRstDisabled) state. If only
        one Cortex-A53 core is being used in the dual core cluster, the other Cortex-A53 core should
        be in a powered down mode. This will allow debug trace of the active Cortex-A53 core.</p>
</div>
</div>
</div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-2CD5E0E4-9C47-4D34-BE77-8FB7C7F69AD9/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-2CD5E0E4-9C47-4D34-BE77-8FB7C7F69AD9" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-2cd5e0e4-9c47-4d34-be77-8fb7c7f69ad9-title-sprz455i207912">2.2.54 i2413</h3><div><p>Boot: HS-FS ROM boots corrupted ROM boot image</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">ROM supports an image format in which
                both boot loader and TIFS images are present. This is called a combined image. </p>
<p id="GUID-AAD7BEEB-5947-42A3-B370-9EB695D77FF2">On HS-FS devices, when the combined
                image is signed with an RSA key, ROM is expected to:</p><ul id="UL_JWB_DYH_J1C">
<li id="GUID-BA65BB07-2456-4093-A651-1655348BC27A"> Skip the integrity check on
                        the boot loader components</li>
<li id="GUID-B36CFB55-D024-4A95-90D6-9C23FFBFC6F1">Perform integrity check and
                        signature verification on TIFS components. </li>
</ul><p></p>
<p id="GUID-45BD2EE5-5395-4D41-A8ED-85370361DB6C">Due to a bug in ROM, ROM is skipping the integrity check on the TIFS components on an
                HS-FS device when a non-degenerate RSA key is used. </p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-5A777275-93EB-4AF1-A73D-CAA61F5BFBD8">Sign the X509 certificate with the RSA
                degenerate key for enabling the integrity check of all the components (bootloader
                and TIFS) </p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-2A0386D5-50B3-4AD3-8951-9F4E1EA6C3CE/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-2A0386D5-50B3-4AD3-8951-9F4E1EA6C3CE" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-2a0386d5-50b3-4ad3-8951-9f4e1ea6c3ce-title-sprz455i207912">2.2.55 i2414</h3><div><p>Boot: Ethernet PHY Scan and Bring-Up Flow doesn't work with PHYs that don't support Auto
        Negotiation</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">ROM Ethernet (either RGMII or RMII)
                boot mode relies on PHY auto-negotiation to complete before checking for link
                status. Hence PHY that do not support auto-negotiation cannot work with this boot
                mode. </p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-5A777275-93EB-4AF1-A73D-CAA61F5BFBD8">None, a PHY supporting
                auto-negotiation is required. </p>
</div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-C86EEC1A-7C17-4921-900A-89F9FCDA2B00/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-C86EEC1A-7C17-4921-900A-89F9FCDA2B00" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-c86eec1a-7c17-4921-900a-89f9fcda2b00-title-sprz455i207912">2.2.56 i2415</h3><div><p>Boot: UART Backup Boot Authentication Failure w/ xSPI Primary Boot Mode</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">On HS-SE device type using a flash
                based primary boot mode which support redundant boot address like OSPI boot mode and
                a secondary boot mode like UART. Under the following condition:</p>
<p id="GUID-56CFB7A5-FED5-45E4-9974-1EB9F32B9E5D">Boot a valid image from backup boot
                media (UART) with below configuration: </p><ol id="UL_HWF_D13_J1C">
<li id="GUID-4C222AE5-D2D7-409E-B3D6-1E219920811A">Primary Image at 0x0 =&gt; Bad Image (fails authentication)</li>
<li id="GUID-F19FCF6C-4513-457D-8582-D13AB57046F1">Redundant Image at 0x40_0000
                        =&gt;  Valid TIFS image but not a ROM boot (fails authentication)</li>
<li id="GUID-14FB9EF7-E174-408E-BDA3-9F53A3F79A1A">Backup boot mode =&gt; Valid Image (Expected Image to boot)</li>
</ol>
<p></p>
<p id="GUID-A92B94B1-267D-44C8-9C86-5EFED919F287">ROM is not able to boot the Valid
                image from the secondary boot mode, like UART boot media. </p>
<p id="GUID-268F6221-B4E5-4965-BF8F-ED524AF201D5">Under normal circumstance,  after each time an image failed to boot, Secure ROM has
                to reset all the internal state machine for the next Retry operation. </p>
<p id="GUID-13A18A32-3BE4-4712-8C0A-05DA01DF705D">When trying operate on the TIFS
                certificate, Secure ROM doesn’t reset all the necessary variables after the Image
                failed at Redundant offset.</p>
<p id="GUID-80B9D34C-3A31-4C4E-98BC-27DB5033FA46">Hence, during Backup boot flow Secure ROM was not able to authenticate the
                Certificate/Image binary. </p>
<p id="GUID-E6C16AFC-8BDB-47C0-B0C1-C2B6FBEB94CF">Due to this, Boot fails at UART backup boot for a Valid Image binary as well.</p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-5A777275-93EB-4AF1-A73D-CAA61F5BFBD8">None, other than making sure the image
                located at the redundant offset is a complete boot certificate and not just a
                TIFS/SYSFW certificate.</p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-D605E5DF-BE28-4276-A719-1F80E832490E/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-D605E5DF-BE28-4276-A719-1F80E832490E" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-d605e5df-be28-4276-a719-1f80e832490e-title-sprz455i207912">2.2.57 i2417</h3><div><p>Boot: GPMC NAND configured to slower clock speed</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">When using GPMC NAND boot mode the
                GPMCFCLKDIVIDER field of the GPMC_CONFIG1 register bit [1:0] (i.e. GPMCFCLKDIVIDER)
                gets set to 1 which causes a divide by 2 for the GPMC_FCLK. </p>
<p id="GUID-EDF8072A-1C98-4874-BF97-55DC868D06A7">The ROM uses very conservative CONFIG timing values anyways so end result may not
                really adversely affect throughput.</p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-5A777275-93EB-4AF1-A73D-CAA61F5BFBD8">None.</p>
</div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-A48FFD76-BD18-4AE9-B299-409665F576F3/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-A48FFD76-BD18-4AE9-B299-409665F576F3" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-a48ffd76-bd18-4ae9-b299-409665f576f3-title-sprz455i207912">2.2.58 i2418</h3><div><p>Boot: Secure ROM Panic due to Certificate Info not present</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">In normal boot flow ( other than Full
                Combined Image flow), if Certificate info ( Extended info or Legacy info ) is not
                present, Secure ROM will enter to an infinite loop. This condition will be observed
                when a certificate is given to the SOC, which has no certificate info present in it.
                Secure ROM will panic ( stuck in infinite loop ) on below further conditions:</p><ol id="UL_ODD_LJ4_L1C">
<li id="GUID-5054D5B4-240B-496A-8ED2-F5BBBC38E0F0">Certificate info is not
                        present</li>
<li id="GUID-340FF122-B30D-4B80-BDCE-7E565779CF37">Address translation
                        Failure</li>
<li id="GUID-865C9E4A-C3B4-4AE0-99CE-BB386756B4F7"> Hash computation
                        failure</li>
</ol><p></p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-5A777275-93EB-4AF1-A73D-CAA61F5BFBD8">Ensure that Certificate into is
                present (Extended info or Legacy info). </p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-E464D0C1-7831-41E0-9EE8-1FB674E5968D/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-E464D0C1-7831-41E0-9EE8-1FB674E5968D" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-e464d0c1-7831-41e0-9ee8-1fb674e5968d-title-sprz455i207912">2.2.59 i2419</h3><div><p>Boot: When disabling deskew calibration, ROM does not check if deskew calibration was
        enabled</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">If PLL Deskew calibration is being
                disabled, the ROM driver code intends to check if deskew calibration is enabled and
                if lock has failed. However the current code has an assignment in an if condition.
                As a result, it does not check if deskew calibration is enabled before clearing the
                config bit. There is no functional issue.</p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-5A777275-93EB-4AF1-A73D-CAA61F5BFBD8">None</p>
</div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-4A5828AE-92F4-4569-A32F-F63DF7A50C8D/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-4A5828AE-92F4-4569-A32F-F63DF7A50C8D" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-4a5828ae-92f4-4569-a32f-f63df7a50c8d-title-sprz455i207912">2.2.60 i2420</h3><div><p>Boot: XSPI Boot time is not consistent in SFDP mode</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">When using xSPI boot with SFDP enabled
                (i.e. booting in DDR mode at 25Mhz) there is boot time variation across cold or warm
                boot. The issue is related to asynch bridge crossing in the OSPI subsystem, it is
                causing a race condition between: </p><ol id="UL_P13_4K4_L1C">
<li id="GUID-E527128D-54C5-4C73-846C-1BDE906F4AD3">OSPI IP finishing its
                        prefetch of data</li>
<li id="GUID-C0328D76-B50C-40AA-9809-A336326AE3FB">The next read transaction
                        being submitted to the OSPI IP by the TI OSPI wrapper.</li>
</ol>This introduces enough of a delay to cause the OSPI controller to de-assert
                chip select hence slowing down the overall transfer.<p></p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-5A777275-93EB-4AF1-A73D-CAA61F5BFBD8">None</p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-226433B7-6A89-4D1C-A7C8-8A9DAA758470/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-226433B7-6A89-4D1C-A7C8-8A9DAA758470" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-226433b7-6a89-4d1c-a7c8-8a9daa758470-title-sprz455i207912">2.2.61 i2422</h3><div><p>Boot: ROM timeout for MMCSD filesystem boot too long</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">Due to a bug in ROM if attempting to
                boot in SD/MMC boot (filesystem mode) from an eMMC device that is empty or erased
                (or factory fresh) the normal boot timeout to switch to backup boot mode will not
                occur as the boot gets stuck in an infinite loop until the watchdog timer reset kick
                in.</p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-5A777275-93EB-4AF1-A73D-CAA61F5BFBD8">Need to boot from another primary boot
                mode to program the eMMC flash.</p>
</div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-66E7AD1D-325E-4AAB-BC3D-74E77831F823/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-66E7AD1D-325E-4AAB-BC3D-74E77831F823" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-66e7ad1d-325e-4aab-bc3d-74e77831f823-title-sprz455i207912">2.2.62 i2423</h3><div><p>Boot: HS-FS ROM applies debug access restrictions to all address space covered by the
        efuse controller firewall</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">On HS-FS device ROM applies debug
                restrictions to FWL 33 and 66 which contains secure assets. The debug access
                restriction was applied to the entire firewall region and not just to the region
                which applies to the secure asset. This prevent the use of an external emulator to
                be able to perform initial flash programming for example without requiring TIFS SW
                to in the picture. </p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-5A777275-93EB-4AF1-A73D-CAA61F5BFBD8">TIFS SW is needed to be able to
                request the needed firewall to be open. </p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-7BB70769-8B3C-425F-BEC7-E78BA07E2FEB/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-7BB70769-8B3C-425F-BEC7-E78BA07E2FEB" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-7bb70769-8b3c-425f-bec7-e78ba07e2feb-title-sprz455i2038">2.2.63 i2431</h3><div><p> BCDMA: RX Channel can lockup in certain scenarios</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-9C6447C8-3D08-450A-88CB-61796D9E0118">BCDMA RX chan Teardown can lockup
                channel and cannot be used for subsequent transfers if none of the TRs have EOP flag
                set in configuration specific flags field. Subsequently when channel is re-enabled,
                transfer does not not complete and terminates with various errors in TR
                response.</p></div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
<p id="GUID-C8897984-7647-4853-9C32-2ECCBF85E26E">a) When receiving data from a
                PSIL/PDMA peripheral, EOP flag needs to be set in the each TR's configuration
                specific flag field and PDMA's 1 X-Y FIFO Mode Static TR "Z" parameter should be set
                to non zero value for channel teardown to function properly and cleanup the internal
                state memory. Otherwise it leads to channel lockups on subsequent runs. The PDMA Z
                count should also match the TR size, so that PDMA delineates each transfer as an
                individual packet. This is especially problematic in cases like where TRPD has
                infinite reload count set to perform cyclic transfer using a single set of TRs in
                streaming mode, in which case each TR could potentially be the last one. </p>
<p id="GUID-FE1E3A95-37B7-4CF8-BC1D-8369836C7F98">b) If the usecase doesn't allow for PDMA Z count to be set in advance or packet EOP
                cannot be set then alternate is to use PKTDMA in single buffer mode instead of
                BCDMA. </p></div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-8BD1B060-30B7-4E4A-AA26-E01EE66123A8/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-8BD1B060-30B7-4E4A-AA26-E01EE66123A8" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-8bd1b060-30b7-4e4a-aa26-e01ee66123a8-title-sprz455i207912">2.2.64 i2433</h3><div><p>ICSS: Reading the 64-bit IEP timer does not have a lock MSW logic when LSW is
        read</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-F14E61C9-4C74-4BD6-90B7-0E51BA7BDD18">IEPx 64-bit timestamp can be incorrect when lower 32-bit data is 0xFFFFFFFC or above
                (at 250MHz). In this case the upper 32-bit value is updated but lower value is the
                old number. The issue is seen when IEP counter (IEP_COUNT_REG1 : IEP_COUNT_REG0) is
                read back-to-back from ICSS PRU cores.</p>
<p id="GUID-CA597FC8-7A46-415F-A707-E8CDC53CE8B2"><strong>Example 1:</strong></p>
<p id="GUID-A1F04DCB-2670-4738-8590-F93B3C0ED429">1st read : 0x000000D0(Upper):0xFFFFFFFC(lower)</p>
<p id="GUID-8EA1F5A0-24B2-4DBD-8EE8-D823D42DA23C">2nd read : 0x000000D0(Upper):0x00000028(lower)</p>
<p id="GUID-C91B4866-0965-4B3D-9D02-71770F3737BE"><strong>Example 2:</strong></p>
<p id="GUID-6552C741-4737-4D93-BA32-BE13D7E7C030">1st read : 0x000000D7(Upper):0xFFFFFFFC(lower)</p>
<p id="GUID-3B3D8F81-BC5A-484D-9610-BDBFF85EA0EE">2nd read : 0x000000D7(Upper):0x0000002C(lower)</p>
<p id="GUID-31C864E1-EC9A-49BE-9EB2-97915B9E257B"><strong>Example 3:</strong></p>
<p id="GUID-7C430FC3-CA42-428E-8D6B-458CC5C1E59D">1st read : 0x000000D6(Upper):0xFFFFFFF0(lower)</p>
<p id="GUID-B6FA1727-77BC-4393-AF21-295300703CA9">2nd read : 0x000000D7(Upper):0xFFFFFFFC((lower)</p>
<p id="GUID-4DC6ECBC-47E9-46AA-B37E-C31D5DF8CFB0">As shown above, this leads to timer increment behavior that is non-monotonic or timer
                differences to be unusually large as in Example 3 . This is due to 1 cycle race
                condition when loading 64-bit value from IEPx counter.</p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-E35A4F98-11E6-47F2-BEA3-2470CCA7C430">Note: these workarounds exist in SDK9.2 and later </p>
<p id="GUID-51577F04-A96C-4F98-8B3E-B78C6599D99C"> Workaround in C for PRU: </p>
<pre id="CODEBLOCK_SQ5_F5G_2BC"><code>uint64_t timestamp = (uint64_t) (0x2E0010); </code></pre>
<p id="GUID-77B4366B-8A3C-44D4-92A4-EC5A056B1203"> /* Workaround starts here */ </p>
<pre><code>if ((timestamp &amp; 0xFFFFFFFF) &gt;= 0xFFFFFFFC)

{     timestamp = *(uint64_t*) (0x2E0010); } </code></pre>
<p id="GUID-4530BAA7-D354-4E08-97A1-7647990C4C91"> /* Workaround ends here */ </p>
<p id="GUID-78BB4339-EF00-414C-87E9-CF41AF14FFFB"> Workaround in assembly for PRU: </p>
<pre><code> ldi32 r4, 0xFFFFFFFC ; 0-4 for 250MHz clock
    ;load 64-bit timestamp to r2:r3
    lbco &amp;r2, c26, 0x10, 8
    qbgt skip_iep_read_errata. r2, r4
    ;re-read IEP if IEP_COUNTER_LOW &gt;= 0xFFFF_FFFC
    lbco &amp;r2, c26, 0x10, 8
skip_iep_read_errata: </code></pre>
<p id="GUID-E57BABCC-FEC8-4DE3-AF76-AC4339BB0403"> Workaround in C for R5F, A53: </p>
<pre><code>uint64_t getIepTimeStamp64 (void)
{
    uint64_t u64Timestamp1 = (volatile uint64_t)(0x300AE010);
    uint64_t u64Timestamp2 = (volatile uint64_t)(0x300AE010);
    if (u64Timestamp2 &gt; u64Timestamp1)
    {
#ifdef __DEBUG
        if (((u64Timestamp2 &gt;&gt; 32)-(u64Timestamp1 &gt;&gt; 32)) == 1)
        {
            /* HW errata fixed due to picking u64Timestamp1*/
            if ((u64Timestamp2 &amp; 0xFFFFFFFF) &gt;= (u64Timestamp1 &amp; 0xFFFFFFFF))
           

{                 DebugP_log ("Errata fixed (1): %llx : %llx\r\n", 
        u64Timestamp1, u64Timestamp2);             }

        }
#endif
        return u64Timestamp1;
    }
    else
    {
#ifdef __DEBUG
        if ((u64Timestamp2 &amp; 0xFFFFFFFF) &lt; (u64Timestamp1 &amp; 0xFFFFFFFF))
       

{             /* Adjust the IEP MSW in the case running into HW errata */             
    DebugP_log ("Errata fixed (2): %llx : %llx\r\n", u64Timestamp1, 
u64Timestamp2);         }

#endif
        /* HW errata fixed due to picking u64Timestamp2*/
        return u64Timestamp2;
    }
} </code></pre>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-1973B934-4B3D-4E24-8903-2007BA72803E/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-1973B934-4B3D-4E24-8903-2007BA72803E" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-1973b934-4b3d-4e24-8903-2007ba72803e-title-sprz455i207912">2.2.65 i2434</h3><div><p>ICSS: IEP RX SOF and TX SOF capture register issue in 32-bit shadow mode when nano
        seconds part is zero</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-773FB452-A12A-4C2F-90C8-467FDF8990B5">IEP timestamp can get corrupted if the nano second portion is zero. This issue is
                seen in 32-bit shadow mode and also seen with HW timestamp capture registers i.e.
                when IEPx_CAPR0_REG0(Nano seconds part is 0x00000) then IEPx_CAPR0_REG1
                (milliseconds part) is retained as old value. Both RX_SOF(IEPx_CAPR0_REG0/1) capture
                register and TX_SOF(IEPx_CAPR4_REG0/1) capture register can be affected.</p>
<p id="GUID-48023AA9-BC8F-4D3B-9460-6CC1CE4CD9A0"> Examples:</p><ul id="UL_E3B_MJC_FBC">
<li id="GUID-96F8FA70-9C6E-4DF1-AF1F-1FFC09A7326F">previous packet IEP0 timestamp at EOF: 0xE650(ms):0xf4084(ns)</li>
<li id="GUID-1AB71F0E-E518-4478-BE2A-5BA32FE60BA4">Next packet IEP0 timestamp from SOF IEP capture register:
                        0xE650(ms):0x00000(ns)</li>
<li id="GUID-4813AD02-11D5-4F49-AC8D-2A623F4129E1">Next packet IEP0 timestamp at l2 fifo drain check for 27 bytes:
                        0xE651(ms):0x1770(ns)</li>
</ul><p></p>
<p id="GUID-F46FBA54-B3DD-4748-AC65-E3832DC846EB"> From the above, it is clear that IEP0 timestamp from capture register is incorrect
                because previous packet eof timestamp should be less than next packet sof
                timestamp.</p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-E35A4F98-11E6-47F2-BEA3-2470CCA7C430">If IEPx_CAPRx_REG0 (nano seconds part)
                from IEP capture register is 0x00000, then load the millisecond's part from
                IEPx_CAPRx_REG1.</p>
</div></div></div>
</div></section>
<section><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-7C8F5776-DFE7-4FB1-8366-D4A1107A054B/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-7C8F5776-DFE7-4FB1-8366-D4A1107A054B" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-7c8f5776-dfe7-4fb1-8366-d4a1107a054b-title-sprz455i207912">2.2.66 i2435</h3><div><p>Boot: ROM timeout for eMMC boot too long</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-6B11201A-0F42-4A75-A624-B6A97813314C">Due to a bug in ROM, if attempting to
                boot in eMMC boot mode (ie, from eMMC boot partitions, sometimes referred to as eMMC
                alternative mode) from an eMMC device that is empty or erased (or factory fresh),
                the normal boot timeout to switch to backup boot mode takes 10 seconds. </p>
</div>
<div id="GUID-DCCA2166-B707-4E77-BA63-FC9ADA4E4A48"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
</div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51">
<p id="GUID-5A777275-93EB-4AF1-A73D-CAA61F5BFBD8">Need to boot from another boot mode if
                this timeout considered too long in the system.</p>
</div></div></div>
</div></section>
<section><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-E5C64F92-6F0A-4FE0-B61B-52C752C541D5/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-E5C64F92-6F0A-4FE0-B61B-52C752C541D5" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-e5c64f92-6f0a-4fe0-b61b-52c752c541d5-title-sprz455i2038">2.2.67 i2436</h3><div><p> BCDMA: BCDMA RX_IGNORE_LONG setting in RX CHAN CFG register doesn't work</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-8E72E3AF-F6E0-43BA-BE6E-C3CF17B720E5">RX_IGNORE_LONG flag in RXCHAN CFG register of BCDMA gets ignored and BCDMA reports
                errors in TR response when remote endpoints don't send EOP to match TR boundary.</p></div><div id="GUID-7E0ED4A8-4874-450E-8C08-A3CE852883D9"><strong id="GUID-31712C17-A51B-48B4-A1B7-0681FFEEB55E">WORKAROUND(S):</strong>
<p id="GUID-94A31FC7-7907-4232-94F0-63D072A14CCB">RX_IGNORE_LONG is unusable, so remote endpoint such as PDMA should close packet by
                sending EOP to match TR boundary (PDMA X*Y*Z should match TR
                ICNT0*ICNT1*ICNT2*ICNT3) </p>
<p id="GUID-AC3FCFC9-0E8A-4A54-AE26-D960D5A332B3"> If infinite stream is desired (PDMA Z=0) then switch to PKTDMA and use Single Buffer
                Mode </p></div></div></div>
</div></section>
<section id="TITLE-SPRZ455I207912"><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-8E05E432-3CE0-46D1-ADF0-0D1E26C89B13/TITLE-SPRZ455I207912">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-8E05E432-3CE0-46D1-ADF0-0D1E26C89B13" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-8e05e432-3ce0-46d1-adf0-0d1e26c89b13-title-sprz455i207912">2.2.68 i2160</h3><div><p> DDR: Valid VRef Range Must be Defined During LPDDR4 Command Bus Training</p><div id="GUID-09554C63-6174-4993-8E38-7F8F1AD6FA96"><strong id="GUID-A68B228B-6315-47AB-B150-083D33751ECC">DETAILS:</strong>
<p id="GUID-52D153F9-74D3-43E9-A5EE-0EDBB24C28A9">The DDR PHY updates VREF(ca) for the command/address bus during LPDDR4 Command Bus
                Training (CBT). If VREF(ca) search range is set to invalid values such as no working
                settings can be found during CBT, the training process could fail or hang.</p></div><div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-CFE769A8-62B2-4009-B350-DED5E591AC81">Set the following fields to known valid working values before enabling CBT.</p>
<p id="GUID-117EEF8C-10DA-41D6-9EEF-2509E08C28DC">For frequency set 0:
                PI_CALVL_VREF_INITIAL_START_POINT_F0 and PI_CALVL_VREF_INITIAL_STOP_POINT_F0</p>
<p id="GUID-6BFE3C2A-C73A-48C8-BF35-87A4322E0197">For frequency set 1:
                PI_CALVL_VREF_INITIAL_START_POINT_F1 and PI_CALVL_VREF_INITIAL_STOP_POINT_F1</p>
<p id="GUID-6F5101C7-C52A-46C2-BCDE-1D53B90DCA1C">For frequency set 2:
                PI_CALVL_VREF_INITIAL_START_POINT_F2 and PI_CALVL_VREF_INITIAL_STOP_POINT_F2</p>
<p id="GUID-233AA356-F16A-40C5-AB36-1E5CC667BF0E">Recommendation is to use the nominal
                VRef value (based on the device programming of drive strength on the processor and
                termination in the memory) +/- 4%. Please use the online DDR Register Configuration
                Tool at <a href="https://dev.ti.com/sysconfig/" target="_blank" xmlns:opentopic="http://www.idiominc.com/opentopic">http://dev.ti.com/sysconfig</a> to program these registers and check the
                Revision History to ensure this workaround has been addressed in the version of the
                tool being used.</p></div></div></div>
</div></section>
<section id="TITLE-SPRZ455I2038"><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-62E2D5E0-F118-4CF2-B7FA-B218B8B5CB88/TITLE-SPRZ455I2038">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-62E2D5E0-F118-4CF2-B7FA-B218B8B5CB88" xmlns:m="http://www.w3.org/1998/Math/MathML"><h3 id="guid-62e2d5e0-f118-4cf2-b7fa-b218b8b5cb88-title-sprz455i2038">2.2.69 i2482</h3><div><p>Boot: ROM does not provide enough clocks during SD card initialization</p><div id="GUID-8D234C25-03BD-4F85-85C0-7E3CD57B0AE6"><strong id="GUID-C27A03B6-D548-4B6A-9336-ADE481741FA4">DETAILS:</strong>
<p id="GUID-43030BB7-0C65-47C6-AEE1-415D8C8390F9">ROM code is not providing 74 clocks
                before sending first command as specified in the SD Card Physical Layer
                Specification ver. 2.00. This may cause SD card boot to fail, however, a failure has
                never been observed due to this errata on affected devices. </p></div>
<div id="GUID-C63ECDCE-0A19-4D66-8004-BF5F2464DC51"><strong id="GUID-75C659DF-65DF-4B4A-A5D6-CB37E0730AEF">WORKAROUND(S):</strong>
<p id="GUID-B90AB63E-003F-4474-8CB4-395806C2EFEE">None</p>
</div></div></div>
</div></section>
<section id="TITLE-SPRZ455TMSECTION"><div data-url="//www.ti.com/document-viewer/lit/html/SPRZ457J#GUID-845B7652-3A02-4E30-B6DC-5E1531B455BD/TITLE-SPRZ455TMSECTION">
<meta content="noindex, nofollow" name="robots"/>
<div id="GUID-845B7652-3A02-4E30-B6DC-5E1531B455BD"><h1 id="guid-845b7652-3a02-4e30-b6dc-5e1531b455bd-title-sprz455tmsection">3 Trademarks</h1><p>All trademarks are the property of their respective owners.</p></div>
</div></section>
<section id="revision-history"><div data-url="/document-viewer/lit/html/SPRZ457J#GUID-354FCC39-266B-4046-AC30-0F72A9770B4F/TITLE-SPRZ455REVISIONHISTORY">
<meta content="noindex, nofollow" name="robots"/>
<div><h1 id="guid-354fcc39-266b-4046-ac30-0f72a9770b4f-title-sprz455revisionhistory">4 Revision History</h1><div></div><p><strong>Changes from December 2, 2024 to October 31, 2025 (from Revision I (December 2024) to Revision J (October 2025))</strong></p><ul><li><span>Added Usage Note i2330: DDRSS Register Configuration Tool
                    Updates</span><span><a>Go</a></span></li><li><span>Added Advisory i2436; BCDMA: BCDMA RX_IGNORE_LONG setting in RX CHAN
                    CFG register doesn't work</span><span><a>Go</a></span></li><li><span>Added Advisory i2160; DDR: Valid VRef Range Must be Defined During
                    LPDDR4 Command Bus Training</span><span><a>Go</a></span></li><li><span>Added Advisory i2482; Boot: ROM does not provide enough clocks
                    during SD card initialization</span><span><a>Go</a></span></li></ul></div>
</div></section>
</body>
</html>
