
---------- Begin Simulation Statistics ----------
final_tick                               2541829032500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215454                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   215453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.49                       # Real time elapsed on the host
host_tick_rate                              606568467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198163                       # Number of instructions simulated
sim_ops                                       4198163                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011819                       # Number of seconds simulated
sim_ticks                                 11819187500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.622917                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377845                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846751                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2411                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74676                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803364                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53145                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278887                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225742                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975229                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63867                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26934                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198163                       # Number of instructions committed
system.cpu.committedOps                       4198163                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.627460                       # CPI: cycles per instruction
system.cpu.discardedOps                        188834                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607948                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452542                       # DTB hits
system.cpu.dtb.data_misses                       7706                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406048                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849449                       # DTB read hits
system.cpu.dtb.read_misses                       6916                       # DTB read misses
system.cpu.dtb.write_accesses                  201900                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603093                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18033                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3374023                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027883                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659258                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16731469                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177700                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954720                       # ITB accesses
system.cpu.itb.fetch_acv                          512                       # ITB acv
system.cpu.itb.fetch_hits                      947512                       # ITB hits
system.cpu.itb.fetch_misses                      7208                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4217     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6080                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14423                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5130                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10913428000     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9035500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17766500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               883268000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11823498000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902985                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946784                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7987137000     67.55%     67.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3836361000     32.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23624993                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85454      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542624     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839907     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593007     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198163                       # Class of committed instruction
system.cpu.quiesceCycles                        13382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6893524                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22851457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22851457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22851457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22851457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117186.958974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117186.958974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117186.958974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117186.958974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13087492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13087492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13087492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13087492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67115.343590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67115.343590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67115.343590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67115.343590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22501960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22501960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117197.708333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117197.708333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12887995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12887995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67124.973958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67124.973958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.264964                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539416128000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.264964                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204060                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204060                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128168                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34848                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86547                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34239                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29012                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29012                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40923                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11111744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11111744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17818097                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157487                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002788                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052724                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157048     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157487                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820759538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376215500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461977000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5572736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4475648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10048384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5572736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5572736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471499077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378676453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850175530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471499077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471499077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188699265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188699265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188699265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471499077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378676453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038874796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000129168500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406668                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111732                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121176                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10387                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2182                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5863                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013225500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4762331750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13731.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32481.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103921                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80322                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.979158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.480310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.696370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34333     42.22%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24321     29.91%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9921     12.20%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4595      5.65%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2364      2.91%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1458      1.79%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          893      1.10%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          610      0.75%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2832      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81327                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.028142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.405327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.797220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1317     17.99%     17.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5519     75.40%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           294      4.02%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.16%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.36%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            7      0.10%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6506     88.88%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.23%     90.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              490      6.69%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.32%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.79%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9383616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7613696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10048384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11819182500                       # Total gap between requests
system.mem_ctrls.avgGap                      42487.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4939136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7613696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417891331.362667679787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376039385.110017061234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644180998.059299826622                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121176                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2504102000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258229750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290524181000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28758.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32291.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397538.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315416640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167621355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560561400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309446820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5161865850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191733600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7639054545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.326539                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    447784750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10976982750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265350960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141014610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486298260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311545260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5117570580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        229034880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7483223430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.141951                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    543741250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10881026250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11811987500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1627617                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1627617                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1627617                       # number of overall hits
system.cpu.icache.overall_hits::total         1627617                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87138                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87138                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87138                       # number of overall misses
system.cpu.icache.overall_misses::total         87138                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5354686500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5354686500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5354686500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5354686500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1714755                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1714755                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1714755                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1714755                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050817                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050817                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050817                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050817                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61450.647249                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61450.647249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61450.647249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61450.647249                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86547                       # number of writebacks
system.cpu.icache.writebacks::total             86547                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87138                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87138                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87138                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87138                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5267549500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5267549500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5267549500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5267549500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050817                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050817                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050817                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050817                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60450.658725                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60450.658725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60450.658725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60450.658725                       # average overall mshr miss latency
system.cpu.icache.replacements                  86547                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1627617                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1627617                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87138                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87138                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5354686500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5354686500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1714755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1714755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050817                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050817                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61450.647249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61450.647249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5267549500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5267549500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050817                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050817                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60450.658725                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60450.658725                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1650655                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86625                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.055180                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3516647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3516647                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313285                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313285                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313285                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105741                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105741                       # number of overall misses
system.cpu.dcache.overall_misses::total        105741                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6789754500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6789754500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6789754500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6789754500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419026                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419026                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419026                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419026                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074517                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074517                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074517                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64211.181093                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64211.181093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64211.181093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64211.181093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34672                       # number of writebacks
system.cpu.dcache.writebacks::total             34672                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36689                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4407165500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4407165500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4407165500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4407165500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63823.864624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63823.864624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63823.864624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63823.864624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68908                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3306225000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3306225000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059243                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059243                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67136.924826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67136.924826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2681423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2681423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66992.030180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66992.030180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3483529500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3483529500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61660.846093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61660.846093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725742500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725742500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049383                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049383                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59455.057535                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59455.057535                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64571000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64571000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080093                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080093                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72065.848214                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72065.848214                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080093                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080093                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71065.848214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71065.848214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.493455                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1375078                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.955274                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.493455                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952600                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952600                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2625355981500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287718                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745088                       # Number of bytes of host memory used
host_op_rate                                   287718                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   205.02                       # Real time elapsed on the host
host_tick_rate                              396398217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58986740                       # Number of instructions simulated
sim_ops                                      58986740                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081268                       # Number of seconds simulated
sim_ticks                                 81267945000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.152430                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5668238                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8835578                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1100                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            540887                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7881094                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192757                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          631148                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           438391                       # Number of indirect misses.
system.cpu.branchPred.lookups                10081933                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392062                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        39370                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54047390                       # Number of instructions committed
system.cpu.committedOps                      54047390                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.005204                       # CPI: cycles per instruction
system.cpu.discardedOps                        951121                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15099224                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15625479                       # DTB hits
system.cpu.dtb.data_misses                       1549                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10631353                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10946524                       # DTB read hits
system.cpu.dtb.read_misses                       1301                       # DTB read misses
system.cpu.dtb.write_accesses                 4467871                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4678955                       # DTB write hits
system.cpu.dtb.write_misses                       248                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123502                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38101881                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11391821                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4869466                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89360286                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.332756                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18035749                       # ITB accesses
system.cpu.itb.fetch_acv                          124                       # ITB acv
system.cpu.itb.fetch_hits                    18034492                       # ITB hits
system.cpu.itb.fetch_misses                      1257                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4938      9.68%      9.96% # number of callpals executed
system.cpu.kern.callpal::rdps                     298      0.58%     10.54% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.54% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rti                      392      0.77%     11.31% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.54% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.54% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50987                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52631                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1915     35.14%     35.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      83      1.52%     37.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3415     62.66%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5450                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1913     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       83      2.10%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1913     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3946                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              78579813500     96.69%     96.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                62990000      0.08%     96.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                90969500      0.11%     96.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2537213500      3.12%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81270986500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998956                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.560176                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.724037                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 350                      
system.cpu.kern.mode_good::user                   350                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 350                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.669216                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.801833                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6470645500      7.96%      7.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          74800341000     92.04%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        162423412                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897361      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37601759     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28369      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605537     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549350      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84767      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54047390                       # Class of committed instruction
system.cpu.quiesceCycles                       112478                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        73063126                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1301935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1841418839                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1841418839                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1841418839                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1841418839                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118085.086508                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118085.086508                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118085.086508                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118085.086508                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           125                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    41.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1060792353                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1060792353                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1060792353                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1060792353                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68025.673528                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68025.673528                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68025.673528                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68025.673528                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4855475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4855475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115606.547619                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115606.547619                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2755475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2755475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65606.547619                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65606.547619                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1836563364                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1836563364                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118091.780093                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118091.780093                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1058036878                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1058036878                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68032.206662                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68032.206662                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1274955                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31452                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255246                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15134                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12120                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12120                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255247                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18947                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3765740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3765740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3892972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160671552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160671552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3003200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3006227                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164673107                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303372                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010727                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303222     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303372                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2580000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7877108033                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             269973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169203250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6414512500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80335808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1985600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82321408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80335808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80335808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2012928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2012928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31452                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31452                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         988530078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24432758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1012962835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    988530078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        988530078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24769028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24769028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24769028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        988530078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24432758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037731863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    980278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    468225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000083806750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56207                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56207                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2219677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             927628                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286272                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286657                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286657                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 787654                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                306379                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            392637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4510                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6080466000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2493090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15429553500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12194.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30944.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        61                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395504                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  877599                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286657                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    203                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       205778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.953542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   321.186143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.939582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31848     15.48%     15.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37871     18.40%     33.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25809     12.54%     46.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22289     10.83%     57.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20798     10.11%     67.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18541      9.01%     76.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11529      5.60%     81.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5642      2.74%     84.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31451     15.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       205778                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.870924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.287501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50644     90.10%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5399      9.61%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           111      0.20%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            29      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56207                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.440408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.370994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.584630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27362     48.68%     48.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1625      2.89%     51.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10207     18.16%     69.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10565     18.80%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5853     10.41%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              285      0.51%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               97      0.17%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               79      0.14%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               49      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               40      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56207                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31911552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50409856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62737472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82321408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82346048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       392.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       771.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1012.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1013.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81267945000                       # Total gap between requests
system.mem_ctrls.avgGap                      31585.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29966400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1945152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62737472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 368735791.215097188950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23935045.976614765823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 771983000.185374498367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255247                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286657                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14409399500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1020154000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1979352863250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11479.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32881.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1538368.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            241303440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            128229255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           392892780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          275892660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6414997680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6589840680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25657675680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39700832175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.517732                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66641149500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2713620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11913498750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1228044300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            652698255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3167282580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4841148060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6414997680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36346263750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        599510880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53249945505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.239228                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1259398000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2713620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77295242750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16287                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16287                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               355500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2257000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81292839                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1170000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              914000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               95000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     83466949000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17318184                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17318184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17318184                       # number of overall hits
system.cpu.icache.overall_hits::total        17318184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255247                       # number of overall misses
system.cpu.icache.overall_misses::total       1255247                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48688806000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48688806000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48688806000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48688806000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18573431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18573431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18573431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18573431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.067583                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.067583                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.067583                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.067583                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38788.227337                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38788.227337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38788.227337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38788.227337                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255246                       # number of writebacks
system.cpu.icache.writebacks::total           1255246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255247                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255247                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255247                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255247                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47433559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47433559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47433559000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47433559000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.067583                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.067583                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.067583                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.067583                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37788.227337                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37788.227337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37788.227337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37788.227337                       # average overall mshr miss latency
system.cpu.icache.replacements                1255246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17318184                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17318184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255247                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48688806000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48688806000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18573431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18573431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.067583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.067583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38788.227337                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38788.227337                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47433559000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47433559000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.067583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.067583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37788.227337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37788.227337                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18573815                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255246                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.796952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38402109                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38402109                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15482253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15482253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15482253                       # number of overall hits
system.cpu.dcache.overall_hits::total        15482253                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41858                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41858                       # number of overall misses
system.cpu.dcache.overall_misses::total         41858                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2702811000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2702811000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2702811000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2702811000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15524111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15524111                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15524111                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15524111                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002696                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002696                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002696                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64570.954178                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64570.954178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64570.954178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64570.954178                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15900                       # number of writebacks
system.cpu.dcache.writebacks::total             15900                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11204                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11204                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11204                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11204                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1971726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1971726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1971726000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1971726000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149798000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149798000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64321.980818                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64321.980818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64321.980818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64321.980818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100132.352941                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100132.352941                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30992                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10867670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10867670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1391736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1391736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10887951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10887951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68622.651743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68622.651743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1755                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1755                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18526                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18526                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1256062500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1256062500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149798000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149798000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67799.983807                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67799.983807                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196843.626807                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196843.626807                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1311075000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1311075000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60762.617602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60762.617602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    715663500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    715663500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59009.193602                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59009.193602                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13866                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13866                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          383                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          383                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     28946000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28946000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026879                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026879                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75577.023499                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75577.023499                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          381                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          381                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28455500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28455500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74686.351706                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74686.351706                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14098                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14098                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14098                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14098                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83526949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939095                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15532068                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31025                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.630717                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          961                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31135941                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31135941                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2965220214500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 254485                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745088                       # Number of bytes of host memory used
host_op_rate                                   254485                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1569.92                       # Real time elapsed on the host
host_tick_rate                              216484518                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   399522189                       # Number of instructions simulated
sim_ops                                     399522189                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.339864                       # Number of seconds simulated
sim_ticks                                339864233000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.429381                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16857214                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             91469236                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2846037                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5562247                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          84651918                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7818973                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        56998174                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         49179201                       # Number of indirect misses.
system.cpu.branchPred.lookups               104317129                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7439007                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1277774                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   340535449                       # Number of instructions committed
system.cpu.committedOps                     340535449                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.996058                       # CPI: cycles per instruction
system.cpu.discardedOps                      30830300                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 34521580                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    112754730                       # DTB hits
system.cpu.dtb.data_misses                     158900                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 24789956                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     67991075                       # DTB read hits
system.cpu.dtb.read_misses                     158889                       # DTB read misses
system.cpu.dtb.write_accesses                 9731624                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    44763655                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            55308393                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          286329836                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          80478867                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         67423925                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        46270532                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500987                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               119547499                       # ITB accesses
system.cpu.itb.fetch_acv                       760275                       # ITB acv
system.cpu.itb.fetch_hits                   119547440                       # ITB hits
system.cpu.itb.fetch_misses                        59                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                958450     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     700      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   953280     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               952926     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               85106      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2950470                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2950909                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   954346     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     348      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  957383     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1912077                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    954346     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      348      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   954347     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1909041                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             275303241000     81.00%     81.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               217963000      0.06%     81.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             64343258000     18.93%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         339864462000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996829                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998412                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              953178                      
system.cpu.kern.mode_good::user                953177                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            953288                       # number of protection mode switches
system.cpu.kern.mode_switch::user              953177                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999885                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999942                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       156982647500     46.19%     46.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         182881727500     53.81%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        679728466                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15358319      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               149332564     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3193      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              28678713      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3673908      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4098550      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11018140      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                750154      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               160703      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               47096332     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38347200     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17379930      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6417106      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18220637      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                340535449                       # Class of committed instruction
system.cpu.tickCycles                       633457934                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       617869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1235741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             602874                       # Transaction distribution
system.membus.trans_dist::WriteReq                348                       # Transaction distribution
system.membus.trans_dist::WriteResp               348                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17128                       # Transaction distribution
system.membus.trans_dist::WritebackClean       507101                       # Transaction distribution
system.membus.trans_dist::CleanEvict            93641                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         507102                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         95773                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1521304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1521304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       332307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       333003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1854307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     64908928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     64908928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8185408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8188192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73097120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            618219                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001799                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  618217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              618219                       # Request fanout histogram
system.membus.reqLayer0.occupancy              870000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3454851000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          598819500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2544122750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32454528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7089216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39543744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32454528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32454528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1096192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1096192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          507102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          110769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              617871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17128                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95492626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20858965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116351590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95492626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95492626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3225382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3225382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3225382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95492626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20858965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119576972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     47496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     23406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    106642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001949390750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2846                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2846                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              867750                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44696                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      617871                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     524228                       # Number of write requests accepted
system.mem_ctrls.readBursts                    617871                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   524228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 487823                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                476732                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1449                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2178907500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  650240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4617307500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16754.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35504.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38807                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33567                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                617871                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               524228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       105187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.039511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.819779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.328905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78384     74.52%     74.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16111     15.32%     89.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7447      7.08%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1746      1.66%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          742      0.71%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          317      0.30%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          153      0.15%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          115      0.11%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          172      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       105187                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.671117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.665115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.092565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            759     26.67%     26.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           990     34.79%     61.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           153      5.38%     66.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           207      7.27%     74.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           184      6.47%     80.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           137      4.81%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           92      3.23%     88.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           84      2.95%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           66      2.32%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           58      2.04%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           51      1.79%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           21      0.74%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           16      0.56%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           16      0.56%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            9      0.32%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2846                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.690091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.657241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.072202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1947     68.41%     68.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      1.76%     70.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              681     23.93%     94.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              122      4.29%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      1.55%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2846                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8323072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31220672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3040000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39543744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33550592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  339864236500                       # Total gap between requests
system.mem_ctrls.avgGap                     297578.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1497984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6825088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3040000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4407595.311743204482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20081807.196228265762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8944748.240100922063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       507102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       110769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       524228                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    788887250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3828420250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8434859209500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1555.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34562.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16090058.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            474681480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            252325755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           531937140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          160478460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26828421360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52881162900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      85976359680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167105366775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.682709                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 222944701500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11348740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 105570791500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            276260880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146858910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           396605580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           87471540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26828421360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37952769990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      98547637920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       164236026180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.240101                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 255821127000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11348740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72694366000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 348                       # Transaction distribution
system.iobus.trans_dist::WriteResp                348                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               870000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              348000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    339864233000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    152262487                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        152262487                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    152262487                       # number of overall hits
system.cpu.icache.overall_hits::total       152262487                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       507101                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         507101                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       507101                       # number of overall misses
system.cpu.icache.overall_misses::total        507101                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12345856500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12345856500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12345856500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12345856500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    152769588                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    152769588                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    152769588                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    152769588                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003319                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003319                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003319                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003319                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24345.951793                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24345.951793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24345.951793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24345.951793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       507101                       # number of writebacks
system.cpu.icache.writebacks::total            507101                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       507101                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       507101                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       507101                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       507101                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11838755500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11838755500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11838755500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11838755500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003319                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003319                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003319                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003319                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23345.951793                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23345.951793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23345.951793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23345.951793                       # average overall mshr miss latency
system.cpu.icache.replacements                 507101                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    152262487                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       152262487                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       507101                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        507101                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12345856500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12345856500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    152769588                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    152769588                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24345.951793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24345.951793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       507101                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       507101                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11838755500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11838755500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23345.951793                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23345.951793                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           152798375                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            507613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            301.013518                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         306046277                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        306046277                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110488841                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110488841                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110488841                       # number of overall hits
system.cpu.dcache.overall_hits::total       110488841                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       114714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         114714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       114714                       # number of overall misses
system.cpu.dcache.overall_misses::total        114714                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7556845500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7556845500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7556845500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7556845500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110603555                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110603555                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110603555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110603555                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65875.529578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65875.529578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65875.529578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65875.529578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17128                       # number of writebacks
system.cpu.dcache.writebacks::total             17128                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4157                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       110557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       110557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       110557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          348                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          348                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7315522000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7315522000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7315522000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7315522000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66169.686225                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66169.686225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66169.686225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66169.686225                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110769                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     66700234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66700234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        95597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         95597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6583346500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6583346500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     66795831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     66795831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68865.618168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68865.618168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        95561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        95561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6484961000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6484961000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67862.004374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67862.004374                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     43788607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       43788607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    973499000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    973499000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43807724                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43807724                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50923.209709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50923.209709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          348                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          348                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    830561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    830561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55385.502801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55385.502801                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2030                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2030                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          212                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16796500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16796500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.094558                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.094558                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79228.773585                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79228.773585                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          212                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          212                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16584500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16584500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.094558                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.094558                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78228.773585                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78228.773585                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339864233000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           110642352                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            111793                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            989.707334                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          644                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         221326847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        221326847                       # Number of data accesses

---------- End Simulation Statistics   ----------
