{"name":"marlin-spade-macro","vers":"0.1.0","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.12.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.12.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"a9a5a9d4df15e393a55f7d5331040765d106f2b85ba61e140b6f4a7e98608308","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-spade-macro","vers":"0.2.0","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"cac2e15b1baf3b690b90b563082a65c62884ecb01081d372ca04379cf2b9f7df","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-spade-macro","vers":"0.2.1","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"a411c84d5058a0f8d278c095a297f2cd492a23e9acde27bcae71bab0198fff40","features":{},"yanked":false,"rust_version":"1.83"}
