18:37:40 DEBUG : Logs will be stored at 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/IDE.log'.
18:37:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\PS_LCD_test\vitis\temp_xsdb_launch_script.tcl
18:37:49 INFO  : Registering command handlers for Vitis TCF services
18:37:51 INFO  : Platform repository initialization has completed.
18:38:00 INFO  : XSCT server has started successfully.
18:38:00 INFO  : plnx-install-location is set to ''
18:38:00 INFO  : Successfully done setting XSCT server connection channel  
18:38:05 INFO  : Successfully done setting workspace for the tool. 
18:38:05 INFO  : Successfully done query RDI_DATADIR 
18:40:14 INFO  : Result from executing command 'getProjects': EBAZ4205
18:40:14 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:10:07 INFO  : Result from executing command 'getProjects': EBAZ4205
19:10:07 INFO  : Result from executing command 'getPlatforms': EBAZ4205|C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/EBAZ4205.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:12:30 INFO  : Checking for BSP changes to sync application flags for project 'LCD_TEST'...
19:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:20 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
19:13:20 INFO  : 'jtag frequency' command is executed.
19:13:20 INFO  : Context for 'APU' is selected.
19:13:21 INFO  : System reset is completed.
19:13:24 INFO  : 'after 3000' command is executed.
19:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
19:13:29 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
19:13:29 INFO  : Context for 'APU' is selected.
19:13:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
19:13:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:29 INFO  : Context for 'APU' is selected.
19:13:29 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
19:13:30 INFO  : 'ps7_init' command is executed.
19:13:30 INFO  : 'ps7_post_config' command is executed.
19:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:30 ERROR : Cannot halt processor core, timeout
19:13:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
----------------End of Script----------------

19:13:30 ERROR : Cannot halt processor core, timeout
19:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:47 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
19:13:47 INFO  : 'jtag frequency' command is executed.
19:13:47 INFO  : Context for 'APU' is selected.
19:13:48 INFO  : System reset is completed.
19:13:51 INFO  : 'after 3000' command is executed.
19:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
19:13:56 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
19:13:56 INFO  : Context for 'APU' is selected.
19:13:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
19:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:56 INFO  : Context for 'APU' is selected.
19:13:56 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
19:13:57 INFO  : 'ps7_init' command is executed.
19:13:57 INFO  : 'ps7_post_config' command is executed.
19:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:58 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:58 INFO  : 'con' command is executed.
19:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:58 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\PS_LCD_test\vitis\LCD_TEST_system\_ide\scripts\debugger_lcd_test-default.tcl'
19:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:44 INFO  : Checking for BSP changes to sync application flags for project 'LCD_TEST'...
21:06:43 INFO  : Checking for BSP changes to sync application flags for project 'LCD_TEST'...
21:07:15 INFO  : Disconnected from the channel tcfchan#3.
21:07:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:07:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:37 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:07:37 INFO  : 'jtag frequency' command is executed.
21:07:37 INFO  : Context for 'APU' is selected.
21:07:37 INFO  : System reset is completed.
21:07:40 INFO  : 'after 3000' command is executed.
21:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:07:45 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:07:45 INFO  : Context for 'APU' is selected.
21:07:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:07:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:45 INFO  : Context for 'APU' is selected.
21:07:45 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:07:46 INFO  : 'ps7_init' command is executed.
21:07:46 INFO  : 'ps7_post_config' command is executed.
21:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:47 ERROR : Cannot halt processor core, timeout
21:07:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
----------------End of Script----------------

21:07:47 ERROR : Cannot halt processor core, timeout
21:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:35 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:08:35 INFO  : 'jtag frequency' command is executed.
21:08:35 INFO  : Context for 'APU' is selected.
21:08:36 INFO  : System reset is completed.
21:08:39 INFO  : 'after 3000' command is executed.
21:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:08:44 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:08:44 INFO  : Context for 'APU' is selected.
21:08:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:44 INFO  : Context for 'APU' is selected.
21:08:44 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:08:45 INFO  : 'ps7_init' command is executed.
21:08:45 INFO  : 'ps7_post_config' command is executed.
21:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:46 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:46 INFO  : 'con' command is executed.
21:08:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:08:46 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\PS_LCD_test\vitis\LCD_TEST_system\_ide\scripts\debugger_lcd_test-default.tcl'
21:11:20 INFO  : Checking for BSP changes to sync application flags for project 'LCD_TEST'...
21:12:20 INFO  : Disconnected from the channel tcfchan#5.
21:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:12:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:14 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:13:14 INFO  : 'jtag frequency' command is executed.
21:13:14 INFO  : Context for 'APU' is selected.
21:13:14 INFO  : System reset is completed.
21:13:17 INFO  : 'after 3000' command is executed.
21:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:13:22 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:13:22 INFO  : Context for 'APU' is selected.
21:13:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:22 INFO  : Context for 'APU' is selected.
21:13:22 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:13:23 INFO  : 'ps7_init' command is executed.
21:13:23 INFO  : 'ps7_post_config' command is executed.
21:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:23 ERROR : Cannot halt processor core, timeout
21:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
----------------End of Script----------------

21:13:23 ERROR : Cannot halt processor core, timeout
21:14:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:14:08 INFO  : 'fpga -state' command is executed.
21:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:08 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:14:08 INFO  : 'jtag frequency' command is executed.
21:14:08 INFO  : Context for 'APU' is selected.
21:14:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:14:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:08 INFO  : Context for 'APU' is selected.
21:14:12 INFO  : 'stop' command is executed.
21:14:12 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:15:12 INFO  : 'ps7_init' command is executed.
21:15:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:14 INFO  : 'ps7_post_config' command is executed.
21:15:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:16 ERROR : Memory write error at 0x100000. AP transaction timeout
21:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
----------------End of Script----------------

21:15:16 ERROR : Memory write error at 0x100000. AP transaction timeout
21:15:17 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:15:17 INFO  : 'jtag frequency' command is executed.
21:15:17 INFO  : Context for 'APU' is selected.
21:15:17 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
21:15:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:15:17 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
21:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:22 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:15:22 INFO  : 'jtag frequency' command is executed.
21:15:22 INFO  : Context for 'APU' is selected.
21:15:22 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
21:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:15:22 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
21:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:29 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:15:29 INFO  : 'jtag frequency' command is executed.
21:15:29 INFO  : Context for 'APU' is selected.
21:15:29 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
21:15:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:15:29 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
21:15:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:40 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:15:40 INFO  : 'jtag frequency' command is executed.
21:15:40 INFO  : Context for 'APU' is selected.
21:15:41 INFO  : System reset is completed.
21:15:44 INFO  : 'after 3000' command is executed.
21:15:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:15:49 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:15:49 INFO  : Context for 'APU' is selected.
21:15:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:15:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:49 INFO  : Context for 'APU' is selected.
21:15:49 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:15:49 INFO  : 'ps7_init' command is executed.
21:15:49 INFO  : 'ps7_post_config' command is executed.
21:15:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:50 ERROR : Cannot halt processor core, timeout
21:15:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
----------------End of Script----------------

21:15:50 ERROR : Cannot halt processor core, timeout
21:15:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:57 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:15:57 INFO  : 'jtag frequency' command is executed.
21:15:57 INFO  : Context for 'APU' is selected.
21:15:57 INFO  : System reset is completed.
21:16:00 INFO  : 'after 3000' command is executed.
21:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:16:05 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:16:05 INFO  : Context for 'APU' is selected.
21:16:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:16:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:05 INFO  : Context for 'APU' is selected.
21:16:05 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:16:06 INFO  : 'ps7_init' command is executed.
21:16:06 INFO  : 'ps7_post_config' command is executed.
21:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:07 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:08 INFO  : 'con' command is executed.
21:16:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:16:08 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\PS_LCD_test\vitis\LCD_TEST_system\_ide\scripts\debugger_lcd_test-default.tcl'
21:30:50 INFO  : Checking for BSP changes to sync application flags for project 'LCD_TEST'...
21:31:26 INFO  : Disconnected from the channel tcfchan#7.
21:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:28 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:31:28 INFO  : 'jtag frequency' command is executed.
21:31:28 INFO  : Context for 'APU' is selected.
21:31:28 INFO  : System reset is completed.
21:31:31 INFO  : 'after 3000' command is executed.
21:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:31:36 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:31:36 INFO  : Context for 'APU' is selected.
21:31:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:31:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:36 INFO  : Context for 'APU' is selected.
21:31:36 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:31:37 INFO  : 'ps7_init' command is executed.
21:31:37 INFO  : 'ps7_post_config' command is executed.
21:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:37 ERROR : Cannot halt processor core, timeout
21:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
----------------End of Script----------------

21:31:37 ERROR : Cannot halt processor core, timeout
21:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:49 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:31:49 INFO  : 'jtag frequency' command is executed.
21:31:49 INFO  : Context for 'APU' is selected.
21:31:49 INFO  : System reset is completed.
21:31:52 INFO  : 'after 3000' command is executed.
21:31:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:31:57 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:31:57 INFO  : Context for 'APU' is selected.
21:31:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:57 INFO  : Context for 'APU' is selected.
21:31:57 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:31:58 INFO  : 'ps7_init' command is executed.
21:31:58 INFO  : 'ps7_post_config' command is executed.
21:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:59 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:00 INFO  : 'con' command is executed.
21:32:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:32:00 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\PS_LCD_test\vitis\LCD_TEST_system\_ide\scripts\debugger_lcd_test-default.tcl'
21:35:48 INFO  : Checking for BSP changes to sync application flags for project 'LCD_TEST'...
21:38:54 INFO  : Disconnected from the channel tcfchan#9.
21:38:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:38:56 INFO  : 'jtag frequency' command is executed.
21:38:56 INFO  : Context for 'APU' is selected.
21:38:56 INFO  : System reset is completed.
21:38:59 INFO  : 'after 3000' command is executed.
21:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:39:04 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:39:04 INFO  : Context for 'APU' is selected.
21:39:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:39:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:04 INFO  : Context for 'APU' is selected.
21:39:04 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:39:05 INFO  : 'ps7_init' command is executed.
21:39:05 INFO  : 'ps7_post_config' command is executed.
21:39:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:05 ERROR : Cannot halt processor core, timeout
21:39:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
----------------End of Script----------------

21:39:05 ERROR : Cannot halt processor core, timeout
21:39:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:13 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:39:13 INFO  : 'jtag frequency' command is executed.
21:39:13 INFO  : Context for 'APU' is selected.
21:39:13 INFO  : System reset is completed.
21:39:16 INFO  : 'after 3000' command is executed.
21:39:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:39:21 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:39:21 INFO  : Context for 'APU' is selected.
21:39:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:21 INFO  : Context for 'APU' is selected.
21:39:21 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:39:22 INFO  : 'ps7_init' command is executed.
21:39:22 INFO  : 'ps7_post_config' command is executed.
21:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:23 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:23 INFO  : 'con' command is executed.
21:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:39:23 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\PS_LCD_test\vitis\LCD_TEST_system\_ide\scripts\debugger_lcd_test-default.tcl'
21:43:10 INFO  : Checking for BSP changes to sync application flags for project 'LCD_TEST'...
21:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:41 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:44:41 INFO  : 'jtag frequency' command is executed.
21:44:41 INFO  : Context for 'APU' is selected.
21:44:42 INFO  : System reset is completed.
21:44:45 INFO  : 'after 3000' command is executed.
21:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:44:49 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:44:50 INFO  : Context for 'APU' is selected.
21:44:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:44:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:50 INFO  : Context for 'APU' is selected.
21:44:50 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:44:50 INFO  : 'ps7_init' command is executed.
21:44:50 INFO  : 'ps7_post_config' command is executed.
21:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:51 ERROR : Cannot halt processor core, timeout
21:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
----------------End of Script----------------

21:44:51 ERROR : Cannot halt processor core, timeout
21:45:26 INFO  : Disconnected from the channel tcfchan#11.
21:45:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:28 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:45:28 INFO  : 'jtag frequency' command is executed.
21:45:28 INFO  : Context for 'APU' is selected.
21:45:28 INFO  : System reset is completed.
21:45:31 INFO  : 'after 3000' command is executed.
21:45:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:45:36 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:45:36 INFO  : Context for 'APU' is selected.
21:45:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:45:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:37 INFO  : Context for 'APU' is selected.
21:45:37 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:45:37 INFO  : 'ps7_init' command is executed.
21:45:38 INFO  : 'ps7_post_config' command is executed.
21:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:39 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:39 INFO  : 'con' command is executed.
21:45:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:45:39 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\PS_LCD_test\vitis\LCD_TEST_system\_ide\scripts\systemdebugger_lcd_test_system_standalone.tcl'
21:46:40 INFO  : Checking for BSP changes to sync application flags for project 'LCD_TEST'...
21:47:15 INFO  : Disconnected from the channel tcfchan#13.
21:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:15 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:47:15 INFO  : 'jtag frequency' command is executed.
21:47:15 INFO  : Context for 'APU' is selected.
21:47:15 INFO  : System reset is completed.
21:47:18 INFO  : 'after 3000' command is executed.
21:47:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:47:23 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:47:23 INFO  : Context for 'APU' is selected.
21:47:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:47:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:23 INFO  : Context for 'APU' is selected.
21:47:23 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:47:24 INFO  : 'ps7_init' command is executed.
21:47:24 INFO  : 'ps7_post_config' command is executed.
21:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:25 ERROR : Cannot halt processor core, timeout
21:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
----------------End of Script----------------

21:47:25 ERROR : Cannot halt processor core, timeout
21:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:28 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:47:28 INFO  : 'jtag frequency' command is executed.
21:47:28 INFO  : Context for 'APU' is selected.
21:47:29 INFO  : System reset is completed.
21:47:32 INFO  : 'after 3000' command is executed.
21:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:47:37 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit"
21:47:37 INFO  : Context for 'APU' is selected.
21:47:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa'.
21:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:37 INFO  : Context for 'APU' is selected.
21:47:37 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl' is done.
21:47:37 INFO  : 'ps7_init' command is executed.
21:47:37 INFO  : 'ps7_post_config' command is executed.
21:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:38 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/hw/system_lcd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:39 INFO  : 'con' command is executed.
21:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:47:39 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\PS_LCD_test\vitis\LCD_TEST_system\_ide\scripts\systemdebugger_lcd_test_system_standalone.tcl'
21:50:25 INFO  : Disconnected from the channel tcfchan#15.
