{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1382708341497 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Example EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Example\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1382708341504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1382708341646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1382708341649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1382708341649 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1382708342071 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1382708342100 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1382708342416 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1382708342416 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1382708342416 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1382708342416 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382708342432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382708342432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382708342432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382708342432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382708342432 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1382708342432 ""}
{ "Info" "ISTA_SDC_FOUND" "Example.sdc " "Reading SDC File: 'Example.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1382708344988 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BoardClock (Rise) BoardClock (Rise) setup and hold " "From BoardClock (Rise) to BoardClock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1382708344994 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1382708344994 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1382708344994 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1382708344995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1382708344995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   BoardClock " "  20.000   BoardClock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1382708344995 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1382708344995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1382708345008 ""}  } { { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 30 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1382708345008 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1382708345235 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1382708345236 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1382708345236 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1382708345238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1382708345239 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1382708345240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1382708345240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1382708345240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1382708345261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1382708345262 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1382708345262 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382708345298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1382708346598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382708346710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1382708346731 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1382708346981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382708346982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1382708347517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1382708348584 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1382708348584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382708348646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1382708348649 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1382708348649 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1382708348649 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1382708348666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1382708348721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1382708349142 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1382708349189 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1382708349662 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382708350262 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 Cyclone III " "12 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVTTL J6 " "Pin sw\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { sw[0] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 32 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVTTL H5 " "Pin sw\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { sw[1] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 32 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVTTL H6 " "Pin sw\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { sw[2] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 32 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVTTL G4 " "Pin sw\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { sw[3] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 32 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVTTL G5 " "Pin sw\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { sw[4] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 32 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVTTL J7 " "Pin sw\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { sw[5] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 32 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVTTL H7 " "Pin sw\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { sw[6] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 32 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVTTL E3 " "Pin sw\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { sw[7] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 32 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[8\] 3.3-V LVTTL E4 " "Pin sw\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { sw[8] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[8\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 32 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[9\] 3.3-V LVTTL D2 " "Pin sw\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { sw[9] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[9\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 32 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn\[1\] 3.3-V LVTTL G3 " "Pin btn\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { btn[1] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btn\[1\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 31 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { btn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn\[2\] 3.3-V LVTTL F1 " "Pin btn\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { btn[2] } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btn\[2\]" } } } } { "src/Example.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/src/Example.vhdl" 31 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { btn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1382708352460 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1382708352460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home_sdb/home_prak/basic_ti/Dokumente/Example_Default/output_files/Example.fit.smsg " "Generated suppressed messages file /home_sdb/home_prak/basic_ti/Dokumente/Example_Default/output_files/Example.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1382708352583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382708352857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 15:39:12 2013 " "Processing ended: Fri Oct 25 15:39:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382708352857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382708352857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382708352857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1382708352857 ""}
