// Seed: 1618832153
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  logic id_3;
  assign id_0 = 1 == id_1;
  assign id_0 = 1;
  always @(id_1 or posedge 1'd0) id_0 = 1;
endmodule
