#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000013650b2bba0 .scope module, "sdbcd_tb" "sdbcd_tb" 2 4;
 .timescale -9 -9;
v0000013650b42e10_0 .var "CLK", 0 0;
v0000013650b42eb0_0 .var "CLR", 0 0;
v0000013650b42f50_0 .net "CO", 0 0, v0000013650b2a950_0;  1 drivers
v0000013650b73c10_0 .var "D", 3 0;
v0000013650b73cb0_0 .var "ENABLE", 0 0;
v0000013650b73d50_0 .var "LOAD", 0 0;
v0000013650b73df0_0 .net "Q", 3 0, v0000013650b42cd0_0;  1 drivers
v0000013650bd0210_0 .var "UP", 0 0;
S_0000013650b66830 .scope module, "uut" "single_digit_BCD" 2 11, 3 1 0, S_0000013650b2bba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ENABLE";
    .port_info 2 /INPUT 1 "LOAD";
    .port_info 3 /INPUT 1 "UP";
    .port_info 4 /INPUT 1 "CLR";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "CO";
v0000013650b2a8b0_0 .net "CLK", 0 0, v0000013650b42e10_0;  1 drivers
v0000013650b786c0_0 .net "CLR", 0 0, v0000013650b42eb0_0;  1 drivers
v0000013650b2a950_0 .var "CO", 0 0;
v0000013650b42af0_0 .net "D", 3 0, v0000013650b73c10_0;  1 drivers
v0000013650b42b90_0 .net "ENABLE", 0 0, v0000013650b73cb0_0;  1 drivers
v0000013650b42c30_0 .net "LOAD", 0 0, v0000013650b73d50_0;  1 drivers
v0000013650b42cd0_0 .var "Q", 3 0;
v0000013650b42d70_0 .net "UP", 0 0, v0000013650bd0210_0;  1 drivers
E_0000013650b64ca0/0 .event anyedge, v0000013650b786c0_0;
E_0000013650b64ca0/1 .event posedge, v0000013650b2a8b0_0;
E_0000013650b64ca0 .event/or E_0000013650b64ca0/0, E_0000013650b64ca0/1;
    .scope S_0000013650b66830;
T_0 ;
    %wait E_0000013650b64ca0;
    %load/vec4 v0000013650b786c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013650b42cd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b2a950_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000013650b2a8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000013650b42b90_0;
    %load/vec4 v0000013650b42c30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000013650b42af0_0;
    %store/vec4 v0000013650b42cd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b2a950_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000013650b42b90_0;
    %load/vec4 v0000013650b42c30_0;
    %nor/r;
    %and;
    %load/vec4 v0000013650b42d70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0000013650b42cd0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013650b42cd0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b2a950_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000013650b42cd0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000013650b42cd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b2a950_0, 0, 1;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000013650b42b90_0;
    %load/vec4 v0000013650b42c30_0;
    %nor/r;
    %and;
    %load/vec4 v0000013650b42d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0000013650b42cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000013650b42cd0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b2a950_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000013650b42cd0_0;
    %subi 1, 0, 4;
    %store/vec4 v0000013650b42cd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b2a950_0, 0, 1;
T_0.13 ;
T_0.10 ;
T_0.7 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000013650b2bba0;
T_1 ;
    %vpi_call 2 15 "$dumpfile", "test_tb.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013650b2bba0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42eb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42eb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b73cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b73d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650bd0210_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000013650b73c10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b73d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b73d50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650bd0210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013650b42eb0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 116 "$display", "test complete" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sdbcd_tb.v";
    "./single_digit_BCD.v";
