// Seed: 3441818604
module module_0 (
    output supply1 id_0,
    input tri id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
macromodule module_1 (
    input tri id_0,
    input wor id_1
    , id_4,
    output supply1 id_2
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  uwire id_5 = id_0;
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    output tri id_2,
    output tri id_3
);
  tri0 id_5;
  assign id_5 = id_1;
  supply1 id_6;
  assign module_0.type_4 = 0;
  assign id_3 = id_0;
  assign id_2 = 1;
  assign id_3 = id_0;
  assign id_6 = 1;
endmodule
