// Seed: 3120974114
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  wire id_4, id_5, id_6, id_7;
  wire id_8;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1,
      id_7,
      id_5,
      id_6,
      id_7,
      id_4,
      id_4,
      id_1,
      id_8
  );
  always @(posedge -1);
  wire id_9, id_10;
  wor id_11;
  assign id_10 = 1;
  wire id_12;
  assign id_11 = 1;
  wire id_13;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1
);
  assign id_3 = 1'b0 == 1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_13 = -1, id_14;
  assign id_3 = -1;
  wire id_15;
  id_16(
      .id_0(1)
  );
endmodule
