// Seed: 958536542
module module_0 #(
    parameter id_1 = 32'd21,
    parameter id_2 = 32'd19,
    parameter id_4 = 32'd84,
    parameter id_5 = 32'd37,
    parameter id_6 = 32'd98
);
  always id_1 <= id_1;
  logic _id_2;
  assign (pull1, strong0) id_2 = {id_1} ^ 1;
  assign id_1 = id_1[id_1];
  always id_2 = 1'b0;
  assign id_2 = 1;
  logic id_3 = id_3, _id_4;
  logic _id_5;
  assign id_4[1] = id_3;
  assign id_3 = {id_5 == id_1[1'b0]{id_2[id_4 : 1'b0]}};
  type_1 _id_6 (
      .id_0(id_7),
      .id_1({1, 1}),
      .id_2(1'b0),
      .id_3(1),
      .id_4(1'h0)
  );
  logic id_8 = 1;
  type_16(
      1 && 1'd0, 1'h0, id_4
  );
  assign id_8 = 1'd0;
  assign id_5 = id_8;
  assign id_1[1 : ""] = 1;
  assign id_3 = id_2[id_6&(id_2)?id_5 : id_5[1] : 1];
  logic id_9 = id_8 << id_4;
  logic id_10;
  assign id_8 = id_8[1];
  type_17 id_11 (
      1'h0 / id_8,
      !id_4,
      1'b0,
      id_2,
      id_4,
      id_3 == 1'b0,
      1
  );
  assign id_9 = 1'h0;
  logic id_12;
  always SystemTFIdentifier;
  assign id_2 = id_3;
  assign id_3 = 1;
endmodule
`define pp_1 0
module module_1;
  logic id_2;
  assign id_2 = 1;
  logic id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  output id_2;
  input id_1;
endmodule
`timescale 1ps / 1ps
