#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12ce220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ce3b0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x12bd9e0 .functor NOT 1, L_0x1302700, C4<0>, C4<0>, C4<0>;
L_0x1302460 .functor XOR 4, L_0x1302320, L_0x13023c0, C4<0000>, C4<0000>;
L_0x13025f0 .functor XOR 4, L_0x1302460, L_0x1302520, C4<0000>, C4<0000>;
v0x12ff920_0 .net *"_ivl_10", 3 0, L_0x1302520;  1 drivers
v0x12ffa20_0 .net *"_ivl_12", 3 0, L_0x13025f0;  1 drivers
v0x12ffb00_0 .net *"_ivl_2", 3 0, L_0x1301cb0;  1 drivers
v0x12ffbc0_0 .net *"_ivl_4", 3 0, L_0x1302320;  1 drivers
v0x12ffca0_0 .net *"_ivl_6", 3 0, L_0x13023c0;  1 drivers
v0x12ffdd0_0 .net *"_ivl_8", 3 0, L_0x1302460;  1 drivers
v0x12ffeb0_0 .net "c", 0 0, v0x12fd8d0_0;  1 drivers
v0x12fff50_0 .var "clk", 0 0;
v0x12ffff0_0 .net "d", 0 0, v0x12fda10_0;  1 drivers
v0x1300090_0 .net "mux_in_dut", 3 0, L_0x1301650;  1 drivers
v0x1300130_0 .net "mux_in_ref", 3 0, L_0x1300920;  1 drivers
v0x13001d0_0 .var/2u "stats1", 159 0;
v0x1300290_0 .var/2u "strobe", 0 0;
v0x1300350_0 .net "tb_match", 0 0, L_0x1302700;  1 drivers
v0x1300410_0 .net "tb_mismatch", 0 0, L_0x12bd9e0;  1 drivers
v0x13004d0_0 .net "wavedrom_enable", 0 0, v0x12fdab0_0;  1 drivers
v0x13005a0_0 .net "wavedrom_title", 511 0, v0x12fdb50_0;  1 drivers
L_0x1301cb0 .concat [ 4 0 0 0], L_0x1300920;
L_0x1302320 .concat [ 4 0 0 0], L_0x1300920;
L_0x13023c0 .concat [ 4 0 0 0], L_0x1301650;
L_0x1302520 .concat [ 4 0 0 0], L_0x1300920;
L_0x1302700 .cmp/eeq 4, L_0x1301cb0, L_0x13025f0;
S_0x12d26f0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x12ce3b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x12bdce0 .functor OR 1, v0x12fd8d0_0, v0x12fda10_0, C4<0>, C4<0>;
L_0x12be020 .functor NOT 1, v0x12fda10_0, C4<0>, C4<0>, C4<0>;
L_0x12d3180 .functor AND 1, v0x12fd8d0_0, v0x12fda10_0, C4<1>, C4<1>;
v0x12c9ad0_0 .net *"_ivl_10", 0 0, L_0x12be020;  1 drivers
v0x12c9b70_0 .net *"_ivl_15", 0 0, L_0x12d3180;  1 drivers
v0x12bd7a0_0 .net *"_ivl_2", 0 0, L_0x12bdce0;  1 drivers
L_0x7f235b9a6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bdab0_0 .net/2s *"_ivl_6", 0 0, L_0x7f235b9a6018;  1 drivers
v0x12bddf0_0 .net "c", 0 0, v0x12fd8d0_0;  alias, 1 drivers
v0x12be130_0 .net "d", 0 0, v0x12fda10_0;  alias, 1 drivers
v0x12fcf80_0 .net "mux_in", 3 0, L_0x1300920;  alias, 1 drivers
L_0x1300920 .concat8 [ 1 1 1 1], L_0x12bdce0, L_0x7f235b9a6018, L_0x12be020, L_0x12d3180;
S_0x12fd0e0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x12ce3b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x12fd8d0_0 .var "c", 0 0;
v0x12fd970_0 .net "clk", 0 0, v0x12fff50_0;  1 drivers
v0x12fda10_0 .var "d", 0 0;
v0x12fdab0_0 .var "wavedrom_enable", 0 0;
v0x12fdb50_0 .var "wavedrom_title", 511 0;
E_0x12cce00/0 .event negedge, v0x12fd970_0;
E_0x12cce00/1 .event posedge, v0x12fd970_0;
E_0x12cce00 .event/or E_0x12cce00/0, E_0x12cce00/1;
E_0x12cd070 .event negedge, v0x12fd970_0;
E_0x12cd410 .event posedge, v0x12fd970_0;
S_0x12fd3d0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x12fd0e0;
 .timescale -12 -12;
v0x12fd5d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12fd6d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x12fd0e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12fdd00 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x12ce3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x12c98d0 .functor NOT 1, v0x12fd8d0_0, C4<0>, C4<0>, C4<0>;
L_0x1300ab0 .functor AND 1, L_0x12c98d0, v0x12fda10_0, C4<1>, C4<1>;
L_0x1300b90 .functor NOT 1, v0x12fda10_0, C4<0>, C4<0>, C4<0>;
L_0x1300d10 .functor AND 1, v0x12fd8d0_0, L_0x1300b90, C4<1>, C4<1>;
L_0x1300e00 .functor OR 1, L_0x1300ab0, L_0x1300d10, C4<0>, C4<0>;
L_0x1300f10 .functor AND 1, v0x12fd8d0_0, v0x12fda10_0, C4<1>, C4<1>;
L_0x13010d0 .functor OR 1, L_0x1300e00, L_0x1300f10, C4<0>, C4<0>;
L_0x13011e0 .functor AND 1, v0x12fd8d0_0, v0x12fda10_0, C4<1>, C4<1>;
L_0x13012a0 .functor NOT 1, v0x12fd8d0_0, C4<0>, C4<0>, C4<0>;
L_0x1301310 .functor NOT 1, v0x12fda10_0, C4<0>, C4<0>, C4<0>;
L_0x13013e0 .functor AND 1, L_0x13012a0, L_0x1301310, C4<1>, C4<1>;
L_0x13014d0 .functor OR 1, L_0x13011e0, L_0x13013e0, C4<0>, C4<0>;
L_0x1301830 .functor AND 1, v0x12fd8d0_0, v0x12fda10_0, C4<1>, C4<1>;
L_0x13018a0 .functor NOT 1, v0x12fda10_0, C4<0>, C4<0>, C4<0>;
L_0x13015e0 .functor AND 1, v0x12fd8d0_0, L_0x13018a0, C4<1>, C4<1>;
L_0x13019e0 .functor OR 1, L_0x1301830, L_0x13015e0, C4<0>, C4<0>;
L_0x1301b80 .functor NOT 1, v0x12fd8d0_0, C4<0>, C4<0>, C4<0>;
L_0x1301bf0 .functor AND 1, L_0x1301b80, v0x12fda10_0, C4<1>, C4<1>;
L_0x1301d50 .functor OR 1, L_0x13019e0, L_0x1301bf0, C4<0>, C4<0>;
L_0x1301e60 .functor NOT 1, v0x12fd8d0_0, C4<0>, C4<0>, C4<0>;
L_0x1301f80 .functor NOT 1, v0x12fda10_0, C4<0>, C4<0>, C4<0>;
L_0x1301ff0 .functor AND 1, L_0x1301e60, L_0x1301f80, C4<1>, C4<1>;
L_0x13021c0 .functor OR 1, L_0x1301d50, L_0x1301ff0, C4<0>, C4<0>;
v0x12fdee0_0 .net *"_ivl_10", 0 0, L_0x1300e00;  1 drivers
v0x12fdfe0_0 .net *"_ivl_12", 0 0, L_0x1300f10;  1 drivers
v0x12fe0c0_0 .net *"_ivl_14", 0 0, L_0x13010d0;  1 drivers
L_0x7f235b9a6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12fe180_0 .net/2u *"_ivl_18", 0 0, L_0x7f235b9a6060;  1 drivers
v0x12fe260_0 .net *"_ivl_2", 0 0, L_0x12c98d0;  1 drivers
v0x12fe390_0 .net *"_ivl_22", 0 0, L_0x13011e0;  1 drivers
v0x12fe470_0 .net *"_ivl_24", 0 0, L_0x13012a0;  1 drivers
v0x12fe550_0 .net *"_ivl_26", 0 0, L_0x1301310;  1 drivers
v0x12fe630_0 .net *"_ivl_28", 0 0, L_0x13013e0;  1 drivers
v0x12fe710_0 .net *"_ivl_30", 0 0, L_0x13014d0;  1 drivers
v0x12fe7f0_0 .net *"_ivl_35", 0 0, L_0x1301830;  1 drivers
v0x12fe8d0_0 .net *"_ivl_37", 0 0, L_0x13018a0;  1 drivers
v0x12fe9b0_0 .net *"_ivl_39", 0 0, L_0x13015e0;  1 drivers
v0x12fea90_0 .net *"_ivl_4", 0 0, L_0x1300ab0;  1 drivers
v0x12feb70_0 .net *"_ivl_41", 0 0, L_0x13019e0;  1 drivers
v0x12fec50_0 .net *"_ivl_43", 0 0, L_0x1301b80;  1 drivers
v0x12fed30_0 .net *"_ivl_45", 0 0, L_0x1301bf0;  1 drivers
v0x12fee10_0 .net *"_ivl_47", 0 0, L_0x1301d50;  1 drivers
v0x12feef0_0 .net *"_ivl_49", 0 0, L_0x1301e60;  1 drivers
v0x12fefd0_0 .net *"_ivl_51", 0 0, L_0x1301f80;  1 drivers
v0x12ff0b0_0 .net *"_ivl_53", 0 0, L_0x1301ff0;  1 drivers
v0x12ff190_0 .net *"_ivl_55", 0 0, L_0x13021c0;  1 drivers
v0x12ff270_0 .net *"_ivl_6", 0 0, L_0x1300b90;  1 drivers
v0x12ff350_0 .net *"_ivl_8", 0 0, L_0x1300d10;  1 drivers
v0x12ff430_0 .net "c", 0 0, v0x12fd8d0_0;  alias, 1 drivers
v0x12ff4d0_0 .net "d", 0 0, v0x12fda10_0;  alias, 1 drivers
v0x12ff5c0_0 .net "mux_in", 3 0, L_0x1301650;  alias, 1 drivers
L_0x1301650 .concat8 [ 1 1 1 1], L_0x13010d0, L_0x7f235b9a6060, L_0x13014d0, L_0x13021c0;
S_0x12ff720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x12ce3b0;
 .timescale -12 -12;
E_0x12b79f0 .event anyedge, v0x1300290_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1300290_0;
    %nor/r;
    %assign/vec4 v0x1300290_0, 0;
    %wait E_0x12b79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12fd0e0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12fda10_0, 0;
    %assign/vec4 v0x12fd8d0_0, 0;
    %wait E_0x12cd070;
    %wait E_0x12cd410;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12fda10_0, 0;
    %assign/vec4 v0x12fd8d0_0, 0;
    %wait E_0x12cd410;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12fda10_0, 0;
    %assign/vec4 v0x12fd8d0_0, 0;
    %wait E_0x12cd410;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12fda10_0, 0;
    %assign/vec4 v0x12fd8d0_0, 0;
    %wait E_0x12cd410;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12fda10_0, 0;
    %assign/vec4 v0x12fd8d0_0, 0;
    %wait E_0x12cd070;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12fd6d0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12cce00;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x12fda10_0, 0;
    %assign/vec4 v0x12fd8d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12ce3b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fff50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1300290_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12ce3b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12fff50_0;
    %inv;
    %store/vec4 v0x12fff50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12ce3b0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12fd970_0, v0x1300410_0, v0x12ffeb0_0, v0x12ffff0_0, v0x1300130_0, v0x1300090_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12ce3b0;
T_7 ;
    %load/vec4 v0x13001d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13001d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13001d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13001d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13001d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13001d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13001d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12ce3b0;
T_8 ;
    %wait E_0x12cce00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13001d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13001d0_0, 4, 32;
    %load/vec4 v0x1300350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13001d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13001d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13001d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13001d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1300130_0;
    %load/vec4 v0x1300130_0;
    %load/vec4 v0x1300090_0;
    %xor;
    %load/vec4 v0x1300130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13001d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13001d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13001d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13001d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2014_q3/iter3/response2/top_module.sv";
