#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jun 21 12:03:43 2024
# Process ID: 19956
# Current directory: C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/viv/viv.runs/synth_1
# Command line: vivado.exe -log hdv_engine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdv_engine.tcl
# Log file: C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/viv/viv.runs/synth_1/hdv_engine.vds
# Journal file: C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/viv/viv.runs/synth_1\vivado.jou
# Running On: DESKTOP-O5663KL, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 137167 MB
#-----------------------------------------------------------
source hdv_engine.tcl -notrace
Command: synth_design -top hdv_engine -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3286.773 ; gain = 344.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdv_engine' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:39]
INFO: [Synth 8-3491] module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1.vhd:11' bound to instance 'grp_hdv_engine_Pipeline_VITIS_LOOP_273_1_fu_683' of component 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1491]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1.vhd:31]
INFO: [Synth 8-3491] module 'hdv_engine_flow_control_loop_pipe_sequential_init' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1.vhd:80]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_flow_control_loop_pipe_sequential_init' (0#1) [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1' (0#1) [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1.vhd:31]
INFO: [Synth 8-3491] module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2.vhd:11' bound to instance 'grp_hdv_engine_Pipeline_VITIS_LOOP_281_2_fu_701' of component 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1509]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2.vhd:28]
INFO: [Synth 8-3491] module 'hdv_engine_flow_control_loop_pipe_sequential_init' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2' (0#1) [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2.vhd:28]
INFO: [Synth 8-3491] module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4.vhd:11' bound to instance 'grp_hdv_engine_Pipeline_VITIS_LOOP_494_4_fu_711' of component 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1524]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4.vhd:343]
INFO: [Synth 8-3491] module 'hdv_engine_flow_control_loop_pipe_sequential_init' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4.vhd:721]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4' (0#1) [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4.vhd:343]
INFO: [Synth 8-3491] module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8.vhd:11' bound to instance 'grp_hdv_engine_Pipeline_VITIS_LOOP_912_8_fu_1100' of component 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1854]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mux_3_2_32_1_1' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U11' of component 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8.vhd:112]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_mux_3_2_32_1_1' (0#1) [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:30]
INFO: [Synth 8-3491] module 'hdv_engine_flow_control_loop_pipe_sequential_init' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8' (0#1) [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mux_3_2_32_1_1' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U210' of component 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1868]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_data_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1884]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_regslice_both' (0#1) [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_keep_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1898]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_regslice_both__parameterized1' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_regslice_both__parameterized1' (0#1) [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_strb_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1912]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_user_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1926]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_last_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1940]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_id_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1954]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_dest_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:1968]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine' (0#1) [C:/Reconfigurable_HDC_Platform_old/out/hls/ip/hdv_engine.vhd:39]
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[5] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[4] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[3] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[2] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[4] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[3] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[2] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[1] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[0] driven by constant 0
WARNING: [Synth 8-7129] Port ap_done_int in module hdv_engine_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[7] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[6] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[5] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[4] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[3] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[2] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[1] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TKEEP[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TSTRB[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TUSER[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TLAST[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TID[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDEST[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[15] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[14] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[13] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[12] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[11] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[10] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[9] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[8] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[7] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[6] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[5] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[4] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[3] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[2] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[1] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[0] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[47] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[46] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[45] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[44] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[43] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[42] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[31] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[30] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[29] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[28] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[27] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[26] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[15] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[14] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[13] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[12] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[11] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[10] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[9] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[8] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[7] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[6] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[5] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[4] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[3] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[2] in module hdv_engine is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3418.422 ; gain = 476.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3436.309 ; gain = 494.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3436.309 ; gain = 494.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 3436.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/viv/const.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ap_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/viv/const.xdc:1]
create_clock: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3560.043 ; gain = 0.004
Finished Parsing XDC File [C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/viv/const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3560.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3560.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 3560.043 ; gain = 618.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 3560.043 ; gain = 618.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 3560.043 ; gain = 618.180
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3560.043 ; gain = 618.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 65    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 10    
	   3 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   4 Input    4 Bit       Adders := 2     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 129   
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 70    
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 368   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 142   
	   2 Input   27 Bit        Muxes := 2     
	  28 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   5 Input   25 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 54    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[5] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[4] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[3] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[2] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[4] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[3] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[2] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[1] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[0] driven by constant 0
WARNING: [Synth 8-7129] Port op_mode_i[15] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[14] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[13] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[12] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[11] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[10] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[9] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[8] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[7] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[6] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[5] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[4] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[3] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[2] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[1] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[0] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[47] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[46] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[45] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[44] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[43] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[42] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[31] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[30] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[29] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[28] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[27] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[26] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[15] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[14] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[13] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[12] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[11] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[10] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[9] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[8] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[7] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[6] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[5] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[4] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[3] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[2] in module hdv_engine is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 3560.043 ; gain = 618.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 3971.172 ; gain = 1029.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 3980.445 ; gain = 1038.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:07 . Memory (MB): peak = 4028.230 ; gain = 1086.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4041.594 ; gain = 1099.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4041.594 ; gain = 1099.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4041.594 ; gain = 1099.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4041.594 ; gain = 1099.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 4041.594 ; gain = 1099.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 4041.594 ; gain = 1099.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   264|
|3     |LUT1   |     2|
|4     |LUT2   |  2188|
|5     |LUT3   |   117|
|6     |LUT4   |   117|
|7     |LUT5   |   236|
|8     |LUT6   |   567|
|9     |FDRE   |  2780|
|10    |FDSE   |     1|
|11    |IBUF   |   219|
|12    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 4041.594 ; gain = 1099.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:01:01 . Memory (MB): peak = 4041.594 ; gain = 975.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 4041.594 ; gain = 1099.730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 4054.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 484 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4074.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 220 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 219 instances

Synth Design complete | Checksum: 34dffd0d
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:27 . Memory (MB): peak = 4074.973 ; gain = 2167.000
INFO: [Common 17-1381] The checkpoint 'C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/viv/viv.runs/synth_1/hdv_engine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdv_engine_utilization_synth.rpt -pb hdv_engine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 12:05:20 2024...
