

================================================================
== Vivado HLS Report for 'kernel_matrix'
================================================================
* Date:           Thu Aug  1 03:51:55 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        kernel_matrix_hardware_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.289|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+-----+-----+-----+-----+---------+
        |                       |                    |  Latency  |  Interval | Pipeline|
        |        Instance       |       Module       | min | max | min | max |   Type  |
        +-----------------------+--------------------+-----+-----+-----+-----+---------+
        |Loop_LOOP_2_proc9_U0   |Loop_LOOP_2_proc9   |    ?|    ?|    ?|    ?|   none  |
        |Loop_LOOP_6_proc_U0    |Loop_LOOP_6_proc    |    ?|    ?|    ?|    ?|   none  |
        |Loop_LOOP_1_proc10_U0  |Loop_LOOP_1_proc10  |  786|  786|  786|  786|   none  |
        +-----------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      15|    132|    -|
|Instance         |      512|     23|   40288|  60007|    0|
|Memory           |       10|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      522|     23|   40309|  60207|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |      186|     10|      37|    113|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |Loop_LOOP_1_proc10_U0              |Loop_LOOP_1_proc10               |        0|      0|     84|    157|    0|
    |Loop_LOOP_2_proc9_U0               |Loop_LOOP_2_proc9                |      512|     23|  39861|  59299|    0|
    |Loop_LOOP_6_proc_U0                |Loop_LOOP_6_proc                 |        0|      0|    193|    319|    0|
    |kernel_matrix_CONTROL_BUS_s_axi_U  |kernel_matrix_CONTROL_BUS_s_axi  |        0|      0|    150|    232|    0|
    +-----------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |Total                              |                                 |      512|     23|  40288|  60007|    0|
    +-----------------------------------+---------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |index_buf_U   |kernel_matrix_indibs  |        2|  0|   0|    0|   784|   32|     2|        50176|
    |result_buf_U  |kernel_matrix_resjbC  |        8|  0|   0|    0|  2500|   32|     2|       160000|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |       10|  0|   0|    0|  3284|   64|     4|       210176|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------+---------+---+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+---+----+-----+------+-----+---------+
    |length_x_c_U        |        0|  5|   0|    -|     3|   32|       96|
    |remaining_size_c_U  |        0|  5|   0|    -|     2|   32|       64|
    |tile_size_c_U       |        0|  5|   0|    -|     2|   32|       64|
    +--------------------+---------+---+----+-----+------+-----+---------+
    |Total               |        0| 15|   0|    0|     7|   96|      224|
    +--------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Loop_LOOP_1_proc10_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_LOOP_2_proc9_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |Loop_LOOP_1_proc10_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Loop_LOOP_2_proc9_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                 |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Loop_LOOP_1_proc10_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_LOOP_2_proc9_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|  32|          10|           8|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Loop_LOOP_1_proc10_U0_ap_ready_count        |   9|          2|    2|          4|
    |Loop_LOOP_2_proc9_U0_ap_ready_count         |   9|          2|    2|          4|
    |ap_sync_reg_Loop_LOOP_1_proc10_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_LOOP_2_proc9_U0_ap_ready   |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  36|          8|    6|         12|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |Loop_LOOP_1_proc10_U0_ap_ready_count        |  2|   0|    2|          0|
    |Loop_LOOP_2_proc9_U0_ap_ready_count         |  2|   0|    2|          0|
    |ap_sync_reg_Loop_LOOP_1_proc10_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_LOOP_2_proc9_U0_ap_ready   |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  6|   0|    6|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID   |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_AWREADY   | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_AWADDR    |  in |    6|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WVALID    |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WREADY    | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WDATA     |  in |   32|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WSTRB     |  in |    4|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_ARVALID   |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_ARREADY   | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_ARADDR    |  in |    6|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RVALID    | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RREADY    |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RDATA     | out |   32|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RRESP     | out |    2|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_BVALID    | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_BREADY    |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_BRESP     | out |    2|    s_axi   |         CONTROL_BUS        |    pointer   |
|ap_clk                      |  in |    1| ap_ctrl_hs |        kernel_matrix       | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |        kernel_matrix       | return value |
|interrupt                   | out |    1| ap_ctrl_hs |        kernel_matrix       | return value |
|kernel_in_stream_TDATA      |  in |   32|    axis    |   kernel_in_stream_data_V  |    pointer   |
|kernel_in_stream_TKEEP      |  in |    4|    axis    |   kernel_in_stream_keep_V  |    pointer   |
|kernel_in_stream_TSTRB      |  in |    4|    axis    |   kernel_in_stream_strb_V  |    pointer   |
|kernel_in_stream_TUSER      |  in |    4|    axis    |   kernel_in_stream_user_V  |    pointer   |
|kernel_in_stream_TLAST      |  in |    1|    axis    |   kernel_in_stream_last_V  |    pointer   |
|kernel_in_stream_TID        |  in |    5|    axis    |    kernel_in_stream_id_V   |    pointer   |
|kernel_in_stream_TDEST      |  in |    5|    axis    |   kernel_in_stream_dest_V  |    pointer   |
|kernel_in_stream_TVALID     |  in |    1|    axis    |   kernel_in_stream_dest_V  |    pointer   |
|kernel_in_stream_TREADY     | out |    1|    axis    |   kernel_in_stream_dest_V  |    pointer   |
|kernel_index_stream_TDATA   |  in |   32|    axis    | kernel_index_stream_data_V |    pointer   |
|kernel_index_stream_TKEEP   |  in |    4|    axis    | kernel_index_stream_keep_V |    pointer   |
|kernel_index_stream_TSTRB   |  in |    4|    axis    | kernel_index_stream_strb_V |    pointer   |
|kernel_index_stream_TUSER   |  in |    4|    axis    | kernel_index_stream_user_V |    pointer   |
|kernel_index_stream_TLAST   |  in |    1|    axis    | kernel_index_stream_last_V |    pointer   |
|kernel_index_stream_TID     |  in |    5|    axis    |  kernel_index_stream_id_V  |    pointer   |
|kernel_index_stream_TDEST   |  in |    5|    axis    | kernel_index_stream_dest_V |    pointer   |
|kernel_index_stream_TVALID  |  in |    1|    axis    | kernel_index_stream_dest_V |    pointer   |
|kernel_index_stream_TREADY  | out |    1|    axis    | kernel_index_stream_dest_V |    pointer   |
|kernel_out_stream_TDATA     | out |   32|    axis    |  kernel_out_stream_data_V  |    pointer   |
|kernel_out_stream_TKEEP     | out |    4|    axis    |  kernel_out_stream_keep_V  |    pointer   |
|kernel_out_stream_TSTRB     | out |    4|    axis    |  kernel_out_stream_strb_V  |    pointer   |
|kernel_out_stream_TUSER     | out |    4|    axis    |  kernel_out_stream_user_V  |    pointer   |
|kernel_out_stream_TLAST     | out |    1|    axis    |  kernel_out_stream_last_V  |    pointer   |
|kernel_out_stream_TID       | out |    5|    axis    |   kernel_out_stream_id_V   |    pointer   |
|kernel_out_stream_TDEST     | out |    5|    axis    |  kernel_out_stream_dest_V  |    pointer   |
|kernel_out_stream_TVALID    | out |    1|    axis    |  kernel_out_stream_dest_V  |    pointer   |
|kernel_out_stream_TREADY    |  in |    1|    axis    |  kernel_out_stream_dest_V  |    pointer   |
+----------------------------+-----+-----+------------+----------------------------+--------------+

