/* Generated by Yosys 0.53 (git sha1 53c22ab7c, ccache clang++ 18.1.3 -fPIC -O3) */

(* top =  1  *)
/* verilator lint_off CASEOVERLAP*/
module FPSqrt_H5(clk, rst, X, R);
  wire [4:0] _00_;
  wire [5:0] _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire [6:0] _05_;
  wire [6:0] _06_;
  wire _07_;
  wire _08_;
  wire [7:0] _09_;
  wire [7:0] _10_;
  wire [4:0] _11_;
  wire [7:0] _12_;
  wire _13_;
  wire _14_;
  wire [8:0] _15_;
  wire [8:0] _16_;
  wire [8:0] _17_;
  wire _18_;
  wire _19_;
  wire [9:0] _20_;
  wire [9:0] _21_;
  wire _22_;
  wire [9:0] _23_;
  wire _24_;
  wire _25_;
  wire [10:0] _26_;
  wire [10:0] _27_;
  wire [10:0] _28_;
  wire _29_;
  wire _30_;
  wire [11:0] _31_;
  wire [11:0] _32_;
  wire [13:0] _33_;
  wire [11:0] _34_;
  wire _35_;
  wire _36_;
  wire [12:0] _37_;
  wire [12:0] _38_;
  wire [12:0] _39_;
  wire _40_;
  wire _41_;
  wire [13:0] _42_;
  wire [13:0] _43_;
  wire [3:0] _44_;
  wire [13:0] _45_;
  wire _46_;
  wire _47_;
  wire [14:0] _48_;
  wire [14:0] _49_;
  wire [14:0] _50_;
  wire _51_;
  wire [9:0] _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  wire _56_;
  wire _57_;
  wire [2:0] _58_;
  reg [4:0] _59_;
  reg [4:0] _60_;
  reg [4:0] _61_;
  reg [4:0] _62_;
  reg [4:0] _63_;
  reg _64_;
  reg [6:0] _65_;
  wire _66_;
  reg [7:0] _67_;
  reg [6:0] _68_;
  reg [3:0] _69_;
  reg _70_;
  reg [8:0] _71_;
  reg [5:0] _72_;
  reg [8:0] _73_;
  reg [5:0] _74_;
  reg _75_;
  reg [10:0] _76_;
  wire [5:0] _77_;
  reg [3:0] _78_;
  reg [10:0] _79_;
  reg [7:0] _80_;
  reg _81_;
  reg [12:0] _82_;
  reg [1:0] _83_;
  reg [12:0] _84_;
  reg [9:0] _85_;
  reg _86_;
  reg [14:0] _87_;
  wire [5:0] _88_;
  reg [14:0] _89_;
  reg [11:0] _90_;
  reg [2:0] _91_;
  reg [2:0] _92_;
  reg [2:0] _93_;
  reg [2:0] _94_;
  reg [2:0] _95_;
  output [17:0] R;
  wire [17:0] R;
  input [17:0] X;
  wire [17:0] X;
  input clk;
  wire clk;
  wire d1;
  wire d10;
  wire d10_d1;
  wire d12;
  wire d2;
  wire d2_d1;
  wire d3;
  wire d4;
  wire d4_d1;
  wire d5;
  wire d6;
  wire d6_d1;
  wire d7;
  wire d8;
  wire d8_d1;
  wire d9;
  wire [4:0] ern0;
  wire [4:0] ern1;
  wire [4:0] ern1_d1;
  wire [4:0] ern1_d2;
  wire [4:0] ern1_d3;
  wire [4:0] ern1_d4;
  wire [4:0] ern1_d5;
  wire [9:0] fr;
  wire [9:0] fracx;
  wire [13:0] fracxnorm;
  wire [9:0] frrnd;
  wire [12:0] mr;
  wire [14:0] rn2;
  wire round;
  input rst;
  wire rst;
  wire [1:0] s0;
  wire [2:0] s1;
  wire [11:0] s10;
  wire [11:0] s10_d1;
  wire [3:0] s2;
  wire [3:0] s2_d1;
  wire [4:0] s3;
  wire [5:0] s4;
  wire [5:0] s4_d1;
  wire [6:0] s5;
  wire [7:0] s6;
  wire [7:0] s6_d1;
  wire [8:0] s7;
  wire [9:0] s8;
  wire [9:0] s8_d1;
  wire [10:0] s9;
  wire [13:0] t1;
  wire [13:0] t10;
  wire [12:0] t10_h;
  wire [14:0] t10s;
  wire [14:0] t10s_h;
  wire [14:0] t10s_h_d1;
  wire [13:0] t11;
  wire [13:0] t11_h;
  wire [14:0] t12_h;
  wire [14:0] t1s;
  wire [5:0] t1s_h;
  wire [8:0] t1s_l;
  wire [13:0] t2;
  wire [14:0] t2s;
  wire [6:0] t2s_h;
  wire [6:0] t2s_h_d1;
  wire [7:0] t2s_l;
  wire [7:0] t2s_l_d1;
  wire [13:0] t3;
  wire [5:0] t3_h;
  wire [14:0] t3s;
  wire [7:0] t3s_h;
  wire [6:0] t3s_l;
  wire [13:0] t4;
  wire [6:0] t4_h;
  wire [14:0] t4s;
  wire [8:0] t4s_h;
  wire [8:0] t4s_h_d1;
  wire [5:0] t4s_l;
  wire [5:0] t4s_l_d1;
  wire [13:0] t5;
  wire [7:0] t5_h;
  wire [14:0] t5s;
  wire [9:0] t5s_h;
  wire [4:0] t5s_l;
  wire [13:0] t6;
  wire [8:0] t6_h;
  wire [14:0] t6s;
  wire [10:0] t6s_h;
  wire [10:0] t6s_h_d1;
  wire [3:0] t6s_l;
  wire [3:0] t6s_l_d1;
  wire [13:0] t7;
  wire [9:0] t7_h;
  wire [14:0] t7s;
  wire [11:0] t7s_h;
  wire [2:0] t7s_l;
  wire [13:0] t8;
  wire [10:0] t8_h;
  wire [14:0] t8s;
  wire [12:0] t8s_h;
  wire [12:0] t8s_h_d1;
  wire [1:0] t8s_l;
  wire [1:0] t8s_l_d1;
  wire [13:0] t9;
  wire [11:0] t9_h;
  wire [14:0] t9s;
  wire [13:0] t9s_h;
  wire t9s_l;
  wire [5:0] u1;
  wire [14:0] u10;
  wire [14:0] u10_d1;
  wire [6:0] u2;
  wire [6:0] u2_d1;
  wire [7:0] u3;
  wire [8:0] u4;
  wire [8:0] u4_d1;
  wire [9:0] u5;
  wire [10:0] u6;
  wire [10:0] u6_d1;
  wire [11:0] u7;
  wire [12:0] u8;
  wire [12:0] u8_d1;
  wire [13:0] u9;
  wire [2:0] xsr;
  wire [2:0] xsr_d1;
  wire [2:0] xsr_d2;
  wire [2:0] xsr_d3;
  wire [2:0] xsr_d4;
  wire [2:0] xsr_d5;
  wire [2:0] xsx;
  assign _00_ = ern0 + 5'h07;
  assign _11_ = _00_ + { 4'h0, X[10] };
  assign _22_ = ~ X[10];
  assign _33_ = _22_ ? { 1'h1, fracx, 3'h0 } : { 2'h1, fracx, 2'h0 };
  assign _44_ = 4'h7 + fracxnorm[13:10];
  assign _55_ = ~ t1[13];
  assign _66_ = ~ d1;
  assign _77_ = t1s_h - u1;
  assign _88_ = d1 ? _77_ : _01_;
  assign _01_ = t1s_h + u1;
  assign _02_ = ~ t2[13];
  assign _03_ = ~ d2;
  assign _04_ = t2s_h_d1 - u2_d1;
  assign _05_ = d2_d1 ? _04_ : _06_;
  assign _06_ = t2s_h_d1 + u2_d1;
  assign _07_ = ~ t3[13];
  assign _08_ = ~ d3;
  assign _09_ = t3s_h - u3;
  assign _10_ = d3 ? _09_ : _12_;
  assign _12_ = t3s_h + u3;
  assign _13_ = ~ t4[13];
  assign _14_ = ~ d4;
  assign _15_ = t4s_h_d1 - u4_d1;
  assign _16_ = d4_d1 ? _15_ : _17_;
  assign _17_ = t4s_h_d1 + u4_d1;
  assign _18_ = ~ t5[13];
  assign _19_ = ~ d5;
  assign _20_ = t5s_h - u5;
  assign _21_ = d5 ? _20_ : _23_;
  assign _23_ = t5s_h + u5;
  assign _24_ = ~ t6[13];
  assign _25_ = ~ d6;
  assign _26_ = t6s_h_d1 - u6_d1;
  assign _27_ = d6_d1 ? _26_ : _28_;
  assign _28_ = t6s_h_d1 + u6_d1;
  assign _29_ = ~ t7[13];
  assign _30_ = ~ d7;
  assign _31_ = t7s_h - u7;
  assign _32_ = d7 ? _31_ : _34_;
  assign _34_ = t7s_h + u7;
  assign _35_ = ~ t8[13];
  assign _36_ = ~ d8;
  assign _37_ = t8s_h_d1 - u8_d1;
  assign _38_ = d8_d1 ? _37_ : _39_;
  assign _39_ = t8s_h_d1 + u8_d1;
  assign _40_ = ~ t9[13];
  assign _41_ = ~ d9;
  assign _42_ = t9s_h - u9;
  assign _43_ = d9 ? _42_ : _45_;
  assign _45_ = t9s_h + u9;
  assign _46_ = ~ t10[13];
  assign _47_ = ~ d10;
  assign _48_ = t10s_h_d1 - u10_d1;
  assign _49_ = d10_d1 ? _48_ : _50_;
  assign _50_ = t10s_h_d1 + u10_d1;
  assign _51_ = ~ t11[13];
  assign _52_ = fr + { 9'h000, round };
  assign _53_ = xsx == 3'h2;
  assign _54_ = xsx == 3'h4;
  assign _56_ = xsx == 3'h0;
  assign _57_ = xsx == 3'h1;
  function [2:0] \:344 ;
    input [2:0] a;
    input [11:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \:344  = b[2:0];
      4'b??1?:
        \:344  = b[5:3];
      4'b?1??:
        \:344  = b[8:6];
      4'b1???:
        \:344  = b[11:9];
      default:
        \:344  = a;
    endcase
  endfunction
  assign _58_ = \:344 (3'h6, 12'h222, { _57_, _56_, _54_, _53_ });
  always @(posedge clk, posedge rst)
    if (rst) _59_ <= 5'h00;
    else _59_ <= ern1;
  always @(posedge clk, posedge rst)
    if (rst) _60_ <= 5'h00;
    else _60_ <= ern1_d1;
  always @(posedge clk, posedge rst)
    if (rst) _61_ <= 5'h00;
    else _61_ <= ern1_d2;
  always @(posedge clk, posedge rst)
    if (rst) _62_ <= 5'h00;
    else _62_ <= ern1_d3;
  always @(posedge clk, posedge rst)
    if (rst) _63_ <= 5'h00;
    else _63_ <= ern1_d4;
  always @(posedge clk, posedge rst)
    if (rst) _64_ <= 1'h0;
    else _64_ <= d2;
  always @(posedge clk, posedge rst)
    if (rst) _65_ <= 7'h00;
    else _65_ <= t2s_h;
  always @(posedge clk, posedge rst)
    if (rst) _67_ <= 8'h00;
    else _67_ <= t2s_l;
  always @(posedge clk, posedge rst)
    if (rst) _68_ <= 7'h00;
    else _68_ <= u2;
  always @(posedge clk, posedge rst)
    if (rst) _69_ <= 4'h0;
    else _69_ <= s2;
  always @(posedge clk, posedge rst)
    if (rst) _70_ <= 1'h0;
    else _70_ <= d4;
  always @(posedge clk, posedge rst)
    if (rst) _71_ <= 9'h000;
    else _71_ <= t4s_h;
  always @(posedge clk, posedge rst)
    if (rst) _72_ <= 6'h00;
    else _72_ <= t4s_l;
  always @(posedge clk, posedge rst)
    if (rst) _73_ <= 9'h000;
    else _73_ <= u4;
  always @(posedge clk, posedge rst)
    if (rst) _74_ <= 6'h00;
    else _74_ <= s4;
  always @(posedge clk, posedge rst)
    if (rst) _75_ <= 1'h0;
    else _75_ <= d6;
  always @(posedge clk, posedge rst)
    if (rst) _76_ <= 11'h000;
    else _76_ <= t6s_h;
  always @(posedge clk, posedge rst)
    if (rst) _78_ <= 4'h0;
    else _78_ <= t6s_l;
  always @(posedge clk, posedge rst)
    if (rst) _79_ <= 11'h000;
    else _79_ <= u6;
  always @(posedge clk, posedge rst)
    if (rst) _80_ <= 8'h00;
    else _80_ <= s6;
  always @(posedge clk, posedge rst)
    if (rst) _81_ <= 1'h0;
    else _81_ <= d8;
  always @(posedge clk, posedge rst)
    if (rst) _82_ <= 13'h0000;
    else _82_ <= t8s_h;
  always @(posedge clk, posedge rst)
    if (rst) _83_ <= 2'h0;
    else _83_ <= t8s_l;
  always @(posedge clk, posedge rst)
    if (rst) _84_ <= 13'h0000;
    else _84_ <= u8;
  always @(posedge clk, posedge rst)
    if (rst) _85_ <= 10'h000;
    else _85_ <= s8;
  always @(posedge clk, posedge rst)
    if (rst) _86_ <= 1'h0;
    else _86_ <= d10;
  always @(posedge clk, posedge rst)
    if (rst) _87_ <= 15'h0000;
    else _87_ <= t10s_h;
  always @(posedge clk, posedge rst)
    if (rst) _89_ <= 15'h0000;
    else _89_ <= u10;
  always @(posedge clk, posedge rst)
    if (rst) _90_ <= 12'h000;
    else _90_ <= s10;
  always @(posedge clk, posedge rst)
    if (rst) _91_ <= 3'h0;
    else _91_ <= xsr;
  always @(posedge clk, posedge rst)
    if (rst) _92_ <= 3'h0;
    else _92_ <= xsr_d1;
  always @(posedge clk, posedge rst)
    if (rst) _93_ <= 3'h0;
    else _93_ <= xsr_d2;
  always @(posedge clk, posedge rst)
    if (rst) _94_ <= 3'h0;
    else _94_ <= xsr_d3;
  always @(posedge clk, posedge rst)
    if (rst) _95_ <= 3'h0;
    else _95_ <= xsr_d4;
  assign fracx = X[9:0];
  assign ern0 = { 1'h0, X[14:11] };
  assign xsx = X[17:15];
  assign ern1 = _11_;
  assign ern1_d1 = _59_;
  assign ern1_d2 = _60_;
  assign ern1_d3 = _61_;
  assign ern1_d4 = _62_;
  assign ern1_d5 = _63_;
  assign fracxnorm = _33_;
  assign s0 = 2'h1;
  assign t1 = { _44_, fracxnorm[9:0] };
  assign d1 = _55_;
  assign t1s = { t1, 1'h0 };
  assign t1s_h = t1s[14:9];
  assign t1s_l = t1s[8:0];
  assign u1 = { 1'h0, s0, d1, _66_, 1'h1 };
  assign t3_h = _88_;
  assign t2 = { t3_h[4:0], t1s_l };
  assign s1 = { s0, d1 };
  assign d2 = _02_;
  assign d2_d1 = _64_;
  assign t2s = { t2, 1'h0 };
  assign t2s_h = t2s[14:8];
  assign t2s_h_d1 = _65_;
  assign t2s_l = t2s[7:0];
  assign t2s_l_d1 = _67_;
  assign u2 = { 1'h0, s1, d2, _03_, 1'h1 };
  assign u2_d1 = _68_;
  assign t4_h = _05_;
  assign t3 = { t4_h[5:0], t2s_l_d1 };
  assign s2 = { s1, d2 };
  assign s2_d1 = _69_;
  assign d3 = _07_;
  assign t3s = { t3, 1'h0 };
  assign t3s_h = t3s[14:7];
  assign t3s_l = t3s[6:0];
  assign u3 = { 1'h0, s2_d1, d3, _08_, 1'h1 };
  assign t5_h = _10_;
  assign t4 = { t5_h[6:0], t3s_l };
  assign s3 = { s2_d1, d3 };
  assign d4 = _13_;
  assign d4_d1 = _70_;
  assign t4s = { t4, 1'h0 };
  assign t4s_h = t4s[14:6];
  assign t4s_h_d1 = _71_;
  assign t4s_l = t4s[5:0];
  assign t4s_l_d1 = _72_;
  assign u4 = { 1'h0, s3, d4, _14_, 1'h1 };
  assign u4_d1 = _73_;
  assign t6_h = _16_;
  assign t5 = { t6_h[7:0], t4s_l_d1 };
  assign s4 = { s3, d4 };
  assign s4_d1 = _74_;
  assign d5 = _18_;
  assign t5s = { t5, 1'h0 };
  assign t5s_h = t5s[14:5];
  assign t5s_l = t5s[4:0];
  assign u5 = { 1'h0, s4_d1, d5, _19_, 1'h1 };
  assign t7_h = _21_;
  assign t6 = { t7_h[8:0], t5s_l };
  assign s5 = { s4_d1, d5 };
  assign d6 = _24_;
  assign d6_d1 = _75_;
  assign t6s = { t6, 1'h0 };
  assign t6s_h = t6s[14:4];
  assign t6s_h_d1 = _76_;
  assign t6s_l = t6s[3:0];
  assign t6s_l_d1 = _78_;
  assign u6 = { 1'h0, s5, d6, _25_, 1'h1 };
  assign u6_d1 = _79_;
  assign t8_h = _27_;
  assign t7 = { t8_h[9:0], t6s_l_d1 };
  assign s6 = { s5, d6 };
  assign s6_d1 = _80_;
  assign d7 = _29_;
  assign t7s = { t7, 1'h0 };
  assign t7s_h = t7s[14:3];
  assign t7s_l = t7s[2:0];
  assign u7 = { 1'h0, s6_d1, d7, _30_, 1'h1 };
  assign t9_h = _32_;
  assign t8 = { t9_h[10:0], t7s_l };
  assign s7 = { s6_d1, d7 };
  assign d8 = _35_;
  assign d8_d1 = _81_;
  assign t8s = { t8, 1'h0 };
  assign t8s_h = t8s[14:2];
  assign t8s_h_d1 = _82_;
  assign t8s_l = t8s[1:0];
  assign t8s_l_d1 = _83_;
  assign u8 = { 1'h0, s7, d8, _36_, 1'h1 };
  assign u8_d1 = _84_;
  assign t10_h = _38_;
  assign t9 = { t10_h[11:0], t8s_l_d1 };
  assign s8 = { s7, d8 };
  assign s8_d1 = _85_;
  assign d9 = _40_;
  assign t9s = { t9, 1'h0 };
  assign t9s_h = t9s[14:1];
  assign t9s_l = t9s[0];
  assign u9 = { 1'h0, s8_d1, d9, _41_, 1'h1 };
  assign t11_h = _43_;
  assign t10 = { t11_h[12:0], t9s_l };
  assign s9 = { s8_d1, d9 };
  assign d10 = _46_;
  assign d10_d1 = _86_;
  assign t10s = { t10, 1'h0 };
  assign t10s_h = t10s;
  assign t10s_h_d1 = _87_;
  assign u10 = { 1'h0, s9, d10, _47_, 1'h1 };
  assign u10_d1 = _89_;
  assign t12_h = _49_;
  assign t11 = t12_h[13:0];
  assign s10 = { s9, d10 };
  assign s10_d1 = _90_;
  assign d12 = _51_;
  assign mr = { s10_d1, d12 };
  assign fr = mr[10:1];
  assign round = mr[0];
  assign frrnd = _52_;
  assign rn2 = { ern1_d5, frrnd };
  assign xsr = _58_;
  assign xsr_d1 = _91_;
  assign xsr_d2 = _92_;
  assign xsr_d3 = _93_;
  assign xsr_d4 = _94_;
  assign xsr_d5 = _95_;
  assign R = { xsr_d5, rn2 };
endmodule
/* verilator lint_on CASEOVERLAP*/
