{"vcs1":{"timestamp_begin":1695074599.363709770, "rt":0.53, "ut":0.26, "st":0.19}}
{"vcselab":{"timestamp_begin":1695074599.957231644, "rt":0.58, "ut":0.43, "st":0.09}}
{"link":{"timestamp_begin":1695074600.573884121, "rt":0.53, "ut":0.26, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695074598.762336627}
{"VCS_COMP_START_TIME": 1695074598.762336627}
{"VCS_COMP_END_TIME": 1695074601.902151928}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob5.sv library.sv"}
{"vcs1": {"peak_mem": 336200}}
{"stitch_vcselab": {"peak_mem": 222564}}
