#OPTIONS:"|-layerid|0|-orig_srs|C:\\Users\\Duncan\\git\\ForthCPU\\impl1\\synwork\\ForthCPU_impl1_comp.srs|-top|mcu|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-I|C:\\Users\\Duncan\\git\\ForthCPU|-I|C:\\Users\\Duncan\\git\\ForthCPU\\impl1\\|-I|C:\\lscc\\diamond\\3.12\\synpbase\\lib|-sysv|-devicelib|C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\machxo3l.v|-devicelib|C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\pmi_def.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fv2001|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv"
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\bin64\\c_ver.exe":1628583508
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\machxo3l.v":1628583068
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\pmi_def.v":1628583068
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\hypermods.v":1628582822
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\umr_capim.v":1628582822
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\scemi_objects.v":1628582822
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\scemi_pipes.svh":1628582822
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\impl1\\source\\mcu.v":1702407222
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\impl1\\test\\blinkTest.v":1702422664
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\impl1\\test\\../../constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\impl1\\test\\../../testSetup.v":1701609523
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\instructionTestSetup.v":1699905656
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\aluB\\source\\fullALU.v":1699987963
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\aluB\\source\\ccRegisters.v":1699987907
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\aluB\\source\\aluBMux.v":1699632889
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\aluB\\source\\aluAMux.v":1699568663
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\aluB\\source\\alu.v":1700075311
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\aluGroupDecoder\\source\\aluGroupDecoder.v":1702461243
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\bootROM\\source\\rom.v":1702225346
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\branchLogic\\source\\branchLogic.v":1698940488
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\busController\\source\\busSequencer.v":1701534317
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\busController\\source\\../../constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\busController\\source\\busController.v":1702460466
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\busController\\source\\../../constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\debugPort\\source\\debugDecoder.v":1702460852
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\debugPort\\source\\debugPort.v":1702486557
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\debugPort\\source\\debugSequencer.v":1702218260
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\debugPort\\source\\oneOfEightDecoder.v":1700511585
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\debugPort\\source\\requestGenerator.v":1702144155
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\debugPort\\source\\register.v":1700649771
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\debugPort\\source\\synchronizer.v":1702145171
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\debugPort\\source\\synchronizedCounter.v":1702066731
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\debugPort\\source\\upCounter.v":1701536248
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\generalGroupDecoder\\source\\generalGroupDecoder.v":1701035327
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\instructionLatch\\source\\instructionLatch.v":1702460951
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\interruptLogic\\source\\interruptMaskRegister.v":1698748687
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\interruptLogic\\source\\../../constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\interruptLogic\\source\\interruptStateMachine.v":1699790739
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\interruptLogic\\source\\../../constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\instructionPhaseDecoder\\source\\instructionPhaseDecoder.v":1702464211
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\jumpGroupDecoder\\source\\jumpGroupDecoder.v":1700915921
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\loadStoreGroupDecoder\\source\\loadStoreGroupDecoder.v":1701190993
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\mcuResources\\source\\mcuResources.v":1701694131
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\mcuResources\\source\\../../constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\memoryMapper\\source\\memoryMapper.v":1699542401
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\memoryMapper\\source\\../../constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\opxMultiplexer\\source\\opxMultiplexer.v":1702217223
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\opxMultiplexer\\source\\../../constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\processorCore\\source\\core.v":1702461284
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\processorCore\\source\\transparentLatch.v":1701623606
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\programCounter\\source\\programCounter.v":1701533046
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\registerFileB\\source\\registers.v":1698680998
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\registerFileB\\source\\registerFile.v":1699570737
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\registerSequencer\\source\\registerSequencer.v":1701692852
#CUR:"C:/Users/Duncan/git/ForthCPU/constants.v":1702327206
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\RAM\\source\\RAM.v":1701538986
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\UART\\source\\receiver.v":1698344663
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\UART\\source\\transmitter.v":1698429806
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\UART\\source\\UART.v":1702461364
#CUR:"C:\\Users\\Duncan\\git\\ForthCPU\\UART\\source\\../../constants.v":1702327206
#numinternalfiles:6
#defaultlanguage:verilog
0			"C:\Users\Duncan\git\ForthCPU\constants.v" verilog
1			"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v" verilog
2		*	"C:/Users/Duncan/git/ForthCPU\constants.v" verilog
3			"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v" verilog
4		*	"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\constants.v" verilog
5		*	"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\testSetup.v" verilog
6			"C:\Users\Duncan\git\ForthCPU\instructionTestSetup.v" verilog
7			"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v" verilog
8			"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v" verilog
9			"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v" verilog
10			"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v" verilog
11			"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v" verilog
12			"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" verilog
13			"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v" verilog
14			"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v" verilog
15			"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v" verilog
16		*	"C:\Users\Duncan\git\ForthCPU\busController\source\../..\constants.v" verilog
17			"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v" verilog
18			"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v" verilog
19			"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v" verilog
20			"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugSequencer.v" verilog
21			"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v" verilog
22			"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v" verilog
23			"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v" verilog
24			"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v" verilog
25			"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v" verilog
26			"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v" verilog
27			"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v" verilog
28			"C:\Users\Duncan\git\ForthCPU\instructionLatch\source\instructionLatch.v" verilog
29			"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v" verilog
30		*	"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../..\constants.v" verilog
31			"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v" verilog
32			"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" verilog
33			"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v" verilog
34			"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" verilog
35			"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v" verilog
36		*	"C:\Users\Duncan\git\ForthCPU\mcuResources\source\../..\constants.v" verilog
37			"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v" verilog
38		*	"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../..\constants.v" verilog
39			"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v" verilog
40		*	"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../..\constants.v" verilog
41			"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" verilog
42			"C:\Users\Duncan\git\ForthCPU\processorCore\source\transparentLatch.v" verilog
43			"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" verilog
44			"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v" verilog
45			"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v" verilog
46			"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v" verilog
47			"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v" verilog
48			"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v" verilog
49			"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v" verilog
50			"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v" verilog
51		*	"C:\Users\Duncan\git\ForthCPU\UART\source\../..\constants.v" verilog
#Dependency Lists(Uses List)
0 -1
1 2 41 35 36 0
2 0
3 4 5 1 2 0
4 5 0
5 4 0
6 -1
7 2 11 10 9 8 0
8 2 0
9 2 0
10 2 0
11 2 0
12 2 0
13 -1
14 2 0
15 16 0
16 0
17 16 15 0
18 2 0
19 2 21 22 25 24 23 0
20 2 0
21 2 0
22 2 24 0
23 2 0
24 2 0
25 2 0
26 2 0
27 2 0
28 2 0
29 30 0
30 0
31 30 0
32 2 0
33 2 0
34 2 0
35 36 37 38 13 47 50 51 29 30 0
36 0
37 38 0
38 0
39 40 0
40 0
41 2 23 19 18 20 32 28 7 45 17 16 43 31 30 12 34 33 27 39 40 46 0
42 2 0
43 2 0
44 -1
45 2 44 0
46 2 0
47 -1
48 -1
49 -1
50 51 48 49 0
51 0
#Dependency Lists(Users Of)
0 1 2 3 4 5 7 8 9 10 11 12 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 45 46 50 51
1 3
2 1 3 7 8 9 10 11 12 14 18 19 20 21 22 23 24 25 26 27 28 32 33 34 41 42 43 45 46
3 -1
4 3 5
5 3 4
6 -1
7 41
8 7
9 7
10 7
11 7
12 41
13 35
14 -1
15 17
16 15 17 41
17 41
18 41
19 41
20 41
21 19
22 19
23 19 41
24 19 22
25 19
26 -1
27 41
28 41
29 35
30 29 31 35 41
31 41
32 41
33 41
34 41
35 1
36 1 35
37 35
38 35 37
39 41
40 39 41
41 1
42 -1
43 41
44 45
45 41
46 41
47 35
48 50
49 50
50 35
51 35 50
#Design Unit to File Association
module work mcu 1
module work core 41
module work mcuResources 35
module work blinkTests 3
module work fullALU 7
module work alu 11
module work aluAMux 10
module work aluBMux 9
module work ccRegisters 8
module work aluGroupDecoder 12
module work rom 13
module work branchLogic 14
module work busSequencer 15
module work busController 17
module work debugDecoder 18
module work debugPort 19
module work oneOfEightDecoder 21
module work requestGenerator 22
module work synchronizedCounter 25
module work synchronizer 24
module work register 23
module work debugSequencer 20
module work upCounter 26
module work generalGroupDecoder 27
module work instructionLatch 28
module work interruptMaskRegister 29
module work interruptStateMachine 31
module work instructionPhaseDecoder 32
module work jumpGroupDecoder 33
module work loadStoreGroupDecoder 34
module work memoryMapper 37
module work RAM 47
module work UART 50
module work opxMultiplexer 39
module work registerFile 45
module work programCounter 43
module work registerSequencer 46
module work transparentLatch 42
module work registers 44
module work UART_RX 48
module work UART_TX 49
