
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002716                       # Number of seconds simulated
sim_ticks                                  2716348000                       # Number of ticks simulated
final_tick                                 2716348000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62245                       # Simulator instruction rate (inst/s)
host_op_rate                                   101510                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56491483                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670488                       # Number of bytes of host memory used
host_seconds                                    48.08                       # Real time elapsed on the host
sim_insts                                     2992979                       # Number of instructions simulated
sim_ops                                       4881007                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3339                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          19414302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          59256031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78670332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     19414302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19414302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19414302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         59256031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78670332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2716236000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.289988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.337093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.180173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          196     22.55%     22.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          485     55.81%     78.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           42      4.83%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      3.57%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      2.19%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      1.73%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.15%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.92%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      7.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          869                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        52736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19414301.849394850433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 59256030.523335009813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28784500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     96572250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34932.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38398.51                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     62750500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               125356750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18793.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37543.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        78.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2460                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     813487.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3912720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2064480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14579880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         164723520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             54906960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6673440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       673026930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       185546400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        159155760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1264590090                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            465.547894                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2578396000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10005000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      69680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    619432000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    483187500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      58059500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1475984000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2363340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1233375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9260580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         73142160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             29312820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2478240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       287641380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        88391520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        433282260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              927105675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            341.305928                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2645546750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3191000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      30940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1784634250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    230177500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36606000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    630799250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1388220                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1388220                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            119132                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               789491                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   20191                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3539                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          789491                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             408804                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           380687                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        45339                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      566330                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      398114                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           463                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            81                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      361048                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2716349                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             436154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7918940                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1388220                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             428995                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2124804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  238436                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        112                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           284                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    361007                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19744                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2680631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.694748                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.610040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   821634     30.65%     30.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   114776      4.28%     34.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36295      1.35%     36.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78865      2.94%     39.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   110703      4.13%     43.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    56329      2.10%     45.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    97627      3.64%     49.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64509      2.41%     51.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1299893     48.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2680631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.511061                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.915288                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   426354                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                615643                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1359228                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                160188                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 119218                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11388237                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 119218                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   526643                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  561256                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2245                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1375198                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 96071                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10686726                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2644                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   7964                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    270                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  39505                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13543003                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25498804                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15643148                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58708                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107197                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7435806                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    420626                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               708935                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              577475                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             69445                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            45504                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9254291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7750157                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            237890                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4373358                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5415379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2680631                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.891169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.878285                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1143920     42.67%     42.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72787      2.72%     45.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              120227      4.49%     49.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              147410      5.50%     55.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              250049      9.33%     64.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              139099      5.19%     69.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              485484     18.11%     88.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              187149      6.98%     94.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134506      5.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2680631                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  471581     99.71%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    706      0.15%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   444      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               159      0.03%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             49884      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6669332     86.05%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1152      0.01%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 209      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  403      0.01%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  803      0.01%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  975      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 607      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                215      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               545538      7.04%     93.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              393900      5.08%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45287      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41821      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7750157                       # Type of FU issued
system.cpu.iq.rate                           2.853152                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      472966                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061027                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18710693                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13518004                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7383654                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181108                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109810                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87100                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8082607                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90632                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28440                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       289545                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       268938                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           215                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 119218                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  530517                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3655                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9254366                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6868                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                708935                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               577475                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    621                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2796                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             94                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          46664                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        88387                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               135051                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7557908                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                566306                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            192249                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       964418                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   778701                       # Number of branches executed
system.cpu.iew.exec_stores                     398112                       # Number of stores executed
system.cpu.iew.exec_rate                     2.782377                       # Inst execution rate
system.cpu.iew.wb_sent                        7522086                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7470754                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5440394                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7978465                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.750292                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681885                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4373421                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            119149                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2060555                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.368783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.940177                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       906331     43.98%     43.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       256653     12.46%     56.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       184183      8.94%     65.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       149710      7.27%     72.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85586      4.15%     76.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        57369      2.78%     79.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62936      3.05%     82.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62243      3.02%     85.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       295544     14.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2060555                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992979                       # Number of instructions committed
system.cpu.commit.committedOps                4881007                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727927                       # Number of memory references committed
system.cpu.commit.loads                        419390                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542904                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862764                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8777                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16511      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133516     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377768      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267241      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881007                       # Class of committed instruction
system.cpu.commit.bw_lim_events                295544                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11019439                       # The number of ROB reads
system.cpu.rob.rob_writes                    19137177                       # The number of ROB writes
system.cpu.timesIdled                             493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992979                       # Number of Instructions Simulated
system.cpu.committedOps                       4881007                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.907574                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.907574                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.101839                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.101839                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10286432                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6254397                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48315                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46083                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3564693                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3242555                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2662758                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           953.412022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              840100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3098                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            271.174952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   953.412022                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.931066                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.931066                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          977                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.954102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6769674                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6769674                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       529621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          529621                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307381                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       837002                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           837002                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       837002                       # number of overall hits
system.cpu.dcache.overall_hits::total          837002                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7664                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1156                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         8820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8820                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8820                       # number of overall misses
system.cpu.dcache.overall_misses::total          8820                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    598780000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    598780000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    116995000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    116995000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    715775000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    715775000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    715775000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    715775000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       537285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       537285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       845822                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       845822                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       845822                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       845822                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014264                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003747                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010428                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010428                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010428                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010428                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78128.914405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78128.914405                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101206.747405                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101206.747405                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81153.628118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81153.628118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81153.628118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81153.628118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6988                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.931429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1056                       # number of writebacks
system.cpu.dcache.writebacks::total              1056                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5717                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5722                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5722                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1947                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1947                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1151                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3098                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3098                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    183331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    183331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114367000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114367000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    297698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    297698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    297698000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    297698000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003663                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003663                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003663                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 94160.760144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94160.760144                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99363.162467                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99363.162467                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 96093.608780                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96093.608780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 96093.608780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96093.608780                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1127                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           694.263440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360707                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               837                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            430.952210                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   694.263440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.677992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.677992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          735                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.717773                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            722851                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           722851                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       359870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          359870                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       359870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           359870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       359870                       # number of overall hits
system.cpu.icache.overall_hits::total          359870                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1137                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1137                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1137                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1137                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1137                       # number of overall misses
system.cpu.icache.overall_misses::total          1137                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114036999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114036999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    114036999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114036999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114036999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114036999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       361007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       361007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       361007                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       361007                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       361007                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       361007                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003150                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003150                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003150                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003150                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003150                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100296.393140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100296.393140                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100296.393140                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100296.393140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100296.393140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100296.393140                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   114.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          102                       # number of writebacks
system.cpu.icache.writebacks::total               102                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          837                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          837                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          837                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          837                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          837                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90348999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90348999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90348999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90348999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90348999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90348999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002319                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002319                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002319                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002319                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107943.845878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107943.845878                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107943.845878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107943.845878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107943.845878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107943.845878                       # average overall mshr miss latency
system.cpu.icache.replacements                    102                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2725.481531                       # Cycle average of tags in use
system.l2.tags.total_refs                        6149                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3339                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.841569                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       756.380139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1969.101392                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.083175                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2939                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101898                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     52531                       # Number of tag accesses
system.l2.tags.data_accesses                    52531                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1056                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1056                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          101                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              101                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   225                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               358                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  583                       # number of demand (read+write) hits
system.l2.demand_hits::total                      596                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data                 583                       # number of overall hits
system.l2.overall_hits::total                     596                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 926                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          824                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              824                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1589                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                824                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2515                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3339                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               824                       # number of overall misses
system.l2.overall_misses::.cpu.data              2515                       # number of overall misses
system.l2.overall_misses::total                  3339                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    106144000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     106144000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     87547000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87547000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    169880000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    169880000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     87547000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    276024000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        363571000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     87547000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    276024000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       363571000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          101                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          101                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         1947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3935                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3935                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.804518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.804518                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984468                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.816127                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.816127                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.811814                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.848539                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.811814                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.848539                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114626.349892                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114626.349892                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106246.359223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106246.359223                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106910.006293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106910.006293                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 106246.359223                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109751.093439                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108886.193471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106246.359223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109751.093439                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108886.193471                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            926                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          824                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          824                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1589                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3339                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3339                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     87624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     87624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     71067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    138100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    138100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     71067000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    225724000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    296791000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     71067000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    225724000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    296791000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.804518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.804518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984468                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984468                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.816127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.816127                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.811814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.848539                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.811814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.848539                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94626.349892                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94626.349892                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86246.359223                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86246.359223                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86910.006293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86910.006293                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86246.359223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89751.093439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88886.193471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86246.359223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89751.093439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88886.193471                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2413                       # Transaction distribution
system.membus.trans_dist::ReadExReq               926                       # Transaction distribution
system.membus.trans_dist::ReadExResp              926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2413                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3339                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3339    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3339                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3339000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17750500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         6158                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2716348000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          102                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1151                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           837                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1947                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         8317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       265856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 325952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3935                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002287                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047776                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3926     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3935                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8474000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2511999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9294000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
