/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [26:0] _01_;
  wire [12:0] _02_;
  wire [20:0] _03_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  reg [28:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_5z | celloutsig_1_2z[9];
  assign celloutsig_0_5z = _00_ | celloutsig_0_0z[11];
  assign celloutsig_0_6z = in_data[26] | celloutsig_0_3z;
  assign celloutsig_0_17z = celloutsig_0_8z | celloutsig_0_12z;
  assign celloutsig_0_26z = celloutsig_0_4z[0] | celloutsig_0_16z[3];
  reg [12:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _09_ <= 13'h0000;
    else _09_ <= { _02_[12:4], _00_, _02_[2], celloutsig_0_9z, celloutsig_0_3z };
  assign _01_[15:3] = _09_;
  reg [20:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _10_ <= 21'h000000;
    else _10_ <= in_data[61:41];
  assign { _03_[20:18], _02_[12:4], _00_, _02_[2], _03_[6:0] } = _10_;
  assign celloutsig_1_1z = in_data[122:118] >= in_data[184:180];
  assign celloutsig_0_3z = { _00_, _02_[2], _03_[6:0] } >= celloutsig_0_0z[11:3];
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z } >= { _02_[12:9], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_20z = _01_[12:6] >= { celloutsig_0_0z[6:1], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[1] ? in_data[33:22] : in_data[95:84];
  assign celloutsig_0_33z = celloutsig_0_26z ? _03_[4:2] : { celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_28z };
  assign celloutsig_1_2z = celloutsig_1_1z ? { in_data[115:105], celloutsig_1_0z, 1'h1 } : { in_data[153:143], 1'h0, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_2z ? { 1'h1, celloutsig_0_3z, 1'h1, celloutsig_0_3z } : _02_[8:5];
  assign { celloutsig_0_14z[4:2], celloutsig_0_14z[0] } = celloutsig_0_10z ? { in_data[81:79], celloutsig_0_5z } : { celloutsig_0_4z[3], 1'h0, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_4z[3] ? { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_6z, 1'h1, celloutsig_0_4z[2:0] } : { _02_[6:4], _00_, _02_[2], _03_[6:3] };
  assign celloutsig_0_18z = _02_[5] ? in_data[30:14] : { _01_[15:3], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_19z = celloutsig_0_5z ? { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_11z } : { celloutsig_0_18z[10:9], celloutsig_0_9z };
  assign celloutsig_0_25z = celloutsig_0_12z ? celloutsig_0_15z[18:1] : { celloutsig_0_15z[16:4], celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_2z = in_data[42:40] !== celloutsig_0_0z[9:7];
  assign celloutsig_0_34z = { celloutsig_0_25z[15:4], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_24z } !== { celloutsig_0_0z[8:3], celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[101:98] !== celloutsig_1_2z[8:5];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } !== { celloutsig_1_2z[7], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_2z[12:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } !== { in_data[174:172], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z[8:1], celloutsig_1_0z } !== { in_data[185:179], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_8z = in_data[111:107] !== { celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_3z !== celloutsig_1_1z;
  assign celloutsig_1_11z = in_data[191:183] !== { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_19z = { in_data[129:128], celloutsig_1_12z, celloutsig_1_11z } !== { celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_10z = { in_data[19:6], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z } !== { in_data[53:39], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_7z = | { celloutsig_1_2z[11:6], celloutsig_1_1z };
  assign celloutsig_1_9z = | in_data[140:134];
  assign celloutsig_0_8z = | { _02_[9:4], _02_[2], _00_, _03_[6:5] };
  assign celloutsig_0_24z = | { celloutsig_0_14z[2], celloutsig_0_14z[0], celloutsig_0_12z };
  assign celloutsig_1_0z = ~^ in_data[179:176];
  assign celloutsig_1_13z = ~^ { celloutsig_1_2z[11:9], celloutsig_1_0z };
  assign celloutsig_1_18z = ~^ celloutsig_1_2z[11:0];
  assign celloutsig_0_7z = ~^ { in_data[24:21], celloutsig_0_4z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_4z[3:1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_28z = ~^ { celloutsig_0_0z[8:3], celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 29'h00000000;
    else if (clkin_data[32]) celloutsig_0_15z = in_data[87:59];
  assign { _01_[26:23], _01_[21:16], _01_[1:0] } = { celloutsig_0_25z[17:14], celloutsig_0_14z[4:2], celloutsig_0_12z, celloutsig_0_14z[0], celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_2z };
  assign { _02_[3], _02_[1:0] } = { _00_, celloutsig_0_9z, celloutsig_0_3z };
  assign _03_[17:7] = { _02_[12:4], _00_, _02_[2] };
  assign celloutsig_0_14z[1] = celloutsig_0_12z;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
