**/*.log
**/*.jou
fpga/output/
**/vitis_*.str
