i clk
m 0 0
u 29 174
p {p:clk}{t:st[1].C}
e ckid0_0 {t:st[1].C} dff
c ckid0_0 {p:clk} port Unsupported/too complex instance on clock path
l 0 0 0 0 0 0
r 0 0 0 0 0 0 0 0
