library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity AdderN is
	generic( N : positive :=4)
   port ( a : in  STD_LOGIC_VECTOR ((N-1) downto 0) := "00000";
           b : in  STD_LOGIC_VECTOR ((N-1) downto 0) := "00000";
           s : out  STD_LOGIC_VECTOR ((N-1) downto 0);
end AdderN;

architecture Behavioral of binary_4_bit_adder_top is
begin

    s <= unsigned(a) + unsigned(b);

end Behavioral;