Metric,Value
design__instance__count,146057
design__instance__area,3.76551E+6
design__instance_unmapped__count,0
synthesis__check_error__count,98
design__max_slew_violation__count__corner:nom_tt_025C_1v80,13943
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1731
design__max_cap_violation__count__corner:nom_tt_025C_1v80,46
power__internal__total,0.0007750889053568244
power__switching__total,0.0017147799953818321
power__leakage__total,7.254868705786066E-7
power__total,0.002490594517439604
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.8312593071386565
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.1203385203324585
timing__hold__ws__corner:nom_tt_025C_1v80,1.7386048648420003
timing__setup__ws__corner:nom_tt_025C_1v80,33.80884290443677
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.738605
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,33.808842
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,16070
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1731
design__max_cap_violation__count__corner:nom_ss_100C_1v60,234
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-3.15203072564512
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.6172867947072114
timing__hold__ws__corner:nom_ss_100C_1v60,2.622877989039656
timing__setup__ws__corner:nom_ss_100C_1v60,29.23131863745877
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,2.622878
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,29.231319
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,13558
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1731
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,21
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.854155215178437
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.076270658614293
timing__hold__ws__corner:nom_ff_n40C_1v95,0.8571090746412953
timing__setup__ws__corner:nom_ff_n40C_1v95,35.56199702038336
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.076383
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,35.561996
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,11437
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1731
design__max_cap_violation__count__corner:min_tt_025C_1v80,34
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.7301028877012707
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.008140710558299
timing__hold__ws__corner:min_tt_025C_1v80,1.717655399864042
timing__setup__ws__corner:min_tt_025C_1v80,33.94547672367403
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.717655
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,33.945477
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,13294
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1731
design__max_cap_violation__count__corner:min_ss_100C_1v60,171
clock__skew__worst_hold__corner:min_ss_100C_1v60,-3.047608474066133
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.5925856639783356
timing__hold__ws__corner:min_ss_100C_1v60,2.5486662390827606
timing__setup__ws__corner:min_ss_100C_1v60,29.528293534982406
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,2.548666
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,29.528294
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,11004
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1731
design__max_cap_violation__count__corner:min_ff_n40C_1v95,15
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.7517193746912887
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.9685204024025671
timing__hold__ws__corner:min_ff_n40C_1v95,0.9435066328611148
timing__setup__ws__corner:min_ff_n40C_1v95,35.62721063451579
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.049538
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,35.627213
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,16071
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1731
design__max_cap_violation__count__corner:max_tt_025C_1v80,61
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.9351677474873155
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.2298957755901696
timing__hold__ws__corner:max_tt_025C_1v80,1.6797994581889442
timing__setup__ws__corner:max_tt_025C_1v80,33.68970620056246
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.750244
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,33.689705
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,18586
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1731
design__max_cap_violation__count__corner:max_ss_100C_1v60,273
clock__skew__worst_hold__corner:max_ss_100C_1v60,-3.2127252878503074
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.643913496304456
timing__hold__ws__corner:max_ss_100C_1v60,2.624584179832154
timing__setup__ws__corner:max_ss_100C_1v60,28.95883614872948
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,2.624584
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,28.958836
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,15494
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1731
design__max_cap_violation__count__corner:max_ff_n40C_1v95,23
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.9712944057303496
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.1974022112756697
timing__hold__ws__corner:max_ff_n40C_1v95,0.7526743885640808
timing__setup__ws__corner:max_ff_n40C_1v95,35.51482763953589
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.095513
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,35.514828
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,18586
design__max_fanout_violation__count,1731
design__max_cap_violation__count,273
clock__skew__worst_hold,-2.7301028877012707
clock__skew__worst_setup,0.9685204024025671
timing__hold__ws,0.7526743885640808
timing__setup__ws,28.95883614872948
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,1.049538
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,28.958836
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
flow__warnings__count,1
flow__errors__count,0
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,146044
design__instance__area__stdcell,321510
design__instance__count__macros,13
design__instance__area__macros,3.444E+6
design__instance__utilization,0.370112
design__instance__utilization__stdcell,0.0477727
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,954.28
design__instance__displacement__mean,0.006
design__instance__displacement__max,32.64
route__wirelength__estimated,4.10807E+6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,17
antenna__violating__nets,315
antenna__violating__pins,353
route__antenna_violation__count,315
route__net,9901
route__net__special,8
route__drc_errors__iter:1,9475
route__wirelength__iter:1,4869723
route__drc_errors__iter:2,1127
route__wirelength__iter:2,4863506
route__drc_errors__iter:3,794
route__wirelength__iter:3,4862287
route__drc_errors__iter:4,15
route__wirelength__iter:4,4862382
route__drc_errors__iter:5,0
route__wirelength__iter:5,4862386
route__drc_errors,0
route__wirelength,4862386
route__vias,179020
route__vias__singlecut,179020
route__vias__multicut,0
design__disconnected_pin__count,292
design__critical_disconnected_pin__count,0
route__wirelength__max,7469.91
timing__unannotated_net__count__corner:nom_tt_025C_1v80,506
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,506
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,506
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,506
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,506
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,506
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,506
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,506
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,506
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,506
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79967
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000333407
design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000333403
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,8.08116E-7
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000333403
design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80,0
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,9.029999999999999729018303716576721029696273035369813442230224609375E-7
ir__drop__worst,0.0003330000000000000169066149968699619421386159956455230712890625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
