

================================================================
== Vivado HLS Report for 'Filter2D_1'
================================================================
* Date:           Sun May  3 00:00:54 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        puf
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-sbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.674 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   930659|   930659| 9.307 ms | 9.307 ms |  930659|  930659|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |   930658|   930658|      1289|          -|          -|   722|    no    |
        | + loop_width  |     1286|     1286|         6|          1|          1|  1282|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      4|       -|       -|    -|
|Expression       |        -|      -|       0|     761|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      90|    -|
|Memory           |        3|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     108|    -|
|Register         |        0|      -|     492|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      4|     492|    1023|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |image_filter_mux_hbi_U32  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    |image_filter_mux_hbi_U33  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    |image_filter_mux_hbi_U34  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    |image_filter_mux_hbi_U35  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    |image_filter_mux_hbi_U36  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    |image_filter_mux_hbi_U37  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |Total                     |                      |        0|      0|  0|  90|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |image_filter_ama_jbC_U39  |image_filter_ama_jbC  | i0 + i1 * (i2 + i3) |
    |image_filter_mac_kbM_U40  |image_filter_mac_kbM  |     i0 * i1 + i2    |
    |image_filter_mac_lbW_U41  |image_filter_mac_lbW  |     i0 * i1 + i2    |
    |image_filter_mul_ibs_U38  |image_filter_mul_ibs  |       i0 * i1       |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|    0|  3840|   24|     3|        30720|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_640_p2                |     +    |      0|  0|  19|           2|          12|
    |add_ln118_fu_570_p2                |     +    |      0|  0|  10|           1|           2|
    |add_ln506_1_fu_458_p2              |     +    |      0|  0|  18|           3|          11|
    |add_ln506_2_fu_484_p2              |     +    |      0|  0|  18|           3|          11|
    |add_ln506_fu_382_p2                |     +    |      0|  0|  18|           2|          11|
    |add_ln507_fu_388_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln703_2_fu_1117_p2             |     +    |      0|  0|   8|          26|          26|
    |add_ln703_4_fu_1074_p2             |     +    |      0|  0|  32|          25|          25|
    |add_ln703_5_fu_1126_p2             |     +    |      0|  0|   8|          26|          26|
    |i_V_fu_326_p2                      |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_618_p2                      |     +    |      0|  0|  18|          11|           1|
    |p_Val2_2_fu_1229_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_1180_p2                |     +    |      0|  0|  34|          27|          27|
    |sub_ln1118_1_fu_1025_p2            |     -    |      0|  0|  27|          20|          20|
    |sub_ln1118_2_fu_1053_p2            |     -    |      0|  0|  27|          20|          20|
    |sub_ln1118_3_fu_1160_p2            |     -    |      0|  0|  27|          20|          20|
    |sub_ln1118_fu_984_p2               |     -    |      0|  0|  27|          20|          20|
    |sub_ln118_fu_538_p2                |     -    |      0|  0|  12|           3|           2|
    |sub_ln142_1_fu_680_p2              |     -    |      0|  0|  19|           1|          12|
    |sub_ln142_fu_428_p2                |     -    |      0|  0|  18|           1|          11|
    |sub_ln147_fu_704_p2                |     -    |      0|  0|  19|          12|          12|
    |sub_ln507_fu_452_p2                |     -    |      0|  0|  12|           3|           2|
    |and_ln118_1_fu_414_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_fu_666_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln144_fu_734_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln512_fu_757_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op128_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op129_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op130_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op132_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op136_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_store_state5    |    and   |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_1266_p2           |    and   |      0|  0|   2|           1|           1|
    |Range1_all_zeros_fu_1234_p2        |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln118_1_fu_660_p2             |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln118_fu_408_p2               |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln144_1_fu_446_p2             |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln144_fu_698_p2               |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln443_fu_320_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln444_fu_612_p2               |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln879_1_fu_366_p2             |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln879_fu_360_p2               |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln887_fu_332_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln891_fu_634_p2               |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln899_1_fu_372_p2             |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln899_fu_354_p2               |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |or_ln118_fu_728_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln457_fu_752_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln777_fu_1260_p2                |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_806_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_824_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_841_p3        |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |select_ln118_1_fu_594_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln118_2_fu_710_p3           |  select  |      0|  0|  12|           1|          12|
    |select_ln118_fu_556_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln139_1_fu_434_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln139_2_fu_548_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln139_3_fu_586_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln139_fu_686_p3             |  select  |      0|  0|  12|           1|          12|
    |select_ln507_1_fu_518_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln507_fu_510_p3             |  select  |      0|  0|   2|           1|           2|
    |src_kernel_win_0_va_6_fu_894_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_912_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_930_p3    |  select  |      0|  0|   8|           1|           8|
    |x_fu_740_p3                        |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_1_fu_532_p2              |    xor   |      0|  0|   3|           2|           3|
    |xor_ln118_2_fu_402_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_3_fu_576_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln118_4_fu_654_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_5_fu_722_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln457_fu_338_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln493_1_fu_526_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_2_fu_564_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_3_fu_602_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_fu_775_p2                |    xor   |      0|  0|   2|           2|           2|
    |xor_ln777_fu_1246_p2               |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 761|         432|         531|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_right_border_buf_0_6    |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_10  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_11  |   9|          2|    8|         16|
    |p_dst_data_stream_V_blk_n                |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n                |   9|          2|    1|          2|
    |t_V_2_reg_305                            |   9|          2|   11|         22|
    |t_V_reg_294                              |   9|          2|   10|         20|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         23|   50|        103|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln703_1_reg_1532                          |  25|   0|   25|          0|
    |add_ln703_4_reg_1542                          |  25|   0|   25|          0|
    |and_ln118_reg_1453                            |   1|   0|    1|          0|
    |and_ln118_reg_1453_pp0_iter1_reg              |   1|   0|    1|          0|
    |and_ln512_reg_1474                            |   1|   0|    1|          0|
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |i_V_reg_1395                                  |  10|   0|   10|          0|
    |icmp_ln444_reg_1444                           |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1418                         |   1|   0|    1|          0|
    |icmp_ln879_reg_1414                           |   1|   0|    1|          0|
    |icmp_ln887_reg_1400                           |   1|   0|    1|          0|
    |icmp_ln899_1_reg_1422                         |   1|   0|    1|          0|
    |icmp_ln899_reg_1409                           |   1|   0|    1|          0|
    |k_buf_0_val_4_addr_reg_1496                   |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1502                   |  11|   0|   11|          0|
    |mul_ln1118_reg_1527                           |  21|   0|   21|          0|
    |or_ln457_reg_1467                             |   1|   0|    1|          0|
    |or_ln457_reg_1467_pp0_iter1_reg               |   1|   0|    1|          0|
    |p_Val2_1_reg_1552                             |   8|   0|    8|          0|
    |p_Val2_s_reg_1547                             |  27|   0|   27|          0|
    |right_border_buf_0_1_fu_194                   |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_198                   |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_202                   |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_206                   |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_210                   |   8|   0|    8|          0|
    |right_border_buf_0_6_reg_1478                 |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_190                   |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_170                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_174                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_178                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_182                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_186                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1508                |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1508_pp0_iter3_reg  |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1514                |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_1521                |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_166                    |   8|   0|    8|          0|
    |sub_ln1118_1_reg_1537                         |  18|   0|   20|          2|
    |t_V_2_reg_305                                 |  11|   0|   11|          0|
    |t_V_reg_294                                   |  10|   0|   10|          0|
    |tmp_11_reg_1562                               |   5|   0|    5|          0|
    |tmp_23_reg_1557                               |   1|   0|    1|          0|
    |trunc_ln458_reg_1462                          |   2|   0|    2|          0|
    |x_reg_1457                                    |  13|   0|   13|          0|
    |xor_ln457_reg_1404                            |   1|   0|    1|          0|
    |xor_ln493_1_reg_1429                          |   2|   0|    2|          0|
    |xor_ln493_2_reg_1434                          |   2|   0|    2|          0|
    |xor_ln493_3_reg_1439                          |   2|   0|    2|          0|
    |xor_ln493_reg_1489                            |   2|   0|    2|          0|
    |and_ln512_reg_1474                            |  64|  32|    1|          0|
    |icmp_ln444_reg_1444                           |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 492|  64|  368|          2|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str319, i32 0, i32 0, [1 x i8]* @p_str320, [1 x i8]* @p_str321, [1 x i8]* @p_str322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str323, [1 x i8]* @p_str324)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str326, i32 0, i32 0, [1 x i8]* @p_str327, [1 x i8]* @p_str328, [1 x i8]* @p_str329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str330, [1 x i8]* @p_str331)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 24 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 25 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 26 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 27 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 28 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.66ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.83>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %"hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 30 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln443 = zext i10 %t_V to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'zext' 'zext_ln443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.70ns)   --->   "%icmp_ln443 = icmp eq i10 %t_V, -302" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 722, i64 722, i64 0)"   --->   Operation 33 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.12ns)   --->   "%i_V = add i10 %t_V, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'add' 'i_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 720, 1280, 3, 3>.exit", label %loop_height_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.70ns)   --->   "%icmp_ln887 = icmp ult i10 %t_V, -304" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'xor' 'xor_ln457' <Predicate = (!icmp_ln443)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%icmp_ln899 = icmp ne i9 %tmp, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.70ns)   --->   "%icmp_ln879 = icmp eq i10 %t_V, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 42 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.70ns)   --->   "%icmp_ln879_1 = icmp eq i10 %t_V, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.70ns)   --->   "%icmp_ln899_1 = icmp ugt i10 %t_V, -304" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 45 'trunc' 'trunc_ln506' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.12ns)   --->   "%add_ln506 = add i11 -1, %zext_ln443" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'add' 'add_ln506' <Predicate = (!icmp_ln443)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%add_ln507 = add i2 -1, %trunc_ln506" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'add' 'add_ln507' <Predicate = (!icmp_ln443)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'bitselect' 'tmp_5' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%xor_ln118_2 = xor i1 %tmp_5, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'xor' 'xor_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.81ns)   --->   "%icmp_ln118 = icmp slt i11 %add_ln506, 720" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%and_ln118_1 = and i1 %icmp_ln118, %xor_ln118_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'bitselect' 'tmp_6' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.12ns)   --->   "%sub_ln142 = sub i11 1, %zext_ln443" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.90ns)   --->   "%select_ln139_1 = select i1 %tmp_6, i11 %sub_ln142, i11 %add_ln506" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.90> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln507 = trunc i11 %select_ln139_1 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'trunc' 'trunc_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.81ns)   --->   "%icmp_ln144_1 = icmp slt i11 %select_ln139_1, 720" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%sub_ln507 = sub i2 -2, %trunc_ln507" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'sub' 'sub_ln507' <Predicate = (!icmp_ln443)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.12ns)   --->   "%add_ln506_1 = add i11 -2, %zext_ln443" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_1, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'bitselect' 'tmp_7' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_1, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'bitselect' 'tmp_15' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.12ns)   --->   "%add_ln506_2 = add i11 -3, %zext_ln443" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'add' 'add_ln506_2' <Predicate = (!icmp_ln443)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_2, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'bitselect' 'tmp_16' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_2, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'bitselect' 'tmp_17' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln142_1 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'trunc' 'trunc_ln142_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507 = select i1 %icmp_ln144_1, i2 %trunc_ln507, i2 %sub_ln507" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'select' 'select_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507_1 = select i1 %and_ln118_1, i2 %add_ln507, i2 %select_ln507" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'select' 'select_ln507_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_1 = xor i2 %select_ln507_1, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'xor' 'xor_ln493_1' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%xor_ln118_1 = xor i2 %trunc_ln506, -2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%sub_ln118 = sub i2 -2, %trunc_ln142" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'sub' 'sub_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%trunc_ln118 = trunc i11 %add_ln506_1 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln139_2 = select i1 %tmp_15, i2 %sub_ln118, i2 %trunc_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'select' 'select_ln139_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln118 = select i1 %tmp_7, i2 %select_ln139_2, i2 %xor_ln118_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_2 = xor i2 %select_ln118, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'xor' 'xor_ln493_2' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%add_ln118 = add i2 1, %trunc_ln506" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'add' 'add_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%xor_ln118_3 = xor i2 %trunc_ln142_1, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'xor' 'xor_ln118_3' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln118_1 = trunc i11 %add_ln506_2 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'trunc' 'trunc_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln139_3 = select i1 %tmp_17, i2 %xor_ln118_3, i2 %trunc_ln118_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'select' 'select_ln139_3' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln118_1 = select i1 %tmp_16, i2 %select_ln139_3, i2 %add_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_3 = xor i2 %select_ln118_1, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'xor' 'xor_ln493_3' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.66ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'br' <Predicate = (!icmp_ln443)> <Delay = 1.66>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 82 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.39>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 83 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'zext' 'zext_ln444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.81ns)   --->   "%icmp_ln444 = icmp eq i11 %t_V_2, -766" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.12ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'add' 'j_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'partselect' 'tmp_18' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.70ns)   --->   "%icmp_ln891 = icmp ne i10 %tmp_18, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (2.12ns)   --->   "%ImagLoc_x = add i12 -1, %zext_ln444" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'bitselect' 'tmp_19' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118_4 = xor i1 %tmp_19, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'xor' 'xor_ln118_4' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.92ns)   --->   "%icmp_ln118_1 = icmp slt i12 %ImagLoc_x, 1280" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln444)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln118_1, %xor_ln118_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'and' 'and_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 94 'bitselect' 'tmp_20' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.12ns)   --->   "%sub_ln142_1 = sub i12 1, %zext_ln444" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 95 'sub' 'sub_ln142_1' <Predicate = (!icmp_ln444)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.68ns)   --->   "%select_ln139 = select i1 %tmp_20, i12 %sub_ln142_1, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'select' 'select_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln139 = sext i12 %select_ln139 to i13" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'sext' 'sext_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.92ns)   --->   "%icmp_ln144 = icmp slt i12 %select_ln139, 1280" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln444)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.13ns)   --->   "%sub_ln147 = sub i12 -1538, %select_ln139" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'sub' 'sub_ln147' <Predicate = (!icmp_ln444)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_2 = select i1 %and_ln118, i12 %ImagLoc_x, i12 %sub_ln147" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'select' 'select_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%zext_ln118 = zext i12 %select_ln118_2 to i13" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'zext' 'zext_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_5 = xor i1 %icmp_ln118_1, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'xor' 'xor_ln118_5' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_19, %xor_ln118_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144, %or_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.68ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i13 %sext_ln139, i13 %zext_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i13 %x to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'trunc' 'trunc_ln458' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln457 = or i1 %icmp_ln118_1, %xor_ln457" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %and_ln118, label %2, label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'br' <Predicate = (!icmp_ln444 & and_ln118)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0", label %._crit_edge478.i.0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1", label %._crit_edge478.i.1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2", label %._crit_edge478.i.2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv"   --->   Operation 113 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0, label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:475->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'br' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.97ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0, label %loop_width_end" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 117 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1282, i64 1282, i64 0)"   --->   Operation 118 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i13 %x to i32" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'sext' 'sext_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %sext_ln144 to i64" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1280 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 124 [1/1] (0.97ns)   --->   "%xor_ln493 = xor i2 %trunc_ln458, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'xor' 'xor_ln493' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1280 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 125 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1280 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444 & or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 129 [1/1] (3.90ns)   --->   "%tmp_27 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:468->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'read' 'tmp_27' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 130 [1/1] (3.25ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 130 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (3.25ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (3.90ns)   --->   "%tmp_22 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'read' 'tmp_22' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 137 [1/1] (3.25ns)   --->   "store i8 %tmp_22, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'load' 'right_border_buf_0_7' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'load' 'right_border_buf_0_8' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'right_border_buf_0_9' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'load' 'right_border_buf_0_10' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'load' 'right_border_buf_0_11' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str33) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 148 [1/1] (1.78ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'mux' 'tmp_8' <Predicate = (!or_ln457)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (1.04ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 151 [1/1] (1.78ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'mux' 'tmp_9' <Predicate = (!or_ln457)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (1.04ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'load' 'k_buf_0_val_5_load' <Predicate = (or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 154 [1/1] (1.78ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'mux' 'tmp_2' <Predicate = (!or_ln457)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (1.04ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'load' 'right_border_buf_0_12' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'load' 'right_border_buf_0_13' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 159 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'br' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (1.78ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_1)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'mux' 'tmp_3' <Predicate = (icmp_ln899_1)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_6 = select i1 %icmp_ln899_1, i8 %tmp_3, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'select' 'src_kernel_win_0_va_6' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (1.78ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'mux' 'tmp_4' <Predicate = (icmp_ln899_1)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_7 = select i1 %icmp_ln899_1, i8 %tmp_4, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'select' 'src_kernel_win_0_va_7' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.78ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_3)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'mux' 'tmp_10' <Predicate = (icmp_ln899_1)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_8 = select i1 %icmp_ln899_1, i8 %tmp_10, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'select' 'src_kernel_win_0_va_8' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'load' 'src_kernel_win_0_va_11' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i8 %src_kernel_win_0_va_11 to i21" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'zext' 'zext_ln1118_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 4465, %zext_ln1118_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'mul' 'mul_ln1118' <Predicate = (and_ln512)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 9.60>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'load' 'src_kernel_win_0_va_10' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'load' 'src_kernel_win_0_va_12' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'load' 'src_kernel_win_0_va_13' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'load' 'src_kernel_win_0_va_14' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_14 to i9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'zext' 'zext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_13, i11 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'bitconcatenate' 'shl_ln' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i19 %shl_ln to i20" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'zext' 'zext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_13, i2 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'bitconcatenate' 'shl_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i10 %shl_ln1118_1 to i20" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'zext' 'zext_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (2.25ns)   --->   "%sub_ln1118 = sub i20 %zext_ln1118_1, %zext_ln1118_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'sub' 'sub_ln1118' <Predicate = (and_ln512)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %sub_ln1118 to i24" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'sext' 'sext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i24 %sext_ln1118 to i25" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'zext' 'zext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln703_10 = zext i8 %src_kernel_win_0_va_8 to i9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'zext' 'zext_ln703_10' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%add_ln703 = add i9 %zext_ln703_10, %zext_ln1118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'add' 'add_ln703' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%zext_ln703_11 = zext i9 %add_ln703 to i19" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'zext' 'zext_ln703_11' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i19 936, %zext_ln703_11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'mul' 'mul_ln703' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%zext_ln703_1 = zext i19 %mul_ln703 to i25" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'zext' 'zext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln703_1 = add i25 %zext_ln703, %zext_ln703_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'add' 'add_ln703_1' <Predicate = (and_ln512)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_12, i11 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'bitconcatenate' 'shl_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i19 %shl_ln1118_2 to i20" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'zext' 'zext_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_12, i2 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'bitconcatenate' 'shl_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i10 %shl_ln1118_3 to i20" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'zext' 'zext_ln1118_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (2.25ns)   --->   "%sub_ln1118_1 = sub i20 %zext_ln1118_3, %zext_ln1118_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'sub' 'sub_ln1118_1' <Predicate = (and_ln512)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_7, i11 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'bitconcatenate' 'shl_ln1118_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i19 %shl_ln1118_4 to i20" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'zext' 'zext_ln1118_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_7, i2 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'bitconcatenate' 'shl_ln1118_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i10 %shl_ln1118_5 to i20" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'zext' 'zext_ln1118_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (2.25ns)   --->   "%sub_ln1118_2 = sub i20 %zext_ln1118_6, %zext_ln1118_7" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'sub' 'sub_ln1118_2' <Predicate = (and_ln512)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i20 %sub_ln1118_2 to i24" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'sext' 'sext_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i24 %sext_ln1118_2 to i25" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'zext' 'zext_ln1118_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i8 %src_kernel_win_0_va_10 to i19" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'zext' 'zext_ln1118_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln1118_1 = mul i19 936, %zext_ln1118_9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'mul' 'mul_ln1118_1' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_3)   --->   "%zext_ln703_4 = zext i19 %mul_ln1118_1 to i21" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'zext' 'zext_ln703_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln703_3 = add i21 %zext_ln703_4, %mul_ln1118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'add' 'add_ln703_3' <Predicate = (and_ln512)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i21 %add_ln703_3 to i25" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'zext' 'zext_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (2.42ns)   --->   "%add_ln703_4 = add i25 %zext_ln1118_8, %zext_ln703_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'add' 'add_ln703_4' <Predicate = (and_ln512)> <Delay = 2.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'load' 'src_kernel_win_0_va_16' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'load' 'src_kernel_win_0_va_17' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 9.67>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'load' 'src_kernel_win_0_va_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i25 %add_ln703_1 to i26" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'zext' 'zext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i20 %sub_ln1118_1 to i24" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'sext' 'sext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i24 %sext_ln1118_1 to i26" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'zext' 'zext_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i26 %zext_ln703_3, %zext_ln703_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'add' 'add_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i25 %add_ln703_4 to i26" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'zext' 'zext_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (4.32ns) (root node of TernaryAdder)   --->   "%add_ln703_5 = add i26 %add_ln703_2, %zext_ln703_6" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'add' 'add_ln703_5' <Predicate = (and_ln512)> <Delay = 4.32> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i26 %add_ln703_5 to i27" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'zext' 'zext_ln703_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_9, i11 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'bitconcatenate' 'shl_ln1118_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i19 %shl_ln1118_6 to i20" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'zext' 'zext_ln1118_10' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_9, i2 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'bitconcatenate' 'shl_ln1118_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i10 %shl_ln1118_7 to i20" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'zext' 'zext_ln1118_11' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (2.25ns)   --->   "%sub_ln1118_3 = sub i20 %zext_ln1118_10, %zext_ln1118_11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'sub' 'sub_ln1118_3' <Predicate = (and_ln512)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i20 %sub_ln1118_3 to i24" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'sext' 'sext_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i24 %sext_ln1118_3 to i25" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'zext' 'zext_ln1118_12' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i8 %src_kernel_win_0_va_6 to i19" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'zext' 'zext_ln1118_13' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_6)   --->   "%mul_ln1118_2 = mul i19 936, %zext_ln1118_13" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'mul' 'mul_ln1118_2' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_6)   --->   "%zext_ln703_8 = zext i19 %mul_ln1118_2 to i25" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'zext' 'zext_ln703_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln703_6 = add i25 %zext_ln703_8, %zext_ln1118_12" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'add' 'add_ln703_6' <Predicate = (and_ln512)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln703_9 = zext i25 %add_ln703_6 to i27" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'zext' 'zext_ln703_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (2.49ns)   --->   "%p_Val2_s = add i27 %zext_ln703_7, %zext_ln703_9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %p_Val2_s, i32 14, i32 21)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'partselect' 'p_Val2_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 13)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'bitselect' 'tmp_23' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_PartSelect.i5.i27.i32.i32(i27 %p_Val2_s, i32 22, i32 26)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'partselect' 'tmp_11' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'load' 'src_kernel_win_0_va_15' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_1)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:518->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'specregionend' 'empty' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_23 to i8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'zext' 'zext_ln415' <Predicate = (and_ln512)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (2.11ns)   --->   "%p_Val2_2 = add i8 %zext_ln415, %p_Val2_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'add' 'p_Val2_2' <Predicate = (and_ln512)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (1.44ns)   --->   "%Range1_all_zeros = icmp eq i5 %tmp_11, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'icmp' 'Range1_all_zeros' <Predicate = (and_ln512)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 21)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'bitselect' 'tmp_24' <Predicate = (and_ln512)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%xor_ln777 = xor i1 %tmp_24, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'xor' 'xor_ln777' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'bitselect' 'tmp_25' <Predicate = (and_ln512)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%or_ln777 = or i1 %tmp_25, %xor_ln777" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'or' 'or_ln777' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%deleted_zeros = and i1 %Range1_all_zeros, %or_ln777" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 254 'and' 'deleted_zeros' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %deleted_zeros, i8 %p_Val2_2, i8 -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 255 'select' 'p_Val2_4' <Predicate = (and_ln512)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_4)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:515->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 256 'write' <Predicate = (and_ln512)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "br label %loop_width_end" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 257 'br' <Predicate = (and_ln512)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:519->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 258 'specregionend' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_1   (alloca           ) [ 0011111111]
right_border_buf_0_2   (alloca           ) [ 0011111111]
right_border_buf_0_3   (alloca           ) [ 0011111111]
right_border_buf_0_4   (alloca           ) [ 0011111111]
right_border_buf_0_5   (alloca           ) [ 0011111111]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
br_ln443               (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
zext_ln443             (zext             ) [ 0000000000]
icmp_ln443             (icmp             ) [ 0011111111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
br_ln443               (br               ) [ 0000000000]
specloopname_ln443     (specloopname     ) [ 0000000000]
tmp_s                  (specregionbegin  ) [ 0001111111]
icmp_ln887             (icmp             ) [ 0001111110]
xor_ln457              (xor              ) [ 0001111110]
tmp                    (partselect       ) [ 0000000000]
icmp_ln899             (icmp             ) [ 0001111110]
icmp_ln879             (icmp             ) [ 0001111110]
icmp_ln879_1           (icmp             ) [ 0001111110]
icmp_ln899_1           (icmp             ) [ 0001111110]
trunc_ln506            (trunc            ) [ 0000000000]
add_ln506              (add              ) [ 0000000000]
add_ln507              (add              ) [ 0000000000]
tmp_5                  (bitselect        ) [ 0000000000]
xor_ln118_2            (xor              ) [ 0000000000]
icmp_ln118             (icmp             ) [ 0000000000]
and_ln118_1            (and              ) [ 0000000000]
tmp_6                  (bitselect        ) [ 0000000000]
sub_ln142              (sub              ) [ 0000000000]
select_ln139_1         (select           ) [ 0000000000]
trunc_ln507            (trunc            ) [ 0000000000]
icmp_ln144_1           (icmp             ) [ 0000000000]
sub_ln507              (sub              ) [ 0000000000]
add_ln506_1            (add              ) [ 0000000000]
tmp_7                  (bitselect        ) [ 0000000000]
tmp_15                 (bitselect        ) [ 0000000000]
trunc_ln142            (trunc            ) [ 0000000000]
add_ln506_2            (add              ) [ 0000000000]
tmp_16                 (bitselect        ) [ 0000000000]
tmp_17                 (bitselect        ) [ 0000000000]
trunc_ln142_1          (trunc            ) [ 0000000000]
select_ln507           (select           ) [ 0000000000]
select_ln507_1         (select           ) [ 0000000000]
xor_ln493_1            (xor              ) [ 0001111110]
xor_ln118_1            (xor              ) [ 0000000000]
sub_ln118              (sub              ) [ 0000000000]
trunc_ln118            (trunc            ) [ 0000000000]
select_ln139_2         (select           ) [ 0000000000]
select_ln118           (select           ) [ 0000000000]
xor_ln493_2            (xor              ) [ 0001111110]
add_ln118              (add              ) [ 0000000000]
xor_ln118_3            (xor              ) [ 0000000000]
trunc_ln118_1          (trunc            ) [ 0000000000]
select_ln139_3         (select           ) [ 0000000000]
select_ln118_1         (select           ) [ 0000000000]
xor_ln493_3            (xor              ) [ 0001111110]
br_ln444               (br               ) [ 0011111111]
ret_ln1290             (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0001000010]
zext_ln444             (zext             ) [ 0000000000]
icmp_ln444             (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_18                 (partselect       ) [ 0000000000]
icmp_ln891             (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
tmp_19                 (bitselect        ) [ 0000000000]
xor_ln118_4            (xor              ) [ 0000000000]
icmp_ln118_1           (icmp             ) [ 0000000000]
and_ln118              (and              ) [ 0011111111]
tmp_20                 (bitselect        ) [ 0000000000]
sub_ln142_1            (sub              ) [ 0000000000]
select_ln139           (select           ) [ 0000000000]
sext_ln139             (sext             ) [ 0000000000]
icmp_ln144             (icmp             ) [ 0000000000]
sub_ln147              (sub              ) [ 0000000000]
select_ln118_2         (select           ) [ 0000000000]
zext_ln118             (zext             ) [ 0000000000]
xor_ln118_5            (xor              ) [ 0000000000]
or_ln118               (or               ) [ 0000000000]
and_ln144              (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
trunc_ln458            (trunc            ) [ 0001100000]
or_ln457               (or               ) [ 0001110000]
br_ln465               (br               ) [ 0000000000]
br_ln466               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
br_ln475               (br               ) [ 0000000000]
and_ln512              (and              ) [ 0001111110]
br_ln512               (br               ) [ 0000000000]
right_border_buf_0_6   (load             ) [ 0001010000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln444               (br               ) [ 0000000000]
sext_ln144             (sext             ) [ 0000000000]
zext_ln835             (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
xor_ln493              (xor              ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
tmp_27                 (read             ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
tmp_22                 (read             ) [ 0000000000]
store_ln493            (store            ) [ 0000000000]
right_border_buf_0_7   (load             ) [ 0000000000]
right_border_buf_0_8   (load             ) [ 0000000000]
right_border_buf_0_9   (load             ) [ 0000000000]
right_border_buf_0_10  (load             ) [ 0000000000]
right_border_buf_0_11  (load             ) [ 0000000000]
specloopname_ln444     (specloopname     ) [ 0000000000]
tmp_1                  (specregionbegin  ) [ 0001001100]
specpipeline_ln448     (specpipeline     ) [ 0000000000]
specloopname_ln450     (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
tmp_8                  (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_9                  (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_2                  (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
right_border_buf_0_12  (load             ) [ 0000000000]
right_border_buf_0_13  (load             ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
br_ln495               (br               ) [ 0000000000]
tmp_3                  (mux              ) [ 0000000000]
src_kernel_win_0_va_6  (select           ) [ 0001001100]
tmp_4                  (mux              ) [ 0000000000]
src_kernel_win_0_va_7  (select           ) [ 0001001000]
tmp_10                 (mux              ) [ 0000000000]
src_kernel_win_0_va_8  (select           ) [ 0001001000]
src_kernel_win_0_va_11 (load             ) [ 0000000000]
zext_ln1118_5          (zext             ) [ 0000000000]
mul_ln1118             (mul              ) [ 0001001000]
src_kernel_win_0_va_10 (load             ) [ 0000000000]
src_kernel_win_0_va_12 (load             ) [ 0000000000]
src_kernel_win_0_va_13 (load             ) [ 0000000000]
src_kernel_win_0_va_14 (load             ) [ 0000000000]
zext_ln1118            (zext             ) [ 0000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000]
zext_ln1118_1          (zext             ) [ 0000000000]
shl_ln1118_1           (bitconcatenate   ) [ 0000000000]
zext_ln1118_2          (zext             ) [ 0000000000]
sub_ln1118             (sub              ) [ 0000000000]
sext_ln1118            (sext             ) [ 0000000000]
zext_ln703             (zext             ) [ 0000000000]
zext_ln703_10          (zext             ) [ 0000000000]
add_ln703              (add              ) [ 0000000000]
zext_ln703_11          (zext             ) [ 0000000000]
mul_ln703              (mul              ) [ 0000000000]
zext_ln703_1           (zext             ) [ 0000000000]
add_ln703_1            (add              ) [ 0001000100]
shl_ln1118_2           (bitconcatenate   ) [ 0000000000]
zext_ln1118_3          (zext             ) [ 0000000000]
shl_ln1118_3           (bitconcatenate   ) [ 0000000000]
zext_ln1118_4          (zext             ) [ 0000000000]
sub_ln1118_1           (sub              ) [ 0001000100]
shl_ln1118_4           (bitconcatenate   ) [ 0000000000]
zext_ln1118_6          (zext             ) [ 0000000000]
shl_ln1118_5           (bitconcatenate   ) [ 0000000000]
zext_ln1118_7          (zext             ) [ 0000000000]
sub_ln1118_2           (sub              ) [ 0000000000]
sext_ln1118_2          (sext             ) [ 0000000000]
zext_ln1118_8          (zext             ) [ 0000000000]
zext_ln1118_9          (zext             ) [ 0000000000]
mul_ln1118_1           (mul              ) [ 0000000000]
zext_ln703_4           (zext             ) [ 0000000000]
add_ln703_3            (add              ) [ 0000000000]
zext_ln703_5           (zext             ) [ 0000000000]
add_ln703_4            (add              ) [ 0001000100]
src_kernel_win_0_va_16 (load             ) [ 0000000000]
src_kernel_win_0_va_17 (load             ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
src_kernel_win_0_va_9  (load             ) [ 0000000000]
zext_ln703_2           (zext             ) [ 0000000000]
sext_ln1118_1          (sext             ) [ 0000000000]
zext_ln703_3           (zext             ) [ 0000000000]
add_ln703_2            (add              ) [ 0000000000]
zext_ln703_6           (zext             ) [ 0000000000]
add_ln703_5            (add              ) [ 0000000000]
zext_ln703_7           (zext             ) [ 0000000000]
shl_ln1118_6           (bitconcatenate   ) [ 0000000000]
zext_ln1118_10         (zext             ) [ 0000000000]
shl_ln1118_7           (bitconcatenate   ) [ 0000000000]
zext_ln1118_11         (zext             ) [ 0000000000]
sub_ln1118_3           (sub              ) [ 0000000000]
sext_ln1118_3          (sext             ) [ 0000000000]
zext_ln1118_12         (zext             ) [ 0000000000]
zext_ln1118_13         (zext             ) [ 0000000000]
mul_ln1118_2           (mul              ) [ 0000000000]
zext_ln703_8           (zext             ) [ 0000000000]
add_ln703_6            (add              ) [ 0000000000]
zext_ln703_9           (zext             ) [ 0000000000]
p_Val2_s               (add              ) [ 0001000010]
p_Val2_1               (partselect       ) [ 0001000010]
tmp_23                 (bitselect        ) [ 0001000010]
tmp_11                 (partselect       ) [ 0001000010]
src_kernel_win_0_va_15 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
br_ln444               (br               ) [ 0011111111]
zext_ln415             (zext             ) [ 0000000000]
p_Val2_2               (add              ) [ 0000000000]
Range1_all_zeros       (icmp             ) [ 0000000000]
tmp_24                 (bitselect        ) [ 0000000000]
xor_ln777              (xor              ) [ 0000000000]
tmp_25                 (bitselect        ) [ 0000000000]
or_ln777               (or               ) [ 0000000000]
deleted_zeros          (and              ) [ 0000000000]
p_Val2_4               (select           ) [ 0000000000]
write_ln515            (write            ) [ 0000000000]
br_ln516               (br               ) [ 0000000000]
empty_94               (specregionend    ) [ 0000000000]
br_ln443               (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i8.i11"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="src_kernel_win_0_va_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="src_kernel_win_0_va_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="src_kernel_win_0_va_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="src_kernel_win_0_va_5_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="right_border_buf_0_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="right_border_buf_0_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="right_border_buf_0_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="right_border_buf_0_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="k_buf_0_val_3_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="k_buf_0_val_4_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="k_buf_0_val_5_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_27/4 tmp_22/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln515_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="k_buf_0_val_3_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="0"/>
<pin id="278" dir="0" index="4" bw="11" slack="0"/>
<pin id="279" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
<pin id="281" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 store_ln472/4 store_ln493/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="k_buf_0_val_4_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="0" slack="1"/>
<pin id="289" dir="0" index="4" bw="11" slack="0"/>
<pin id="290" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
<pin id="292" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_buf_0_val_5_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="1"/>
<pin id="284" dir="0" index="4" bw="11" slack="0"/>
<pin id="285" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
<pin id="287" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="t_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="1"/>
<pin id="296" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="t_V_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="10" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="t_V_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="1"/>
<pin id="307" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="t_V_2_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="11" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln443_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln443/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln443_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="0"/>
<pin id="322" dir="0" index="1" bw="10" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="i_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln887_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xor_ln457_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="0" index="3" bw="5" slack="0"/>
<pin id="349" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln899_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="0" index="1" bw="9" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln879_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="10" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln879_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="10" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln899_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln506_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln506_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="10" slack="0"/>
<pin id="385" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln507_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="0"/>
<pin id="391" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="11" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="xor_ln118_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_2/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln118_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="and_ln118_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="11" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sub_ln142_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="10" slack="0"/>
<pin id="431" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln139_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="11" slack="0"/>
<pin id="437" dir="0" index="2" bw="11" slack="0"/>
<pin id="438" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln507_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln507/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln144_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="0" index="1" bw="11" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln507_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln507/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln506_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="10" slack="0"/>
<pin id="461" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="11" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_15_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="11" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln142_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln506_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="10" slack="0"/>
<pin id="487" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_2/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_16_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="11" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_17_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="11" slack="0"/>
<pin id="501" dir="0" index="2" bw="5" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln142_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln507_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="0"/>
<pin id="513" dir="0" index="2" bw="2" slack="0"/>
<pin id="514" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln507_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="0" index="2" bw="2" slack="0"/>
<pin id="522" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507_1/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="xor_ln493_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln118_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="2" slack="0"/>
<pin id="535" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sub_ln118_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="0"/>
<pin id="540" dir="0" index="1" bw="2" slack="0"/>
<pin id="541" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln118_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln139_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="2" slack="0"/>
<pin id="551" dir="0" index="2" bw="2" slack="0"/>
<pin id="552" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_2/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln118_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="0" index="2" bw="2" slack="0"/>
<pin id="560" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln493_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_2/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln118_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln118_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_3/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln118_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="0"/>
<pin id="584" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln139_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="0" index="2" bw="2" slack="0"/>
<pin id="590" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_3/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln118_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="0" index="2" bw="2" slack="0"/>
<pin id="598" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="xor_ln493_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="0"/>
<pin id="605" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_3/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln444_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln444/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln444_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="0"/>
<pin id="614" dir="0" index="1" bw="11" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="j_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="11" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_18_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="0" index="1" bw="11" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="0" index="3" bw="5" slack="0"/>
<pin id="629" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln891_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="10" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="ImagLoc_x_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="11" slack="0"/>
<pin id="643" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_19_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="12" slack="0"/>
<pin id="649" dir="0" index="2" bw="5" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln118_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_4/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln118_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="0"/>
<pin id="662" dir="0" index="1" bw="12" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="and_ln118_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_20_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="12" slack="0"/>
<pin id="675" dir="0" index="2" bw="5" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sub_ln142_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="11" slack="0"/>
<pin id="683" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_1/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln139_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="12" slack="0"/>
<pin id="689" dir="0" index="2" bw="12" slack="0"/>
<pin id="690" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sext_ln139_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="0"/>
<pin id="696" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="icmp_ln144_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="12" slack="0"/>
<pin id="700" dir="0" index="1" bw="12" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sub_ln147_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="0" index="1" bw="12" slack="0"/>
<pin id="707" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="select_ln118_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="12" slack="0"/>
<pin id="713" dir="0" index="2" bw="12" slack="0"/>
<pin id="714" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln118_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="12" slack="0"/>
<pin id="720" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="xor_ln118_5_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_5/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="or_ln118_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="and_ln144_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="x_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="13" slack="0"/>
<pin id="743" dir="0" index="2" bw="13" slack="0"/>
<pin id="744" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="trunc_ln458_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="13" slack="0"/>
<pin id="750" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="or_ln457_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="1"/>
<pin id="755" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="and_ln512_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="right_border_buf_0_6_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="3"/>
<pin id="764" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln144_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="13" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln835_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="13" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="xor_ln493_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="2" slack="1"/>
<pin id="777" dir="0" index="1" bw="2" slack="0"/>
<pin id="778" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="right_border_buf_0_7_load_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="4"/>
<pin id="782" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="right_border_buf_0_8_load_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="4"/>
<pin id="785" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="right_border_buf_0_9_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="4"/>
<pin id="788" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="right_border_buf_0_10_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="4"/>
<pin id="791" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="right_border_buf_0_11_load_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="4"/>
<pin id="794" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_8_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="0" index="2" bw="8" slack="0"/>
<pin id="799" dir="0" index="3" bw="1" slack="0"/>
<pin id="800" dir="0" index="4" bw="2" slack="1"/>
<pin id="801" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="col_buf_0_val_0_0_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="2"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="0" index="2" bw="8" slack="0"/>
<pin id="810" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_9_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="0"/>
<pin id="816" dir="0" index="2" bw="8" slack="0"/>
<pin id="817" dir="0" index="3" bw="1" slack="0"/>
<pin id="818" dir="0" index="4" bw="2" slack="1"/>
<pin id="819" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="col_buf_0_val_1_0_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="2"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="0" index="2" bw="8" slack="0"/>
<pin id="828" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="8" slack="1"/>
<pin id="834" dir="0" index="2" bw="8" slack="0"/>
<pin id="835" dir="0" index="3" bw="1" slack="0"/>
<pin id="836" dir="0" index="4" bw="2" slack="1"/>
<pin id="837" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="col_buf_0_val_2_0_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="2"/>
<pin id="843" dir="0" index="1" bw="8" slack="0"/>
<pin id="844" dir="0" index="2" bw="8" slack="0"/>
<pin id="845" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="right_border_buf_0_12_load_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="4"/>
<pin id="850" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="right_border_buf_0_13_load_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="4"/>
<pin id="853" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="store_ln495_store_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="4"/>
<pin id="857" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="store_ln495_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="4"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="store_ln495_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="4"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="store_ln495_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="1"/>
<pin id="871" dir="0" index="1" bw="8" slack="4"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="store_ln495_store_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="4"/>
<pin id="876" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="store_ln495_store_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="4"/>
<pin id="881" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="0" index="2" bw="8" slack="0"/>
<pin id="887" dir="0" index="3" bw="8" slack="0"/>
<pin id="888" dir="0" index="4" bw="2" slack="3"/>
<pin id="889" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="src_kernel_win_0_va_6_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="3"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="0" index="2" bw="8" slack="0"/>
<pin id="898" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_4_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="0"/>
<pin id="904" dir="0" index="2" bw="8" slack="0"/>
<pin id="905" dir="0" index="3" bw="8" slack="0"/>
<pin id="906" dir="0" index="4" bw="2" slack="3"/>
<pin id="907" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="src_kernel_win_0_va_7_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="3"/>
<pin id="914" dir="0" index="1" bw="8" slack="0"/>
<pin id="915" dir="0" index="2" bw="8" slack="0"/>
<pin id="916" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_10_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="8" slack="0"/>
<pin id="922" dir="0" index="2" bw="8" slack="0"/>
<pin id="923" dir="0" index="3" bw="8" slack="0"/>
<pin id="924" dir="0" index="4" bw="2" slack="3"/>
<pin id="925" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="src_kernel_win_0_va_8_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="3"/>
<pin id="932" dir="0" index="1" bw="8" slack="0"/>
<pin id="933" dir="0" index="2" bw="8" slack="0"/>
<pin id="934" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="src_kernel_win_0_va_11_load_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="4"/>
<pin id="939" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln1118_5_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/5 "/>
</bind>
</comp>

<comp id="944" class="1004" name="src_kernel_win_0_va_10_load_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="5"/>
<pin id="946" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="src_kernel_win_0_va_12_load_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="5"/>
<pin id="949" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="src_kernel_win_0_va_13_load_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="5"/>
<pin id="952" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/6 "/>
</bind>
</comp>

<comp id="953" class="1004" name="src_kernel_win_0_va_14_load_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="5"/>
<pin id="955" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/6 "/>
</bind>
</comp>

<comp id="956" class="1004" name="zext_ln1118_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="shl_ln_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="19" slack="0"/>
<pin id="962" dir="0" index="1" bw="8" slack="0"/>
<pin id="963" dir="0" index="2" bw="1" slack="0"/>
<pin id="964" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln1118_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="19" slack="0"/>
<pin id="970" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="shl_ln1118_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="0"/>
<pin id="974" dir="0" index="1" bw="8" slack="0"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/6 "/>
</bind>
</comp>

<comp id="980" class="1004" name="zext_ln1118_2_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="10" slack="0"/>
<pin id="982" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/6 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sub_ln1118_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="19" slack="0"/>
<pin id="986" dir="0" index="1" bw="10" slack="0"/>
<pin id="987" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln1118_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="20" slack="0"/>
<pin id="992" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln703_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="20" slack="0"/>
<pin id="996" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/6 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln703_10_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="1"/>
<pin id="1000" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_10/6 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="shl_ln1118_2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="19" slack="0"/>
<pin id="1003" dir="0" index="1" bw="8" slack="0"/>
<pin id="1004" dir="0" index="2" bw="1" slack="0"/>
<pin id="1005" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="zext_ln1118_3_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="19" slack="0"/>
<pin id="1011" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/6 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="shl_ln1118_3_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="10" slack="0"/>
<pin id="1015" dir="0" index="1" bw="8" slack="0"/>
<pin id="1016" dir="0" index="2" bw="1" slack="0"/>
<pin id="1017" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/6 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln1118_4_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="10" slack="0"/>
<pin id="1023" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/6 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sub_ln1118_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="19" slack="0"/>
<pin id="1027" dir="0" index="1" bw="10" slack="0"/>
<pin id="1028" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/6 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="shl_ln1118_4_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="19" slack="0"/>
<pin id="1033" dir="0" index="1" bw="8" slack="1"/>
<pin id="1034" dir="0" index="2" bw="1" slack="0"/>
<pin id="1035" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/6 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="zext_ln1118_6_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="19" slack="0"/>
<pin id="1040" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="shl_ln1118_5_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="1"/>
<pin id="1045" dir="0" index="2" bw="1" slack="0"/>
<pin id="1046" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/6 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="zext_ln1118_7_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="10" slack="0"/>
<pin id="1051" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="sub_ln1118_2_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="19" slack="0"/>
<pin id="1055" dir="0" index="1" bw="10" slack="0"/>
<pin id="1056" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="sext_ln1118_2_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="20" slack="0"/>
<pin id="1061" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="zext_ln1118_8_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="20" slack="0"/>
<pin id="1065" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="zext_ln1118_9_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="0"/>
<pin id="1069" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_9/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln703_5_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="21" slack="0"/>
<pin id="1073" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_5/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="add_ln703_4_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="24" slack="0"/>
<pin id="1076" dir="0" index="1" bw="21" slack="0"/>
<pin id="1077" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="src_kernel_win_0_va_16_load_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="5"/>
<pin id="1082" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/6 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="src_kernel_win_0_va_17_load_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="5"/>
<pin id="1085" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/6 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="store_ln444_store_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="5"/>
<pin id="1089" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="store_ln444_store_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="1"/>
<pin id="1093" dir="0" index="1" bw="8" slack="5"/>
<pin id="1094" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="store_ln444_store_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="0"/>
<pin id="1097" dir="0" index="1" bw="8" slack="5"/>
<pin id="1098" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="store_ln444_store_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="1"/>
<pin id="1102" dir="0" index="1" bw="8" slack="5"/>
<pin id="1103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="src_kernel_win_0_va_9_load_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="6"/>
<pin id="1106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/7 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="zext_ln703_2_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="25" slack="1"/>
<pin id="1109" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/7 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="sext_ln1118_1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="20" slack="1"/>
<pin id="1112" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/7 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="zext_ln703_3_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="20" slack="0"/>
<pin id="1115" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/7 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="add_ln703_2_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="24" slack="0"/>
<pin id="1119" dir="0" index="1" bw="25" slack="0"/>
<pin id="1120" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/7 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="zext_ln703_6_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="25" slack="1"/>
<pin id="1125" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_6/7 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="add_ln703_5_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="26" slack="0"/>
<pin id="1128" dir="0" index="1" bw="25" slack="0"/>
<pin id="1129" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/7 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="zext_ln703_7_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="26" slack="0"/>
<pin id="1134" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_7/7 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="shl_ln1118_6_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="19" slack="0"/>
<pin id="1138" dir="0" index="1" bw="8" slack="0"/>
<pin id="1139" dir="0" index="2" bw="1" slack="0"/>
<pin id="1140" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/7 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="zext_ln1118_10_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="19" slack="0"/>
<pin id="1146" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_10/7 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="shl_ln1118_7_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="10" slack="0"/>
<pin id="1150" dir="0" index="1" bw="8" slack="0"/>
<pin id="1151" dir="0" index="2" bw="1" slack="0"/>
<pin id="1152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/7 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="zext_ln1118_11_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="10" slack="0"/>
<pin id="1158" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_11/7 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="sub_ln1118_3_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="19" slack="0"/>
<pin id="1162" dir="0" index="1" bw="10" slack="0"/>
<pin id="1163" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_3/7 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="sext_ln1118_3_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="20" slack="0"/>
<pin id="1168" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/7 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="zext_ln1118_12_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="20" slack="0"/>
<pin id="1172" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_12/7 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="zext_ln1118_13_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="2"/>
<pin id="1176" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_13/7 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="zext_ln703_9_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="25" slack="0"/>
<pin id="1179" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_9/7 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="p_Val2_s_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="26" slack="0"/>
<pin id="1182" dir="0" index="1" bw="25" slack="0"/>
<pin id="1183" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="p_Val2_1_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="0"/>
<pin id="1188" dir="0" index="1" bw="27" slack="0"/>
<pin id="1189" dir="0" index="2" bw="5" slack="0"/>
<pin id="1190" dir="0" index="3" bw="6" slack="0"/>
<pin id="1191" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_23_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="27" slack="0"/>
<pin id="1199" dir="0" index="2" bw="5" slack="0"/>
<pin id="1200" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_11_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="5" slack="0"/>
<pin id="1206" dir="0" index="1" bw="27" slack="0"/>
<pin id="1207" dir="0" index="2" bw="6" slack="0"/>
<pin id="1208" dir="0" index="3" bw="6" slack="0"/>
<pin id="1209" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="src_kernel_win_0_va_15_load_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="8" slack="6"/>
<pin id="1216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/7 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="store_ln444_store_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="0"/>
<pin id="1219" dir="0" index="1" bw="8" slack="6"/>
<pin id="1220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/7 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="store_ln444_store_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="8" slack="2"/>
<pin id="1224" dir="0" index="1" bw="8" slack="6"/>
<pin id="1225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/7 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="zext_ln415_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="1"/>
<pin id="1228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/8 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="p_Val2_2_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="8" slack="1"/>
<pin id="1232" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/8 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="Range1_all_zeros_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="1"/>
<pin id="1236" dir="0" index="1" bw="5" slack="0"/>
<pin id="1237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/8 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp_24_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="27" slack="1"/>
<pin id="1242" dir="0" index="2" bw="6" slack="0"/>
<pin id="1243" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="xor_ln777_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="0"/>
<pin id="1248" dir="0" index="1" bw="1" slack="0"/>
<pin id="1249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln777/8 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="tmp_25_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="8" slack="0"/>
<pin id="1255" dir="0" index="2" bw="4" slack="0"/>
<pin id="1256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="or_ln777_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="0"/>
<pin id="1262" dir="0" index="1" bw="1" slack="0"/>
<pin id="1263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln777/8 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="deleted_zeros_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="0"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_zeros/8 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="p_Val2_4_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="0"/>
<pin id="1274" dir="0" index="1" bw="8" slack="0"/>
<pin id="1275" dir="0" index="2" bw="8" slack="0"/>
<pin id="1276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/8 "/>
</bind>
</comp>

<comp id="1281" class="1007" name="mul_ln1118_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="21" slack="0"/>
<pin id="1283" dir="0" index="1" bw="8" slack="0"/>
<pin id="1284" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/5 "/>
</bind>
</comp>

<comp id="1287" class="1007" name="grp_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="0"/>
<pin id="1289" dir="0" index="1" bw="8" slack="0"/>
<pin id="1290" dir="0" index="2" bw="19" slack="0"/>
<pin id="1291" dir="0" index="3" bw="24" slack="0"/>
<pin id="1292" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln703/6 zext_ln703_11/6 mul_ln703/6 zext_ln703_1/6 add_ln703_1/6 "/>
</bind>
</comp>

<comp id="1297" class="1007" name="grp_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="19" slack="0"/>
<pin id="1299" dir="0" index="1" bw="8" slack="0"/>
<pin id="1300" dir="0" index="2" bw="21" slack="2147483647"/>
<pin id="1301" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_1/6 zext_ln703_4/6 add_ln703_3/6 "/>
</bind>
</comp>

<comp id="1305" class="1007" name="grp_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="19" slack="0"/>
<pin id="1307" dir="0" index="1" bw="8" slack="0"/>
<pin id="1308" dir="0" index="2" bw="24" slack="0"/>
<pin id="1309" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_2/7 zext_ln703_8/7 add_ln703_6/7 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="src_kernel_win_0_va_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="6"/>
<pin id="1316" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1321" class="1005" name="src_kernel_win_0_va_1_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="5"/>
<pin id="1323" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="src_kernel_win_0_va_2_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="4"/>
<pin id="1329" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="src_kernel_win_0_va_3_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="8" slack="5"/>
<pin id="1336" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="src_kernel_win_0_va_4_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="8" slack="5"/>
<pin id="1342" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="src_kernel_win_0_va_5_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="5"/>
<pin id="1349" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="right_border_buf_0_s_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="4"/>
<pin id="1355" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1360" class="1005" name="right_border_buf_0_1_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="8" slack="4"/>
<pin id="1362" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="right_border_buf_0_2_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="8" slack="4"/>
<pin id="1368" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="right_border_buf_0_3_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="4"/>
<pin id="1374" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="right_border_buf_0_4_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="8" slack="4"/>
<pin id="1381" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="right_border_buf_0_5_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="8" slack="3"/>
<pin id="1387" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="icmp_ln443_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="1"/>
<pin id="1393" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln443 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="i_V_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="10" slack="0"/>
<pin id="1397" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1400" class="1005" name="icmp_ln887_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="xor_ln457_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="1"/>
<pin id="1406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="icmp_ln899_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="1" slack="1"/>
<pin id="1411" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="icmp_ln879_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="1"/>
<pin id="1416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="icmp_ln879_1_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="1"/>
<pin id="1420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="icmp_ln899_1_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="1" slack="3"/>
<pin id="1424" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="xor_ln493_1_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="2" slack="3"/>
<pin id="1431" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_1 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="xor_ln493_2_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="2" slack="3"/>
<pin id="1436" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_2 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="xor_ln493_3_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="2" slack="3"/>
<pin id="1441" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_3 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="icmp_ln444_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="1" slack="1"/>
<pin id="1446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="j_V_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="11" slack="0"/>
<pin id="1450" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1453" class="1005" name="and_ln118_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="1"/>
<pin id="1455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="x_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="13" slack="1"/>
<pin id="1459" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1462" class="1005" name="trunc_ln458_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="2" slack="1"/>
<pin id="1464" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln458 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="or_ln457_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="1" slack="1"/>
<pin id="1469" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="and_ln512_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="2"/>
<pin id="1476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="right_border_buf_0_6_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="1"/>
<pin id="1480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_6 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="k_buf_0_val_3_addr_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="11" slack="1"/>
<pin id="1486" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1489" class="1005" name="xor_ln493_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="2" slack="1"/>
<pin id="1491" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln493 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="k_buf_0_val_4_addr_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="11" slack="1"/>
<pin id="1498" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1502" class="1005" name="k_buf_0_val_5_addr_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="11" slack="1"/>
<pin id="1504" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1508" class="1005" name="src_kernel_win_0_va_6_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="8" slack="2"/>
<pin id="1510" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="src_kernel_win_0_va_7_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="8" slack="1"/>
<pin id="1516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="src_kernel_win_0_va_8_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="1"/>
<pin id="1523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="mul_ln1118_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="21" slack="1"/>
<pin id="1529" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="add_ln703_1_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="25" slack="1"/>
<pin id="1534" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="sub_ln1118_1_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="20" slack="1"/>
<pin id="1539" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1118_1 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="add_ln703_4_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="25" slack="1"/>
<pin id="1544" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="p_Val2_s_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="27" slack="1"/>
<pin id="1549" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1552" class="1005" name="p_Val2_1_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="8" slack="1"/>
<pin id="1554" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="tmp_23_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="1" slack="1"/>
<pin id="1559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="tmp_11_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="5" slack="1"/>
<pin id="1564" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="114" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="164" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="226" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="226" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="277"><net_src comp="226" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="282"><net_src comp="226" pin="2"/><net_sink comp="245" pin=4"/></net>

<net id="283"><net_src comp="239" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="288"><net_src comp="257" pin="3"/><net_sink comp="269" pin=4"/></net>

<net id="293"><net_src comp="245" pin="3"/><net_sink comp="257" pin=4"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="94" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="298" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="298" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="298" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="298" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="298" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="4" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="358"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="72" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="298" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="298" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="298" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="298" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="74" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="316" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="76" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="378" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="78" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="382" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="382" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="82" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="402" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="78" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="382" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="84" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="316" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="420" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="382" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="434" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="82" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="86" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="442" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="88" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="316" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="80" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="458" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="298" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="90" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="316" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="80" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="78" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="484" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="80" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="298" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="446" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="442" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="452" pin="2"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="414" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="388" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="510" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="76" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="378" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="86" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="86" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="480" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="458" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="472" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="538" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="464" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="548" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="532" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="76" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="92" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="378" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="506" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="76" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="484" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="498" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="576" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="582" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="490" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="586" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="570" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="76" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="309" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="309" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="96" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="309" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="84" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="630"><net_src comp="98" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="309" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="4" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="80" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="638"><net_src comp="624" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="48" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="100" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="608" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="102" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="104" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="66" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="640" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="106" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="654" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="102" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="640" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="104" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="108" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="608" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="672" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="640" pin="2"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="686" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="106" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="110" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="686" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="666" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="640" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="704" pin="2"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="710" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="660" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="66" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="646" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="698" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="728" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="694" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="718" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="751"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="660" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="634" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="779"><net_src comp="76" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="802"><net_src comp="126" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="780" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="783" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="805"><net_src comp="128" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="811"><net_src comp="245" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="812"><net_src comp="795" pin="5"/><net_sink comp="806" pin=2"/></net>

<net id="820"><net_src comp="126" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="789" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="792" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="128" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="829"><net_src comp="257" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="830"><net_src comp="813" pin="5"/><net_sink comp="824" pin=2"/></net>

<net id="838"><net_src comp="126" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="786" pin="1"/><net_sink comp="831" pin=2"/></net>

<net id="840"><net_src comp="128" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="846"><net_src comp="269" pin="3"/><net_sink comp="841" pin=1"/></net>

<net id="847"><net_src comp="831" pin="5"/><net_sink comp="841" pin=2"/></net>

<net id="858"><net_src comp="841" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="851" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="868"><net_src comp="824" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="877"><net_src comp="848" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="806" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="890"><net_src comp="126" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="806" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="824" pin="3"/><net_sink comp="883" pin=2"/></net>

<net id="893"><net_src comp="841" pin="3"/><net_sink comp="883" pin=3"/></net>

<net id="899"><net_src comp="883" pin="5"/><net_sink comp="894" pin=1"/></net>

<net id="900"><net_src comp="806" pin="3"/><net_sink comp="894" pin=2"/></net>

<net id="908"><net_src comp="126" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="806" pin="3"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="824" pin="3"/><net_sink comp="901" pin=2"/></net>

<net id="911"><net_src comp="841" pin="3"/><net_sink comp="901" pin=3"/></net>

<net id="917"><net_src comp="901" pin="5"/><net_sink comp="912" pin=1"/></net>

<net id="918"><net_src comp="824" pin="3"/><net_sink comp="912" pin=2"/></net>

<net id="926"><net_src comp="126" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="806" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="824" pin="3"/><net_sink comp="919" pin=2"/></net>

<net id="929"><net_src comp="841" pin="3"/><net_sink comp="919" pin=3"/></net>

<net id="935"><net_src comp="919" pin="5"/><net_sink comp="930" pin=1"/></net>

<net id="936"><net_src comp="841" pin="3"/><net_sink comp="930" pin=2"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="959"><net_src comp="953" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="132" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="950" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="94" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="971"><net_src comp="960" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="134" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="950" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="136" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="983"><net_src comp="972" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="968" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="980" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="984" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="990" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1006"><net_src comp="132" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1007"><net_src comp="947" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1008"><net_src comp="94" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1012"><net_src comp="1001" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1018"><net_src comp="134" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="947" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1020"><net_src comp="136" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1024"><net_src comp="1013" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="1009" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1036"><net_src comp="132" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="94" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1041"><net_src comp="1031" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1047"><net_src comp="134" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="136" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1052"><net_src comp="1042" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1038" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1062"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="1059" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="944" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1078"><net_src comp="1063" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1071" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1090"><net_src comp="1083" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1099"><net_src comp="1080" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1116"><net_src comp="1110" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1121"><net_src comp="1113" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1107" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1130"><net_src comp="1117" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1123" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1135"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1141"><net_src comp="132" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1142"><net_src comp="1104" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1143"><net_src comp="94" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1147"><net_src comp="1136" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1153"><net_src comp="134" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="1104" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1155"><net_src comp="136" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1159"><net_src comp="1148" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1164"><net_src comp="1144" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1156" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1169"><net_src comp="1160" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="1166" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1184"><net_src comp="1132" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1177" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1192"><net_src comp="140" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1193"><net_src comp="1180" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1194"><net_src comp="142" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1195"><net_src comp="144" pin="0"/><net_sink comp="1186" pin=3"/></net>

<net id="1201"><net_src comp="146" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="1180" pin="2"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="148" pin="0"/><net_sink comp="1196" pin=2"/></net>

<net id="1210"><net_src comp="150" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="1180" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1212"><net_src comp="152" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1213"><net_src comp="154" pin="0"/><net_sink comp="1204" pin=3"/></net>

<net id="1221"><net_src comp="1214" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1233"><net_src comp="1226" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1238"><net_src comp="156" pin="0"/><net_sink comp="1234" pin=1"/></net>

<net id="1244"><net_src comp="146" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="144" pin="0"/><net_sink comp="1239" pin=2"/></net>

<net id="1250"><net_src comp="1239" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="66" pin="0"/><net_sink comp="1246" pin=1"/></net>

<net id="1257"><net_src comp="158" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="1229" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1259"><net_src comp="160" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1264"><net_src comp="1252" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="1246" pin="2"/><net_sink comp="1260" pin=1"/></net>

<net id="1270"><net_src comp="1234" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="1260" pin="2"/><net_sink comp="1266" pin=1"/></net>

<net id="1277"><net_src comp="1266" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1278"><net_src comp="1229" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1279"><net_src comp="162" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1280"><net_src comp="1272" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="1285"><net_src comp="130" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="940" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1293"><net_src comp="998" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1294"><net_src comp="956" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1295"><net_src comp="138" pin="0"/><net_sink comp="1287" pin=2"/></net>

<net id="1296"><net_src comp="994" pin="1"/><net_sink comp="1287" pin=3"/></net>

<net id="1302"><net_src comp="138" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1303"><net_src comp="1067" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1304"><net_src comp="1297" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1310"><net_src comp="138" pin="0"/><net_sink comp="1305" pin=0"/></net>

<net id="1311"><net_src comp="1174" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1312"><net_src comp="1170" pin="1"/><net_sink comp="1305" pin=2"/></net>

<net id="1313"><net_src comp="1305" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1317"><net_src comp="166" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1320"><net_src comp="1314" pin="1"/><net_sink comp="1222" pin=1"/></net>

<net id="1324"><net_src comp="170" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1330"><net_src comp="174" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1333"><net_src comp="1327" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1337"><net_src comp="178" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1343"><net_src comp="182" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1346"><net_src comp="1340" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1350"><net_src comp="186" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1352"><net_src comp="1347" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1356"><net_src comp="190" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1359"><net_src comp="1353" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1363"><net_src comp="194" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1369"><net_src comp="198" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1375"><net_src comp="202" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1378"><net_src comp="1372" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1382"><net_src comp="206" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1384"><net_src comp="1379" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1388"><net_src comp="210" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1394"><net_src comp="320" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1398"><net_src comp="326" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1403"><net_src comp="332" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1407"><net_src comp="338" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1412"><net_src comp="354" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1417"><net_src comp="360" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1421"><net_src comp="366" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1425"><net_src comp="372" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1427"><net_src comp="1422" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1428"><net_src comp="1422" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1432"><net_src comp="526" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="883" pin=4"/></net>

<net id="1437"><net_src comp="564" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="901" pin=4"/></net>

<net id="1442"><net_src comp="602" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="919" pin=4"/></net>

<net id="1447"><net_src comp="612" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1451"><net_src comp="618" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1456"><net_src comp="666" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1460"><net_src comp="740" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1465"><net_src comp="748" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1470"><net_src comp="752" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1472"><net_src comp="1467" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1473"><net_src comp="1467" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1477"><net_src comp="757" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1481"><net_src comp="762" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1487"><net_src comp="239" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1492"><net_src comp="775" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="795" pin=4"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="813" pin=4"/></net>

<net id="1495"><net_src comp="1489" pin="1"/><net_sink comp="831" pin=4"/></net>

<net id="1499"><net_src comp="251" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1505"><net_src comp="263" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1511"><net_src comp="894" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1517"><net_src comp="912" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1520"><net_src comp="1514" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1524"><net_src comp="930" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1530"><net_src comp="1281" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1535"><net_src comp="1287" pin="4"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1540"><net_src comp="1025" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1545"><net_src comp="1074" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1550"><net_src comp="1180" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1555"><net_src comp="1186" pin="4"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1560"><net_src comp="1196" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1565"><net_src comp="1204" pin="4"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1234" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D.1 : p_src_data_stream_V | {4 }
	Port: Filter2D.1 : p_dst_data_stream_V | {}
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		zext_ln443 : 1
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		xor_ln457 : 2
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		trunc_ln506 : 1
		add_ln506 : 2
		add_ln507 : 2
		tmp_5 : 3
		xor_ln118_2 : 4
		icmp_ln118 : 3
		and_ln118_1 : 4
		tmp_6 : 3
		sub_ln142 : 2
		select_ln139_1 : 4
		trunc_ln507 : 5
		icmp_ln144_1 : 5
		sub_ln507 : 6
		add_ln506_1 : 2
		tmp_7 : 3
		tmp_15 : 3
		trunc_ln142 : 1
		add_ln506_2 : 2
		tmp_16 : 3
		tmp_17 : 3
		trunc_ln142_1 : 1
		select_ln507 : 7
		select_ln507_1 : 8
		xor_ln493_1 : 9
		xor_ln118_1 : 2
		sub_ln118 : 2
		trunc_ln118 : 3
		select_ln139_2 : 4
		select_ln118 : 5
		xor_ln493_2 : 6
		add_ln118 : 2
		xor_ln118_3 : 2
		trunc_ln118_1 : 3
		select_ln139_3 : 4
		select_ln118_1 : 5
		xor_ln493_3 : 6
	State 3
		zext_ln444 : 1
		icmp_ln444 : 1
		j_V : 1
		tmp_18 : 1
		icmp_ln891 : 2
		ImagLoc_x : 2
		tmp_19 : 3
		xor_ln118_4 : 4
		icmp_ln118_1 : 3
		and_ln118 : 4
		tmp_20 : 3
		sub_ln142_1 : 2
		select_ln139 : 4
		sext_ln139 : 5
		icmp_ln144 : 5
		sub_ln147 : 5
		select_ln118_2 : 6
		zext_ln118 : 7
		xor_ln118_5 : 4
		or_ln118 : 4
		and_ln144 : 6
		x : 8
		trunc_ln458 : 9
		or_ln457 : 4
		br_ln465 : 4
		and_ln512 : 3
		br_ln512 : 3
	State 4
		zext_ln835 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
		store_ln472 : 3
		store_ln472 : 3
		store_ln472 : 3
		store_ln493 : 3
	State 5
		tmp_8 : 1
		col_buf_0_val_0_0 : 2
		tmp_9 : 1
		col_buf_0_val_1_0 : 2
		tmp_2 : 1
		col_buf_0_val_2_0 : 2
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		tmp_3 : 3
		src_kernel_win_0_va_6 : 4
		tmp_4 : 3
		src_kernel_win_0_va_7 : 4
		tmp_10 : 3
		src_kernel_win_0_va_8 : 4
		zext_ln1118_5 : 1
		mul_ln1118 : 2
	State 6
		zext_ln1118 : 1
		shl_ln : 1
		zext_ln1118_1 : 2
		shl_ln1118_1 : 1
		zext_ln1118_2 : 2
		sub_ln1118 : 3
		sext_ln1118 : 4
		zext_ln703 : 5
		add_ln703 : 2
		zext_ln703_11 : 3
		mul_ln703 : 4
		zext_ln703_1 : 5
		add_ln703_1 : 6
		shl_ln1118_2 : 1
		zext_ln1118_3 : 2
		shl_ln1118_3 : 1
		zext_ln1118_4 : 2
		sub_ln1118_1 : 3
		zext_ln1118_6 : 1
		zext_ln1118_7 : 1
		sub_ln1118_2 : 2
		sext_ln1118_2 : 3
		zext_ln1118_8 : 4
		zext_ln1118_9 : 1
		mul_ln1118_1 : 2
		zext_ln703_4 : 3
		add_ln703_3 : 4
		zext_ln703_5 : 5
		add_ln703_4 : 6
		store_ln444 : 1
		store_ln444 : 1
	State 7
		zext_ln703_3 : 1
		add_ln703_2 : 2
		add_ln703_5 : 3
		zext_ln703_7 : 4
		shl_ln1118_6 : 1
		zext_ln1118_10 : 2
		shl_ln1118_7 : 1
		zext_ln1118_11 : 2
		sub_ln1118_3 : 3
		sext_ln1118_3 : 4
		zext_ln1118_12 : 5
		mul_ln1118_2 : 1
		zext_ln703_8 : 2
		add_ln703_6 : 6
		zext_ln703_9 : 7
		p_Val2_s : 8
		p_Val2_1 : 9
		tmp_23 : 9
		tmp_11 : 9
		store_ln444 : 1
	State 8
		p_Val2_2 : 1
		xor_ln777 : 1
		tmp_25 : 2
		or_ln777 : 3
		deleted_zeros : 3
		p_Val2_4 : 3
		write_ln515 : 4
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          i_V_fu_326          |    0    |    0    |    17   |
|          |       add_ln506_fu_382       |    0    |    0    |    17   |
|          |       add_ln507_fu_388       |    0    |    0    |    10   |
|          |      add_ln506_1_fu_458      |    0    |    0    |    17   |
|          |      add_ln506_2_fu_484      |    0    |    0    |    17   |
|          |       add_ln118_fu_570       |    0    |    0    |    10   |
|    add   |          j_V_fu_618          |    0    |    0    |    18   |
|          |       ImagLoc_x_fu_640       |    0    |    0    |    18   |
|          |      add_ln703_4_fu_1074     |    0    |    0    |    31   |
|          |      add_ln703_2_fu_1117     |    0    |    0    |    8    |
|          |      add_ln703_5_fu_1126     |    0    |    0    |    8    |
|          |       p_Val2_s_fu_1180       |    0    |    0    |    33   |
|          |       p_Val2_2_fu_1229       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       sub_ln142_fu_428       |    0    |    0    |    17   |
|          |       sub_ln507_fu_452       |    0    |    0    |    10   |
|          |       sub_ln118_fu_538       |    0    |    0    |    10   |
|          |      sub_ln142_1_fu_680      |    0    |    0    |    18   |
|    sub   |       sub_ln147_fu_704       |    0    |    0    |    19   |
|          |       sub_ln1118_fu_984      |    0    |    0    |    26   |
|          |     sub_ln1118_1_fu_1025     |    0    |    0    |    26   |
|          |     sub_ln1118_2_fu_1053     |    0    |    0    |    26   |
|          |     sub_ln1118_3_fu_1160     |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln443_fu_320      |    0    |    0    |    13   |
|          |       icmp_ln887_fu_332      |    0    |    0    |    13   |
|          |       icmp_ln899_fu_354      |    0    |    0    |    13   |
|          |       icmp_ln879_fu_360      |    0    |    0    |    13   |
|          |      icmp_ln879_1_fu_366     |    0    |    0    |    13   |
|          |      icmp_ln899_1_fu_372     |    0    |    0    |    13   |
|   icmp   |       icmp_ln118_fu_408      |    0    |    0    |    13   |
|          |      icmp_ln144_1_fu_446     |    0    |    0    |    13   |
|          |       icmp_ln444_fu_612      |    0    |    0    |    13   |
|          |       icmp_ln891_fu_634      |    0    |    0    |    13   |
|          |      icmp_ln118_1_fu_660     |    0    |    0    |    13   |
|          |       icmp_ln144_fu_698      |    0    |    0    |    13   |
|          |   Range1_all_zeros_fu_1234   |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln139_1_fu_434    |    0    |    0    |    11   |
|          |      select_ln507_fu_510     |    0    |    0    |    2    |
|          |     select_ln507_1_fu_518    |    0    |    0    |    2    |
|          |     select_ln139_2_fu_548    |    0    |    0    |    2    |
|          |      select_ln118_fu_556     |    0    |    0    |    2    |
|          |     select_ln139_3_fu_586    |    0    |    0    |    2    |
|          |     select_ln118_1_fu_594    |    0    |    0    |    2    |
|          |      select_ln139_fu_686     |    0    |    0    |    12   |
|  select  |     select_ln118_2_fu_710    |    0    |    0    |    12   |
|          |           x_fu_740           |    0    |    0    |    13   |
|          |   col_buf_0_val_0_0_fu_806   |    0    |    0    |    8    |
|          |   col_buf_0_val_1_0_fu_824   |    0    |    0    |    8    |
|          |   col_buf_0_val_2_0_fu_841   |    0    |    0    |    8    |
|          | src_kernel_win_0_va_6_fu_894 |    0    |    0    |    8    |
|          | src_kernel_win_0_va_7_fu_912 |    0    |    0    |    8    |
|          | src_kernel_win_0_va_8_fu_930 |    0    |    0    |    8    |
|          |       p_Val2_4_fu_1272       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_795         |    0    |    0    |    15   |
|          |         tmp_9_fu_813         |    0    |    0    |    15   |
|    mux   |         tmp_2_fu_831         |    0    |    0    |    15   |
|          |         tmp_3_fu_883         |    0    |    0    |    15   |
|          |         tmp_4_fu_901         |    0    |    0    |    15   |
|          |         tmp_10_fu_919        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln457_fu_338       |    0    |    0    |    2    |
|          |      xor_ln118_2_fu_402      |    0    |    0    |    2    |
|          |      xor_ln493_1_fu_526      |    0    |    0    |    2    |
|          |      xor_ln118_1_fu_532      |    0    |    0    |    2    |
|          |      xor_ln493_2_fu_564      |    0    |    0    |    2    |
|    xor   |      xor_ln118_3_fu_576      |    0    |    0    |    2    |
|          |      xor_ln493_3_fu_602      |    0    |    0    |    2    |
|          |      xor_ln118_4_fu_654      |    0    |    0    |    2    |
|          |      xor_ln118_5_fu_722      |    0    |    0    |    2    |
|          |       xor_ln493_fu_775       |    0    |    0    |    2    |
|          |       xor_ln777_fu_1246      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |      and_ln118_1_fu_414      |    0    |    0    |    2    |
|          |       and_ln118_fu_666       |    0    |    0    |    2    |
|    and   |       and_ln144_fu_734       |    0    |    0    |    2    |
|          |       and_ln512_fu_757       |    0    |    0    |    2    |
|          |     deleted_zeros_fu_1266    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln118_fu_728       |    0    |    0    |    2    |
|    or    |        or_ln457_fu_752       |    0    |    0    |    2    |
|          |       or_ln777_fu_1260       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1297         |    1    |    0    |    0    |
|          |          grp_fu_1305         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    mul   |      mul_ln1118_fu_1281      |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1287         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_226       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln515_write_fu_232   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln443_fu_316      |    0    |    0    |    0    |
|          |       zext_ln444_fu_608      |    0    |    0    |    0    |
|          |       zext_ln118_fu_718      |    0    |    0    |    0    |
|          |       zext_ln835_fu_768      |    0    |    0    |    0    |
|          |     zext_ln1118_5_fu_940     |    0    |    0    |    0    |
|          |      zext_ln1118_fu_956      |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_968     |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_980     |    0    |    0    |    0    |
|          |       zext_ln703_fu_994      |    0    |    0    |    0    |
|          |     zext_ln703_10_fu_998     |    0    |    0    |    0    |
|          |     zext_ln1118_3_fu_1009    |    0    |    0    |    0    |
|          |     zext_ln1118_4_fu_1021    |    0    |    0    |    0    |
|          |     zext_ln1118_6_fu_1038    |    0    |    0    |    0    |
|   zext   |     zext_ln1118_7_fu_1049    |    0    |    0    |    0    |
|          |     zext_ln1118_8_fu_1063    |    0    |    0    |    0    |
|          |     zext_ln1118_9_fu_1067    |    0    |    0    |    0    |
|          |     zext_ln703_5_fu_1071     |    0    |    0    |    0    |
|          |     zext_ln703_2_fu_1107     |    0    |    0    |    0    |
|          |     zext_ln703_3_fu_1113     |    0    |    0    |    0    |
|          |     zext_ln703_6_fu_1123     |    0    |    0    |    0    |
|          |     zext_ln703_7_fu_1132     |    0    |    0    |    0    |
|          |    zext_ln1118_10_fu_1144    |    0    |    0    |    0    |
|          |    zext_ln1118_11_fu_1156    |    0    |    0    |    0    |
|          |    zext_ln1118_12_fu_1170    |    0    |    0    |    0    |
|          |    zext_ln1118_13_fu_1174    |    0    |    0    |    0    |
|          |     zext_ln703_9_fu_1177     |    0    |    0    |    0    |
|          |      zext_ln415_fu_1226      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_344          |    0    |    0    |    0    |
|partselect|         tmp_18_fu_624        |    0    |    0    |    0    |
|          |       p_Val2_1_fu_1186       |    0    |    0    |    0    |
|          |        tmp_11_fu_1204        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln506_fu_378      |    0    |    0    |    0    |
|          |      trunc_ln507_fu_442      |    0    |    0    |    0    |
|          |      trunc_ln142_fu_480      |    0    |    0    |    0    |
|   trunc  |     trunc_ln142_1_fu_506     |    0    |    0    |    0    |
|          |      trunc_ln118_fu_544      |    0    |    0    |    0    |
|          |     trunc_ln118_1_fu_582     |    0    |    0    |    0    |
|          |      trunc_ln458_fu_748      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_394         |    0    |    0    |    0    |
|          |         tmp_6_fu_420         |    0    |    0    |    0    |
|          |         tmp_7_fu_464         |    0    |    0    |    0    |
|          |         tmp_15_fu_472        |    0    |    0    |    0    |
|          |         tmp_16_fu_490        |    0    |    0    |    0    |
| bitselect|         tmp_17_fu_498        |    0    |    0    |    0    |
|          |         tmp_19_fu_646        |    0    |    0    |    0    |
|          |         tmp_20_fu_672        |    0    |    0    |    0    |
|          |        tmp_23_fu_1196        |    0    |    0    |    0    |
|          |        tmp_24_fu_1239        |    0    |    0    |    0    |
|          |        tmp_25_fu_1252        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln139_fu_694      |    0    |    0    |    0    |
|          |       sext_ln144_fu_765      |    0    |    0    |    0    |
|   sext   |      sext_ln1118_fu_990      |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_1059    |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_1110    |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_1166    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_960        |    0    |    0    |    0    |
|          |      shl_ln1118_1_fu_972     |    0    |    0    |    0    |
|          |     shl_ln1118_2_fu_1001     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln1118_3_fu_1013     |    0    |    0    |    0    |
|          |     shl_ln1118_4_fu_1031     |    0    |    0    |    0    |
|          |     shl_ln1118_5_fu_1042     |    0    |    0    |    0    |
|          |     shl_ln1118_6_fu_1136     |    0    |    0    |    0    |
|          |     shl_ln1118_7_fu_1148     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   808   |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln703_1_reg_1532     |   25   |
|     add_ln703_4_reg_1542     |   25   |
|      and_ln118_reg_1453      |    1   |
|      and_ln512_reg_1474      |    1   |
|         i_V_reg_1395         |   10   |
|      icmp_ln443_reg_1391     |    1   |
|      icmp_ln444_reg_1444     |    1   |
|     icmp_ln879_1_reg_1418    |    1   |
|      icmp_ln879_reg_1414     |    1   |
|      icmp_ln887_reg_1400     |    1   |
|     icmp_ln899_1_reg_1422    |    1   |
|      icmp_ln899_reg_1409     |    1   |
|         j_V_reg_1448         |   11   |
|  k_buf_0_val_3_addr_reg_1484 |   11   |
|  k_buf_0_val_4_addr_reg_1496 |   11   |
|  k_buf_0_val_5_addr_reg_1502 |   11   |
|      mul_ln1118_reg_1527     |   21   |
|       or_ln457_reg_1467      |    1   |
|       p_Val2_1_reg_1552      |    8   |
|       p_Val2_s_reg_1547      |   27   |
| right_border_buf_0_1_reg_1360|    8   |
| right_border_buf_0_2_reg_1366|    8   |
| right_border_buf_0_3_reg_1372|    8   |
| right_border_buf_0_4_reg_1379|    8   |
| right_border_buf_0_5_reg_1385|    8   |
| right_border_buf_0_6_reg_1478|    8   |
| right_border_buf_0_s_reg_1353|    8   |
|src_kernel_win_0_va_1_reg_1321|    8   |
|src_kernel_win_0_va_2_reg_1327|    8   |
|src_kernel_win_0_va_3_reg_1334|    8   |
|src_kernel_win_0_va_4_reg_1340|    8   |
|src_kernel_win_0_va_5_reg_1347|    8   |
|src_kernel_win_0_va_6_reg_1508|    8   |
|src_kernel_win_0_va_7_reg_1514|    8   |
|src_kernel_win_0_va_8_reg_1521|    8   |
| src_kernel_win_0_va_reg_1314 |    8   |
|     sub_ln1118_1_reg_1537    |   20   |
|         t_V_2_reg_305        |   11   |
|          t_V_reg_294         |   10   |
|        tmp_11_reg_1562       |    5   |
|        tmp_23_reg_1557       |    1   |
|     trunc_ln458_reg_1462     |    2   |
|          x_reg_1457          |   13   |
|      xor_ln457_reg_1404      |    1   |
|     xor_ln493_1_reg_1429     |    2   |
|     xor_ln493_2_reg_1434     |    2   |
|     xor_ln493_3_reg_1439     |    2   |
|      xor_ln493_reg_1489      |    2   |
+------------------------------+--------+
|             Total            |   369  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_245 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_269 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1297    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   82   ||  6.656  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   808  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   369  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |    6   |   369  |   844  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
