{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1533428273979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1533428273979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 05 08:17:53 2018 " "Processing started: Sun Aug 05 08:17:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1533428273979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1533428273979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex_fsm -c ex_fsm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ex_fsm -c ex_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1533428273979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex_fsm_8_1200mv_85c_slow.vo F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/ simulation " "Generated file ex_fsm_8_1200mv_85c_slow.vo in folder \"F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1533428275096 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex_fsm_8_1200mv_0c_slow.vo F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/ simulation " "Generated file ex_fsm_8_1200mv_0c_slow.vo in folder \"F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1533428275255 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex_fsm_min_1200mv_0c_fast.vo F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/ simulation " "Generated file ex_fsm_min_1200mv_0c_fast.vo in folder \"F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1533428275414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex_fsm.vo F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/ simulation " "Generated file ex_fsm.vo in folder \"F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1533428275566 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex_fsm_8_1200mv_85c_v_slow.sdo F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/ simulation " "Generated file ex_fsm_8_1200mv_85c_v_slow.sdo in folder \"F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1533428275710 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex_fsm_8_1200mv_0c_v_slow.sdo F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/ simulation " "Generated file ex_fsm_8_1200mv_0c_v_slow.sdo in folder \"F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1533428275824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex_fsm_min_1200mv_0c_v_fast.sdo F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/ simulation " "Generated file ex_fsm_min_1200mv_0c_v_fast.sdo in folder \"F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1533428275993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex_fsm_v.sdo F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/ simulation " "Generated file ex_fsm_v.sdo in folder \"F:/SourceCode/FPGA/ex_3/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1533428276105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1533428276474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 05 08:17:56 2018 " "Processing ended: Sun Aug 05 08:17:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1533428276474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1533428276474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1533428276474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1533428276474 ""}
