
of-eye-gimbal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006470  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fe4  08006600  08006600  00016600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075e4  080075e4  000205c4  2**0
                  CONTENTS
  4 .ARM          00000008  080075e4  080075e4  000175e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075ec  080075ec  000205c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075ec  080075ec  000175ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075f0  080075f0  000175f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005c4  20000000  080075f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  200005c8  08007bb8  000205c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000694  08007bb8  00020694  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000205c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001110b  00000000  00000000  000205f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a38  00000000  00000000  000316ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c70  00000000  00000000  00034138  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b28  00000000  00000000  00034da8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002492c  00000000  00000000  000358d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000aefc  00000000  00000000  0005a1fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000bb50a  00000000  00000000  000650f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120602  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a64  00000000  00000000  00120680  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200005c8 	.word	0x200005c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080065e8 	.word	0x080065e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200005cc 	.word	0x200005cc
 80001cc:	080065e8 	.word	0x080065e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_ldivmod>:
 8000aac:	b97b      	cbnz	r3, 8000ace <__aeabi_ldivmod+0x22>
 8000aae:	b972      	cbnz	r2, 8000ace <__aeabi_ldivmod+0x22>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bfbe      	ittt	lt
 8000ab4:	2000      	movlt	r0, #0
 8000ab6:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000aba:	e006      	blt.n	8000aca <__aeabi_ldivmod+0x1e>
 8000abc:	bf08      	it	eq
 8000abe:	2800      	cmpeq	r0, #0
 8000ac0:	bf1c      	itt	ne
 8000ac2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ac6:	f04f 30ff 	movne.w	r0, #4294967295
 8000aca:	f000 b9a5 	b.w	8000e18 <__aeabi_idiv0>
 8000ace:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ad6:	2900      	cmp	r1, #0
 8000ad8:	db09      	blt.n	8000aee <__aeabi_ldivmod+0x42>
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	db1a      	blt.n	8000b14 <__aeabi_ldivmod+0x68>
 8000ade:	f000 f835 	bl	8000b4c <__udivmoddi4>
 8000ae2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aea:	b004      	add	sp, #16
 8000aec:	4770      	bx	lr
 8000aee:	4240      	negs	r0, r0
 8000af0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	db1b      	blt.n	8000b30 <__aeabi_ldivmod+0x84>
 8000af8:	f000 f828 	bl	8000b4c <__udivmoddi4>
 8000afc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b04:	b004      	add	sp, #16
 8000b06:	4240      	negs	r0, r0
 8000b08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	4770      	bx	lr
 8000b14:	4252      	negs	r2, r2
 8000b16:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b1a:	f000 f817 	bl	8000b4c <__udivmoddi4>
 8000b1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b26:	b004      	add	sp, #16
 8000b28:	4240      	negs	r0, r0
 8000b2a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b2e:	4770      	bx	lr
 8000b30:	4252      	negs	r2, r2
 8000b32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b36:	f000 f809 	bl	8000b4c <__udivmoddi4>
 8000b3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b42:	b004      	add	sp, #16
 8000b44:	4252      	negs	r2, r2
 8000b46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b4a:	4770      	bx	lr

08000b4c <__udivmoddi4>:
 8000b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b50:	9e08      	ldr	r6, [sp, #32]
 8000b52:	4604      	mov	r4, r0
 8000b54:	4688      	mov	r8, r1
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d14b      	bne.n	8000bf2 <__udivmoddi4+0xa6>
 8000b5a:	428a      	cmp	r2, r1
 8000b5c:	4615      	mov	r5, r2
 8000b5e:	d967      	bls.n	8000c30 <__udivmoddi4+0xe4>
 8000b60:	fab2 f282 	clz	r2, r2
 8000b64:	b14a      	cbz	r2, 8000b7a <__udivmoddi4+0x2e>
 8000b66:	f1c2 0720 	rsb	r7, r2, #32
 8000b6a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b6e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b72:	4095      	lsls	r5, r2
 8000b74:	ea47 0803 	orr.w	r8, r7, r3
 8000b78:	4094      	lsls	r4, r2
 8000b7a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b7e:	0c23      	lsrs	r3, r4, #16
 8000b80:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b84:	fa1f fc85 	uxth.w	ip, r5
 8000b88:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b8c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b90:	fb07 f10c 	mul.w	r1, r7, ip
 8000b94:	4299      	cmp	r1, r3
 8000b96:	d909      	bls.n	8000bac <__udivmoddi4+0x60>
 8000b98:	18eb      	adds	r3, r5, r3
 8000b9a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b9e:	f080 811b 	bcs.w	8000dd8 <__udivmoddi4+0x28c>
 8000ba2:	4299      	cmp	r1, r3
 8000ba4:	f240 8118 	bls.w	8000dd8 <__udivmoddi4+0x28c>
 8000ba8:	3f02      	subs	r7, #2
 8000baa:	442b      	add	r3, r5
 8000bac:	1a5b      	subs	r3, r3, r1
 8000bae:	b2a4      	uxth	r4, r4
 8000bb0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bb4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bbc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bc0:	45a4      	cmp	ip, r4
 8000bc2:	d909      	bls.n	8000bd8 <__udivmoddi4+0x8c>
 8000bc4:	192c      	adds	r4, r5, r4
 8000bc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bca:	f080 8107 	bcs.w	8000ddc <__udivmoddi4+0x290>
 8000bce:	45a4      	cmp	ip, r4
 8000bd0:	f240 8104 	bls.w	8000ddc <__udivmoddi4+0x290>
 8000bd4:	3802      	subs	r0, #2
 8000bd6:	442c      	add	r4, r5
 8000bd8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bdc:	eba4 040c 	sub.w	r4, r4, ip
 8000be0:	2700      	movs	r7, #0
 8000be2:	b11e      	cbz	r6, 8000bec <__udivmoddi4+0xa0>
 8000be4:	40d4      	lsrs	r4, r2
 8000be6:	2300      	movs	r3, #0
 8000be8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bec:	4639      	mov	r1, r7
 8000bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d909      	bls.n	8000c0a <__udivmoddi4+0xbe>
 8000bf6:	2e00      	cmp	r6, #0
 8000bf8:	f000 80eb 	beq.w	8000dd2 <__udivmoddi4+0x286>
 8000bfc:	2700      	movs	r7, #0
 8000bfe:	e9c6 0100 	strd	r0, r1, [r6]
 8000c02:	4638      	mov	r0, r7
 8000c04:	4639      	mov	r1, r7
 8000c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0a:	fab3 f783 	clz	r7, r3
 8000c0e:	2f00      	cmp	r7, #0
 8000c10:	d147      	bne.n	8000ca2 <__udivmoddi4+0x156>
 8000c12:	428b      	cmp	r3, r1
 8000c14:	d302      	bcc.n	8000c1c <__udivmoddi4+0xd0>
 8000c16:	4282      	cmp	r2, r0
 8000c18:	f200 80fa 	bhi.w	8000e10 <__udivmoddi4+0x2c4>
 8000c1c:	1a84      	subs	r4, r0, r2
 8000c1e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c22:	2001      	movs	r0, #1
 8000c24:	4698      	mov	r8, r3
 8000c26:	2e00      	cmp	r6, #0
 8000c28:	d0e0      	beq.n	8000bec <__udivmoddi4+0xa0>
 8000c2a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c2e:	e7dd      	b.n	8000bec <__udivmoddi4+0xa0>
 8000c30:	b902      	cbnz	r2, 8000c34 <__udivmoddi4+0xe8>
 8000c32:	deff      	udf	#255	; 0xff
 8000c34:	fab2 f282 	clz	r2, r2
 8000c38:	2a00      	cmp	r2, #0
 8000c3a:	f040 808f 	bne.w	8000d5c <__udivmoddi4+0x210>
 8000c3e:	1b49      	subs	r1, r1, r5
 8000c40:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c44:	fa1f f885 	uxth.w	r8, r5
 8000c48:	2701      	movs	r7, #1
 8000c4a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c4e:	0c23      	lsrs	r3, r4, #16
 8000c50:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c58:	fb08 f10c 	mul.w	r1, r8, ip
 8000c5c:	4299      	cmp	r1, r3
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x124>
 8000c60:	18eb      	adds	r3, r5, r3
 8000c62:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x122>
 8000c68:	4299      	cmp	r1, r3
 8000c6a:	f200 80cd 	bhi.w	8000e08 <__udivmoddi4+0x2bc>
 8000c6e:	4684      	mov	ip, r0
 8000c70:	1a59      	subs	r1, r3, r1
 8000c72:	b2a3      	uxth	r3, r4
 8000c74:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c78:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c7c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c80:	fb08 f800 	mul.w	r8, r8, r0
 8000c84:	45a0      	cmp	r8, r4
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x14c>
 8000c88:	192c      	adds	r4, r5, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x14a>
 8000c90:	45a0      	cmp	r8, r4
 8000c92:	f200 80b6 	bhi.w	8000e02 <__udivmoddi4+0x2b6>
 8000c96:	4618      	mov	r0, r3
 8000c98:	eba4 0408 	sub.w	r4, r4, r8
 8000c9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ca0:	e79f      	b.n	8000be2 <__udivmoddi4+0x96>
 8000ca2:	f1c7 0c20 	rsb	ip, r7, #32
 8000ca6:	40bb      	lsls	r3, r7
 8000ca8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cac:	ea4e 0e03 	orr.w	lr, lr, r3
 8000cb0:	fa01 f407 	lsl.w	r4, r1, r7
 8000cb4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cb8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cbc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cc0:	4325      	orrs	r5, r4
 8000cc2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cc6:	0c2c      	lsrs	r4, r5, #16
 8000cc8:	fb08 3319 	mls	r3, r8, r9, r3
 8000ccc:	fa1f fa8e 	uxth.w	sl, lr
 8000cd0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cd4:	fb09 f40a 	mul.w	r4, r9, sl
 8000cd8:	429c      	cmp	r4, r3
 8000cda:	fa02 f207 	lsl.w	r2, r2, r7
 8000cde:	fa00 f107 	lsl.w	r1, r0, r7
 8000ce2:	d90b      	bls.n	8000cfc <__udivmoddi4+0x1b0>
 8000ce4:	eb1e 0303 	adds.w	r3, lr, r3
 8000ce8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cec:	f080 8087 	bcs.w	8000dfe <__udivmoddi4+0x2b2>
 8000cf0:	429c      	cmp	r4, r3
 8000cf2:	f240 8084 	bls.w	8000dfe <__udivmoddi4+0x2b2>
 8000cf6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cfa:	4473      	add	r3, lr
 8000cfc:	1b1b      	subs	r3, r3, r4
 8000cfe:	b2ad      	uxth	r5, r5
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3310 	mls	r3, r8, r0, r3
 8000d08:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d0c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d10:	45a2      	cmp	sl, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x1da>
 8000d14:	eb1e 0404 	adds.w	r4, lr, r4
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	d26b      	bcs.n	8000df6 <__udivmoddi4+0x2aa>
 8000d1e:	45a2      	cmp	sl, r4
 8000d20:	d969      	bls.n	8000df6 <__udivmoddi4+0x2aa>
 8000d22:	3802      	subs	r0, #2
 8000d24:	4474      	add	r4, lr
 8000d26:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d2e:	eba4 040a 	sub.w	r4, r4, sl
 8000d32:	454c      	cmp	r4, r9
 8000d34:	46c2      	mov	sl, r8
 8000d36:	464b      	mov	r3, r9
 8000d38:	d354      	bcc.n	8000de4 <__udivmoddi4+0x298>
 8000d3a:	d051      	beq.n	8000de0 <__udivmoddi4+0x294>
 8000d3c:	2e00      	cmp	r6, #0
 8000d3e:	d069      	beq.n	8000e14 <__udivmoddi4+0x2c8>
 8000d40:	ebb1 050a 	subs.w	r5, r1, sl
 8000d44:	eb64 0403 	sbc.w	r4, r4, r3
 8000d48:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d4c:	40fd      	lsrs	r5, r7
 8000d4e:	40fc      	lsrs	r4, r7
 8000d50:	ea4c 0505 	orr.w	r5, ip, r5
 8000d54:	e9c6 5400 	strd	r5, r4, [r6]
 8000d58:	2700      	movs	r7, #0
 8000d5a:	e747      	b.n	8000bec <__udivmoddi4+0xa0>
 8000d5c:	f1c2 0320 	rsb	r3, r2, #32
 8000d60:	fa20 f703 	lsr.w	r7, r0, r3
 8000d64:	4095      	lsls	r5, r2
 8000d66:	fa01 f002 	lsl.w	r0, r1, r2
 8000d6a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d6e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d72:	4338      	orrs	r0, r7
 8000d74:	0c01      	lsrs	r1, r0, #16
 8000d76:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d7a:	fa1f f885 	uxth.w	r8, r5
 8000d7e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d86:	fb07 f308 	mul.w	r3, r7, r8
 8000d8a:	428b      	cmp	r3, r1
 8000d8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d90:	d907      	bls.n	8000da2 <__udivmoddi4+0x256>
 8000d92:	1869      	adds	r1, r5, r1
 8000d94:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d98:	d22f      	bcs.n	8000dfa <__udivmoddi4+0x2ae>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d92d      	bls.n	8000dfa <__udivmoddi4+0x2ae>
 8000d9e:	3f02      	subs	r7, #2
 8000da0:	4429      	add	r1, r5
 8000da2:	1acb      	subs	r3, r1, r3
 8000da4:	b281      	uxth	r1, r0
 8000da6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000daa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db2:	fb00 f308 	mul.w	r3, r0, r8
 8000db6:	428b      	cmp	r3, r1
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x27e>
 8000dba:	1869      	adds	r1, r5, r1
 8000dbc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dc0:	d217      	bcs.n	8000df2 <__udivmoddi4+0x2a6>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d915      	bls.n	8000df2 <__udivmoddi4+0x2a6>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4429      	add	r1, r5
 8000dca:	1ac9      	subs	r1, r1, r3
 8000dcc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dd0:	e73b      	b.n	8000c4a <__udivmoddi4+0xfe>
 8000dd2:	4637      	mov	r7, r6
 8000dd4:	4630      	mov	r0, r6
 8000dd6:	e709      	b.n	8000bec <__udivmoddi4+0xa0>
 8000dd8:	4607      	mov	r7, r0
 8000dda:	e6e7      	b.n	8000bac <__udivmoddi4+0x60>
 8000ddc:	4618      	mov	r0, r3
 8000dde:	e6fb      	b.n	8000bd8 <__udivmoddi4+0x8c>
 8000de0:	4541      	cmp	r1, r8
 8000de2:	d2ab      	bcs.n	8000d3c <__udivmoddi4+0x1f0>
 8000de4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000de8:	eb69 020e 	sbc.w	r2, r9, lr
 8000dec:	3801      	subs	r0, #1
 8000dee:	4613      	mov	r3, r2
 8000df0:	e7a4      	b.n	8000d3c <__udivmoddi4+0x1f0>
 8000df2:	4660      	mov	r0, ip
 8000df4:	e7e9      	b.n	8000dca <__udivmoddi4+0x27e>
 8000df6:	4618      	mov	r0, r3
 8000df8:	e795      	b.n	8000d26 <__udivmoddi4+0x1da>
 8000dfa:	4667      	mov	r7, ip
 8000dfc:	e7d1      	b.n	8000da2 <__udivmoddi4+0x256>
 8000dfe:	4681      	mov	r9, r0
 8000e00:	e77c      	b.n	8000cfc <__udivmoddi4+0x1b0>
 8000e02:	3802      	subs	r0, #2
 8000e04:	442c      	add	r4, r5
 8000e06:	e747      	b.n	8000c98 <__udivmoddi4+0x14c>
 8000e08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e0c:	442b      	add	r3, r5
 8000e0e:	e72f      	b.n	8000c70 <__udivmoddi4+0x124>
 8000e10:	4638      	mov	r0, r7
 8000e12:	e708      	b.n	8000c26 <__udivmoddi4+0xda>
 8000e14:	4637      	mov	r7, r6
 8000e16:	e6e9      	b.n	8000bec <__udivmoddi4+0xa0>

08000e18 <__aeabi_idiv0>:
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop

08000e1c <adns2610_init>:

/**
 * @brief Initialize the ADNS2610 sensor
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 */
void adns2610_init(Device dev){
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
	// Configure the SPI peripherals for each sensor
	adns2610_configureSPI(dev);
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f000 f80d 	bl	8000e48 <adns2610_configureSPI>

	// Reset communication with ADNS sensors
	adns2610_resetCOM(dev);
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f000 f833 	bl	8000e9c <adns2610_resetCOM>

	// Configure sensors
	adns2610_config(dev);
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f000 f877 	bl	8000f2c <adns2610_config>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
	...

08000e48 <adns2610_configureSPI>:
/**
 * @brief Configure the SPI module pointed by Device argument
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 */
void adns2610_configureSPI(Device dev){
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	71fb      	strb	r3, [r7, #7]
	GET_SPI_PERIPH(dev, SPIx);
 8000e52:	79fb      	ldrb	r3, [r7, #7]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d101      	bne.n	8000e5c <adns2610_configureSPI+0x14>
 8000e58:	4b0d      	ldr	r3, [pc, #52]	; (8000e90 <adns2610_configureSPI+0x48>)
 8000e5a:	e000      	b.n	8000e5e <adns2610_configureSPI+0x16>
 8000e5c:	4b0d      	ldr	r3, [pc, #52]	; (8000e94 <adns2610_configureSPI+0x4c>)
 8000e5e:	4a0e      	ldr	r2, [pc, #56]	; (8000e98 <adns2610_configureSPI+0x50>)
 8000e60:	6013      	str	r3, [r2, #0]
	// RX FIFO threshold adjusted to 8-bit word
	SET_BIT(SPIx->CR2, SPI_CR2_FRXTH);
 8000e62:	4b0d      	ldr	r3, [pc, #52]	; (8000e98 <adns2610_configureSPI+0x50>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	685a      	ldr	r2, [r3, #4]
 8000e68:	4b0b      	ldr	r3, [pc, #44]	; (8000e98 <adns2610_configureSPI+0x50>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000e70:	605a      	str	r2, [r3, #4]
	// Enable SPI
	SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <adns2610_configureSPI+0x50>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	4b07      	ldr	r3, [pc, #28]	; (8000e98 <adns2610_configureSPI+0x50>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000e80:	601a      	str	r2, [r3, #0]
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	40003800 	.word	0x40003800
 8000e94:	40003c00 	.word	0x40003c00
 8000e98:	200005e4 	.word	0x200005e4

08000e9c <adns2610_resetCOM>:
/**
 * @brief Reset the ADNS2610 serial port. It needs to be done at the beginning to establish the communication
 * 		  correctly
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 */
void adns2610_resetCOM(Device dev){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]

	GET_SPI_PERIPH(dev, SPIx);
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d101      	bne.n	8000eb0 <adns2610_resetCOM+0x14>
 8000eac:	4b1c      	ldr	r3, [pc, #112]	; (8000f20 <adns2610_resetCOM+0x84>)
 8000eae:	e000      	b.n	8000eb2 <adns2610_resetCOM+0x16>
 8000eb0:	4b1c      	ldr	r3, [pc, #112]	; (8000f24 <adns2610_resetCOM+0x88>)
 8000eb2:	4a1d      	ldr	r2, [pc, #116]	; (8000f28 <adns2610_resetCOM+0x8c>)
 8000eb4:	6013      	str	r3, [r2, #0]

	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 8000eb6:	bf00      	nop
 8000eb8:	4b1b      	ldr	r3, [pc, #108]	; (8000f28 <adns2610_resetCOM+0x8c>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	f003 0302 	and.w	r3, r3, #2
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d0f8      	beq.n	8000eb8 <adns2610_resetCOM+0x1c>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, 0x01);
 8000ec6:	4b18      	ldr	r3, [pc, #96]	; (8000f28 <adns2610_resetCOM+0x8c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	330c      	adds	r3, #12
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 8000ed0:	bf00      	nop
 8000ed2:	4b15      	ldr	r3, [pc, #84]	; (8000f28 <adns2610_resetCOM+0x8c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	689b      	ldr	r3, [r3, #8]
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d0f8      	beq.n	8000ed2 <adns2610_resetCOM+0x36>
	READ_REG(*(__IO uint8_t*) &SPIx->DR);
 8000ee0:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <adns2610_resetCOM+0x8c>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	330c      	adds	r3, #12
 8000ee6:	781b      	ldrb	r3, [r3, #0]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 8000ee8:	bf00      	nop
 8000eea:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <adns2610_resetCOM+0x8c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <adns2610_resetCOM+0x8c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000efe:	431a      	orrs	r2, r3
 8000f00:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <adns2610_resetCOM+0x8c>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d1ec      	bne.n	8000eea <adns2610_resetCOM+0x4e>
	LL_mDelay(100);
 8000f10:	2064      	movs	r0, #100	; 0x64
 8000f12:	f004 fba7 	bl	8005664 <LL_mDelay>
}
 8000f16:	bf00      	nop
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40003800 	.word	0x40003800
 8000f24:	40003c00 	.word	0x40003c00
 8000f28:	200005e4 	.word	0x200005e4

08000f2c <adns2610_config>:
/**
 * @brief Configure the ADNS2610 internal register. Set always awake and check the inverse product ID register
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 */
void adns2610_config(Device dev){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
	// ADNS-2610 configuration
	char * devName;

	GET_DEV_NAME(dev, devName);
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d101      	bne.n	8000f40 <adns2610_config+0x14>
 8000f3c:	4b2b      	ldr	r3, [pc, #172]	; (8000fec <adns2610_config+0xc0>)
 8000f3e:	e000      	b.n	8000f42 <adns2610_config+0x16>
 8000f40:	4b2b      	ldr	r3, [pc, #172]	; (8000ff0 <adns2610_config+0xc4>)
 8000f42:	60fb      	str	r3, [r7, #12]

	printf("--------------------------------\r\n--> %s CONFIGURATION \r\n--------------------------------\r\n", devName);
 8000f44:	68f9      	ldr	r1, [r7, #12]
 8000f46:	482b      	ldr	r0, [pc, #172]	; (8000ff4 <adns2610_config+0xc8>)
 8000f48:	f004 fbf4 	bl	8005734 <iprintf>

	printf("Setting the sensor to always awake in %s...\r\n", _(ADNS2610_CONFIG));
 8000f4c:	492a      	ldr	r1, [pc, #168]	; (8000ff8 <adns2610_config+0xcc>)
 8000f4e:	482b      	ldr	r0, [pc, #172]	; (8000ffc <adns2610_config+0xd0>)
 8000f50:	f004 fbf0 	bl	8005734 <iprintf>
	adns2610_writeRegister(dev, ADNS2610_CONFIG_REG, ADNS2610_CONFIG_C0);
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	2201      	movs	r2, #1
 8000f58:	2100      	movs	r1, #0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 f8be 	bl	80010dc <adns2610_writeRegister>

	printf("Checking if %s has been written well... ", _(ADNS2610_CONFIG));
 8000f60:	4925      	ldr	r1, [pc, #148]	; (8000ff8 <adns2610_config+0xcc>)
 8000f62:	4827      	ldr	r0, [pc, #156]	; (8001000 <adns2610_config+0xd4>)
 8000f64:	f004 fbe6 	bl	8005734 <iprintf>
	if(adns2610_readRegister(dev, ADNS2610_CONFIG_REG) == ADNS2610_CONFIG_C0) printf("OK.\r\n");
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f000 f857 	bl	8001020 <adns2610_readRegister>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d10f      	bne.n	8000f98 <adns2610_config+0x6c>
 8000f78:	4822      	ldr	r0, [pc, #136]	; (8001004 <adns2610_config+0xd8>)
 8000f7a:	f004 fc4f 	bl	800581c <puts>
	else{ printf("ERROR.\r\n"); while(1);}

	printf("Checking into %s if the sensor is awake... ", _(ADNS2610_STATUS));
 8000f7e:	4922      	ldr	r1, [pc, #136]	; (8001008 <adns2610_config+0xdc>)
 8000f80:	4822      	ldr	r0, [pc, #136]	; (800100c <adns2610_config+0xe0>)
 8000f82:	f004 fbd7 	bl	8005734 <iprintf>
	if(adns2610_readRegister(dev, ADNS2610_STATUS_REG) == ADNS2610_STATUS_AWAKE) printf("OK.\r\n");
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	2101      	movs	r1, #1
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 f848 	bl	8001020 <adns2610_readRegister>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d116      	bne.n	8000fc4 <adns2610_config+0x98>
 8000f96:	e003      	b.n	8000fa0 <adns2610_config+0x74>
	else{ printf("ERROR.\r\n"); while(1);}
 8000f98:	481d      	ldr	r0, [pc, #116]	; (8001010 <adns2610_config+0xe4>)
 8000f9a:	f004 fc3f 	bl	800581c <puts>
 8000f9e:	e7fe      	b.n	8000f9e <adns2610_config+0x72>
	if(adns2610_readRegister(dev, ADNS2610_STATUS_REG) == ADNS2610_STATUS_AWAKE) printf("OK.\r\n");
 8000fa0:	4818      	ldr	r0, [pc, #96]	; (8001004 <adns2610_config+0xd8>)
 8000fa2:	f004 fc3b 	bl	800581c <puts>
	else{ printf("ERROR.\r\n"); while(1);}

	printf("Checking into %s if the sensor responds well... ", _(ADNS2610_INVERSE_ID));
 8000fa6:	491b      	ldr	r1, [pc, #108]	; (8001014 <adns2610_config+0xe8>)
 8000fa8:	481b      	ldr	r0, [pc, #108]	; (8001018 <adns2610_config+0xec>)
 8000faa:	f004 fbc3 	bl	8005734 <iprintf>
	if((adns2610_readRegister(dev, ADNS2610_INVERSE_ID_REG) & ADNS2610_INV_PROD)  == ADNS2610_INV_PROD) printf("OK.\r\n");
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2111      	movs	r1, #17
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 f834 	bl	8001020 <adns2610_readRegister>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	f003 030f 	and.w	r3, r3, #15
 8000fbe:	2b0f      	cmp	r3, #15
 8000fc0:	d108      	bne.n	8000fd4 <adns2610_config+0xa8>
 8000fc2:	e003      	b.n	8000fcc <adns2610_config+0xa0>
	else{ printf("ERROR.\r\n"); while(1);}
 8000fc4:	4812      	ldr	r0, [pc, #72]	; (8001010 <adns2610_config+0xe4>)
 8000fc6:	f004 fc29 	bl	800581c <puts>
 8000fca:	e7fe      	b.n	8000fca <adns2610_config+0x9e>
	if((adns2610_readRegister(dev, ADNS2610_INVERSE_ID_REG) & ADNS2610_INV_PROD)  == ADNS2610_INV_PROD) printf("OK.\r\n");
 8000fcc:	480d      	ldr	r0, [pc, #52]	; (8001004 <adns2610_config+0xd8>)
 8000fce:	f004 fc25 	bl	800581c <puts>
 8000fd2:	e003      	b.n	8000fdc <adns2610_config+0xb0>
	else{ printf("ERROR.\r\n"); while(1);}
 8000fd4:	480e      	ldr	r0, [pc, #56]	; (8001010 <adns2610_config+0xe4>)
 8000fd6:	f004 fc21 	bl	800581c <puts>
 8000fda:	e7fe      	b.n	8000fda <adns2610_config+0xae>

	printf("\r\n");
 8000fdc:	480f      	ldr	r0, [pc, #60]	; (800101c <adns2610_config+0xf0>)
 8000fde:	f004 fc1d 	bl	800581c <puts>
}
 8000fe2:	bf00      	nop
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	08006600 	.word	0x08006600
 8000ff0:	08006610 	.word	0x08006610
 8000ff4:	08006620 	.word	0x08006620
 8000ff8:	0800667c 	.word	0x0800667c
 8000ffc:	0800668c 	.word	0x0800668c
 8001000:	080066bc 	.word	0x080066bc
 8001004:	080066e8 	.word	0x080066e8
 8001008:	080066f8 	.word	0x080066f8
 800100c:	08006708 	.word	0x08006708
 8001010:	080066f0 	.word	0x080066f0
 8001014:	08006734 	.word	0x08006734
 8001018:	08006748 	.word	0x08006748
 800101c:	0800677c 	.word	0x0800677c

08001020 <adns2610_readRegister>:
 * @brief Read a ADNS2610 internal register by polling
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 * @param reg Internal register ADDRESS, see adns2610.h
 * @return Register value
 */
uint8_t adns2610_readRegister(Device dev, uint8_t reg){
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	460a      	mov	r2, r1
 800102a:	71fb      	strb	r3, [r7, #7]
 800102c:	4613      	mov	r3, r2
 800102e:	71bb      	strb	r3, [r7, #6]

	uint8_t value;

	GET_SPI_PERIPH(dev, SPIx);
 8001030:	79fb      	ldrb	r3, [r7, #7]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d101      	bne.n	800103a <adns2610_readRegister+0x1a>
 8001036:	4b26      	ldr	r3, [pc, #152]	; (80010d0 <adns2610_readRegister+0xb0>)
 8001038:	e000      	b.n	800103c <adns2610_readRegister+0x1c>
 800103a:	4b26      	ldr	r3, [pc, #152]	; (80010d4 <adns2610_readRegister+0xb4>)
 800103c:	4a26      	ldr	r2, [pc, #152]	; (80010d8 <adns2610_readRegister+0xb8>)
 800103e:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 8001040:	bf00      	nop
 8001042:	4b25      	ldr	r3, [pc, #148]	; (80010d8 <adns2610_readRegister+0xb8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	f003 0302 	and.w	r3, r3, #2
 800104c:	2b00      	cmp	r3, #0
 800104e:	d0f8      	beq.n	8001042 <adns2610_readRegister+0x22>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, reg);
 8001050:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <adns2610_readRegister+0xb8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	330c      	adds	r3, #12
 8001056:	79ba      	ldrb	r2, [r7, #6]
 8001058:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 800105a:	bf00      	nop
 800105c:	4b1e      	ldr	r3, [pc, #120]	; (80010d8 <adns2610_readRegister+0xb8>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	2b00      	cmp	r3, #0
 8001068:	d0f8      	beq.n	800105c <adns2610_readRegister+0x3c>
	READ_REG(*(__IO uint8_t*) &SPIx->DR);
 800106a:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <adns2610_readRegister+0xb8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	330c      	adds	r3, #12
 8001070:	781b      	ldrb	r3, [r3, #0]
	LL_mDelay(1);
 8001072:	2001      	movs	r0, #1
 8001074:	f004 faf6 	bl	8005664 <LL_mDelay>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, 0x00);
 8001078:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <adns2610_readRegister+0xb8>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	330c      	adds	r3, #12
 800107e:	2200      	movs	r2, #0
 8001080:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 8001082:	bf00      	nop
 8001084:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <adns2610_readRegister+0xb8>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	2b00      	cmp	r3, #0
 8001090:	d0f8      	beq.n	8001084 <adns2610_readRegister+0x64>
	value = READ_REG(*(__IO uint8_t*) &SPIx->DR);
 8001092:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <adns2610_readRegister+0xb8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	330c      	adds	r3, #12
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	73fb      	strb	r3, [r7, #15]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 800109c:	bf00      	nop
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <adns2610_readRegister+0xb8>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 80010a8:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <adns2610_readRegister+0xb8>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010b2:	431a      	orrs	r2, r3
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <adns2610_readRegister+0xb8>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010be:	4313      	orrs	r3, r2
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d1ec      	bne.n	800109e <adns2610_readRegister+0x7e>
	return value;
 80010c4:	7bfb      	ldrb	r3, [r7, #15]
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40003800 	.word	0x40003800
 80010d4:	40003c00 	.word	0x40003c00
 80010d8:	200005e4 	.word	0x200005e4

080010dc <adns2610_writeRegister>:
 * @brief Write a ADNS2610 internal register by polling
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 * @param reg Internal register ADDRESS, see adns2610.h
 * @param value Value to write in the internal register
 */
void adns2610_writeRegister(Device dev, uint8_t reg, uint8_t value){
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
 80010e6:	460b      	mov	r3, r1
 80010e8:	71bb      	strb	r3, [r7, #6]
 80010ea:	4613      	mov	r3, r2
 80010ec:	717b      	strb	r3, [r7, #5]

	GET_SPI_PERIPH(dev, SPIx);
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d101      	bne.n	80010f8 <adns2610_writeRegister+0x1c>
 80010f4:	4b26      	ldr	r3, [pc, #152]	; (8001190 <adns2610_writeRegister+0xb4>)
 80010f6:	e000      	b.n	80010fa <adns2610_writeRegister+0x1e>
 80010f8:	4b26      	ldr	r3, [pc, #152]	; (8001194 <adns2610_writeRegister+0xb8>)
 80010fa:	4a27      	ldr	r2, [pc, #156]	; (8001198 <adns2610_writeRegister+0xbc>)
 80010fc:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// RX FIFO threshold adjusted to 16-bit word
	CLEAR_BIT(SPIx->CR2, SPI_CR2_FRXTH);
 80010fe:	4b26      	ldr	r3, [pc, #152]	; (8001198 <adns2610_writeRegister+0xbc>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	685a      	ldr	r2, [r3, #4]
 8001104:	4b24      	ldr	r3, [pc, #144]	; (8001198 <adns2610_writeRegister+0xbc>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800110c:	605a      	str	r2, [r3, #4]
	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 800110e:	bf00      	nop
 8001110:	4b21      	ldr	r3, [pc, #132]	; (8001198 <adns2610_writeRegister+0xbc>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	f003 0302 	and.w	r3, r3, #2
 800111a:	2b00      	cmp	r3, #0
 800111c:	d0f8      	beq.n	8001110 <adns2610_writeRegister+0x34>
	// Write DR to send data through SPI
	WRITE_REG(SPIx->DR, (value << 8) | (1U << 7 | reg));
 800111e:	797b      	ldrb	r3, [r7, #5]
 8001120:	021b      	lsls	r3, r3, #8
 8001122:	4619      	mov	r1, r3
 8001124:	79bb      	ldrb	r3, [r7, #6]
 8001126:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800112a:	b2db      	uxtb	r3, r3
 800112c:	461a      	mov	r2, r3
 800112e:	4b1a      	ldr	r3, [pc, #104]	; (8001198 <adns2610_writeRegister+0xbc>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	430a      	orrs	r2, r1
 8001134:	60da      	str	r2, [r3, #12]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 8001136:	bf00      	nop
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <adns2610_writeRegister+0xbc>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	2b00      	cmp	r3, #0
 8001144:	d0f8      	beq.n	8001138 <adns2610_writeRegister+0x5c>
	READ_REG(SPIx->DR);
 8001146:	4b14      	ldr	r3, [pc, #80]	; (8001198 <adns2610_writeRegister+0xbc>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	68db      	ldr	r3, [r3, #12]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 800114c:	bf00      	nop
 800114e:	4b12      	ldr	r3, [pc, #72]	; (8001198 <adns2610_writeRegister+0xbc>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 8001158:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <adns2610_writeRegister+0xbc>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001162:	431a      	orrs	r2, r3
 8001164:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <adns2610_writeRegister+0xbc>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800116e:	4313      	orrs	r3, r2
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1ec      	bne.n	800114e <adns2610_writeRegister+0x72>
	// Set again RX FIFO threshold adjusted to 8-bit word
	SET_BIT(SPIx->CR2, SPI_CR2_FRXTH);
 8001174:	4b08      	ldr	r3, [pc, #32]	; (8001198 <adns2610_writeRegister+0xbc>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	685a      	ldr	r2, [r3, #4]
 800117a:	4b07      	ldr	r3, [pc, #28]	; (8001198 <adns2610_writeRegister+0xbc>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001182:	605a      	str	r2, [r3, #4]
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	40003800 	.word	0x40003800
 8001194:	40003c00 	.word	0x40003c00
 8001198:	200005e4 	.word	0x200005e4

0800119c <adns2610_receiveByte>:
/**
 * @brief Receive a byte from ADNS2610 as reply of adns2610_sendByte(Device dev, uint8_t value) function
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 * @param value Pointer to a variable where the received value is stored
 */
void adns2610_receiveByte(Device dev, uint8_t* value){
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	71fb      	strb	r3, [r7, #7]

	GET_SPI_PERIPH(dev, SPIx);
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d101      	bne.n	80011b2 <adns2610_receiveByte+0x16>
 80011ae:	4b19      	ldr	r3, [pc, #100]	; (8001214 <adns2610_receiveByte+0x78>)
 80011b0:	e000      	b.n	80011b4 <adns2610_receiveByte+0x18>
 80011b2:	4b19      	ldr	r3, [pc, #100]	; (8001218 <adns2610_receiveByte+0x7c>)
 80011b4:	4a19      	ldr	r2, [pc, #100]	; (800121c <adns2610_receiveByte+0x80>)
 80011b6:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, 0x00);
 80011b8:	4b18      	ldr	r3, [pc, #96]	; (800121c <adns2610_receiveByte+0x80>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	330c      	adds	r3, #12
 80011be:	2200      	movs	r2, #0
 80011c0:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 80011c2:	bf00      	nop
 80011c4:	4b15      	ldr	r3, [pc, #84]	; (800121c <adns2610_receiveByte+0x80>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d0f8      	beq.n	80011c4 <adns2610_receiveByte+0x28>
	*value = READ_REG(*(__IO uint8_t*) &SPIx->DR);
 80011d2:	4b12      	ldr	r3, [pc, #72]	; (800121c <adns2610_receiveByte+0x80>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	330c      	adds	r3, #12
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	701a      	strb	r2, [r3, #0]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 80011e0:	bf00      	nop
 80011e2:	4b0e      	ldr	r3, [pc, #56]	; (800121c <adns2610_receiveByte+0x80>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 80011ec:	4b0b      	ldr	r3, [pc, #44]	; (800121c <adns2610_receiveByte+0x80>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80011f6:	431a      	orrs	r2, r3
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <adns2610_receiveByte+0x80>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001202:	4313      	orrs	r3, r2
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1ec      	bne.n	80011e2 <adns2610_receiveByte+0x46>
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	40003800 	.word	0x40003800
 8001218:	40003c00 	.word	0x40003c00
 800121c:	200005e4 	.word	0x200005e4

08001220 <adns2610_sendByte>:
/**
 * @brief Send a byte to ADNS2610. It's used to request to ADNS2610 a register value in IT mode
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 * @param value Value of the sent value
 */
void adns2610_sendByte(Device dev, uint8_t value){
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	460a      	mov	r2, r1
 800122a:	71fb      	strb	r3, [r7, #7]
 800122c:	4613      	mov	r3, r2
 800122e:	71bb      	strb	r3, [r7, #6]

	GET_SPI_PERIPH(dev, SPIx);
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d101      	bne.n	800123a <adns2610_sendByte+0x1a>
 8001236:	4b12      	ldr	r3, [pc, #72]	; (8001280 <adns2610_sendByte+0x60>)
 8001238:	e000      	b.n	800123c <adns2610_sendByte+0x1c>
 800123a:	4b12      	ldr	r3, [pc, #72]	; (8001284 <adns2610_sendByte+0x64>)
 800123c:	4a12      	ldr	r2, [pc, #72]	; (8001288 <adns2610_sendByte+0x68>)
 800123e:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 8001240:	bf00      	nop
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <adns2610_sendByte+0x68>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	f003 0302 	and.w	r3, r3, #2
 800124c:	2b00      	cmp	r3, #0
 800124e:	d0f8      	beq.n	8001242 <adns2610_sendByte+0x22>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, value);
 8001250:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <adns2610_sendByte+0x68>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	330c      	adds	r3, #12
 8001256:	79ba      	ldrb	r2, [r7, #6]
 8001258:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 800125a:	bf00      	nop
 800125c:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <adns2610_sendByte+0x68>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	2b00      	cmp	r3, #0
 8001268:	d0f8      	beq.n	800125c <adns2610_sendByte+0x3c>
	READ_REG(*(__IO uint8_t*) &SPIx->DR);
 800126a:	4b07      	ldr	r3, [pc, #28]	; (8001288 <adns2610_sendByte+0x68>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	330c      	adds	r3, #12
 8001270:	781b      	ldrb	r3, [r3, #0]
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	40003800 	.word	0x40003800
 8001284:	40003c00 	.word	0x40003c00
 8001288:	200005e4 	.word	0x200005e4

0800128c <adns2610_checkPixel>:
/**
 * @brief Check the status of a pixel
 * @param Pixel The PIXEL DATA register value received from ADNS2610
 * @return See PixelStatus
 */
PixelStatus adns2610_checkPixel(pixelTypeDef* Pixel){
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
	if(*Pixel & ADNS2610_PIXEL_VALID){
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800129c:	2b00      	cmp	r3, #0
 800129e:	d008      	beq.n	80012b2 <adns2610_checkPixel+0x26>
		if(*Pixel & ADNS2610_PIXEL_SOF){
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	b25b      	sxtb	r3, r3
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	da01      	bge.n	80012ae <adns2610_checkPixel+0x22>
			return VALID_SOF;
 80012aa:	2300      	movs	r3, #0
 80012ac:	e009      	b.n	80012c2 <adns2610_checkPixel+0x36>
		}
		return VALID;
 80012ae:	2302      	movs	r3, #2
 80012b0:	e007      	b.n	80012c2 <adns2610_checkPixel+0x36>
	}
	else if(*Pixel & ADNS2610_PIXEL_SOF){
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	b25b      	sxtb	r3, r3
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	da01      	bge.n	80012c0 <adns2610_checkPixel+0x34>
		return NON_VALID_SOF;
 80012bc:	2301      	movs	r3, #1
 80012be:	e000      	b.n	80012c2 <adns2610_checkPixel+0x36>
	}
	else{
		return NON_VALID;
 80012c0:	2303      	movs	r3, #3
	}
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
	...

080012d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	db0b      	blt.n	80012fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	f003 021f 	and.w	r2, r3, #31
 80012e8:	4907      	ldr	r1, [pc, #28]	; (8001308 <__NVIC_EnableIRQ+0x38>)
 80012ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ee:	095b      	lsrs	r3, r3, #5
 80012f0:	2001      	movs	r0, #1
 80012f2:	fa00 f202 	lsl.w	r2, r0, r2
 80012f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	e000e100 	.word	0xe000e100

0800130c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	6039      	str	r1, [r7, #0]
 8001316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131c:	2b00      	cmp	r3, #0
 800131e:	db0a      	blt.n	8001336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	b2da      	uxtb	r2, r3
 8001324:	490c      	ldr	r1, [pc, #48]	; (8001358 <__NVIC_SetPriority+0x4c>)
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	0112      	lsls	r2, r2, #4
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	440b      	add	r3, r1
 8001330:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001334:	e00a      	b.n	800134c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	b2da      	uxtb	r2, r3
 800133a:	4908      	ldr	r1, [pc, #32]	; (800135c <__NVIC_SetPriority+0x50>)
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	f003 030f 	and.w	r3, r3, #15
 8001342:	3b04      	subs	r3, #4
 8001344:	0112      	lsls	r2, r2, #4
 8001346:	b2d2      	uxtb	r2, r2
 8001348:	440b      	add	r3, r1
 800134a:	761a      	strb	r2, [r3, #24]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	e000e100 	.word	0xe000e100
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <transferDMA_USART2_TX>:
void MX_USART2_UART_Init(void);

/* USER CODE BEGIN Prototypes */
void configureDMA_USART_TX(USART_TypeDef* USARTx, WordLenghtDMA_t wordLength, PriorityDMA_t priority);

__STATIC_INLINE void transferDMA_USART2_TX(uint32_t fromAddress, uint16_t dataLength){
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	807b      	strh	r3, [r7, #2]

	__IO uint32_t temp = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	60fb      	str	r3, [r7, #12]

	DMA1_Channel7->CMAR = (__IO uint32_t) fromAddress;
 8001370:	4a0a      	ldr	r2, [pc, #40]	; (800139c <transferDMA_USART2_TX+0x3c>)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	60d3      	str	r3, [r2, #12]
	DMA1_Channel7->CNDTR = dataLength;
 8001376:	4a09      	ldr	r2, [pc, #36]	; (800139c <transferDMA_USART2_TX+0x3c>)
 8001378:	887b      	ldrh	r3, [r7, #2]
 800137a:	6053      	str	r3, [r2, #4]
	temp = DMA1_Channel7->CCR;
 800137c:	4b07      	ldr	r3, [pc, #28]	; (800139c <transferDMA_USART2_TX+0x3c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	60fb      	str	r3, [r7, #12]
	SET_BIT(temp, DMA_CCR_EN);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	60fb      	str	r3, [r7, #12]
	DMA1_Channel7->CCR = temp;
 800138a:	4a04      	ldr	r2, [pc, #16]	; (800139c <transferDMA_USART2_TX+0x3c>)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	6013      	str	r3, [r2, #0]
}
 8001390:	bf00      	nop
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	40020080 	.word	0x40020080

080013a0 <eyes_init>:
frameStruct frames[2] = {{.header = FRAME_HEADER}, {.header = FRAME_HEADER}};

/**
 * @brief It initializes and it sets up the system.
 */
void eyes_init(){
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	// Configure the timer to read the frames continuously
	eyes_configureFSM_TIM();
 80013a4:	f000 fade 	bl	8001964 <eyes_configureFSM_TIM>
	eyes_configureControl_TIM();
 80013a8:	f000 fb52 	bl	8001a50 <eyes_configureControl_TIM>

	// Initialize ADNS2610 sensor
	adns2610_init(ADNS2610_RIGHT);
 80013ac:	2000      	movs	r0, #0
 80013ae:	f7ff fd35 	bl	8000e1c <adns2610_init>
#if SECOND_SENSOR_IMPLEMENTED
	adns2610_init(ADNS2610_LEFT);
 80013b2:	2001      	movs	r0, #1
 80013b4:	f7ff fd32 	bl	8000e1c <adns2610_init>
#endif

	// Configure DMA to transfer the frameStruct through DMA
	configureDMA_USART_TX(USART2, BYTE, MEDIUM);
 80013b8:	2201      	movs	r2, #1
 80013ba:	2100      	movs	r1, #0
 80013bc:	4806      	ldr	r0, [pc, #24]	; (80013d8 <eyes_init+0x38>)
 80013be:	f002 fb37 	bl	8003a30 <configureDMA_USART_TX>

	// Giving initial values to variables
	currentFrameIdx = 0;
 80013c2:	4b06      	ldr	r3, [pc, #24]	; (80013dc <eyes_init+0x3c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
	lastFrameIdx = 1;
 80013c8:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <eyes_init+0x40>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	701a      	strb	r2, [r3, #0]

	// Initialization done
	initialized = true;
 80013ce:	4b05      	ldr	r3, [pc, #20]	; (80013e4 <eyes_init+0x44>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	701a      	strb	r2, [r3, #0]
}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40004400 	.word	0x40004400
 80013dc:	2000068c 	.word	0x2000068c
 80013e0:	2000068d 	.word	0x2000068d
 80013e4:	200005e9 	.word	0x200005e9

080013e8 <eyes_start>:

/**
 * @brief It starts the system operation.
 */
void eyes_start(){
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0

	if(!initialized) eyes_init();
 80013ec:	4b09      	ldr	r3, [pc, #36]	; (8001414 <eyes_start+0x2c>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	f083 0301 	eor.w	r3, r3, #1
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <eyes_start+0x16>
 80013fa:	f7ff ffd1 	bl	80013a0 <eyes_init>

	SET_BIT(TIM1->CR1, TIM_CR1_CEN);
 80013fe:	4b06      	ldr	r3, [pc, #24]	; (8001418 <eyes_start+0x30>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a05      	ldr	r2, [pc, #20]	; (8001418 <eyes_start+0x30>)
 8001404:	f043 0301 	orr.w	r3, r3, #1
 8001408:	6013      	str	r3, [r2, #0]
	FSMstate = TRIGGER_FRAME;
 800140a:	4b04      	ldr	r3, [pc, #16]	; (800141c <eyes_start+0x34>)
 800140c:	2201      	movs	r2, #1
 800140e:	701a      	strb	r2, [r3, #0]
}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}
 8001414:	200005e9 	.word	0x200005e9
 8001418:	40012c00 	.word	0x40012c00
 800141c:	200005e8 	.word	0x200005e8

08001420 <eyes_FSM>:
 *						100us.
 * ------------------------------------------------------------------------------ */
/**
 *  @brief Compute the FSM (Finite State Machine) for image acquisition, optical flow computation and control loop.
 */
void eyes_FSM(void){
 8001420:	b590      	push	{r4, r7, lr}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0

	static uint8_t collisionFlag = 0;
	static uint16_t errorCounter = 0;
	static uint8_t seqTemp;

	switch(FSMstate){
 8001426:	4ba9      	ldr	r3, [pc, #676]	; (80016cc <eyes_FSM+0x2ac>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b04      	cmp	r3, #4
 800142c:	f200 827b 	bhi.w	8001926 <eyes_FSM+0x506>
 8001430:	a201      	add	r2, pc, #4	; (adr r2, 8001438 <eyes_FSM+0x18>)
 8001432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001436:	bf00      	nop
 8001438:	0800144d 	.word	0x0800144d
 800143c:	0800149b 	.word	0x0800149b
 8001440:	08001705 	.word	0x08001705
 8001444:	0800154d 	.word	0x0800154d
 8001448:	080017c5 	.word	0x080017c5
	/* SENSOR_RESET state --------------------------------------------------------- */
	case SENSOR_RESET:
//		if(collisionFlag) goto collisionError; else collisionFlag = 1;
		pixelIdx[ADNS2610_RIGHT] = 0;
 800144c:	4ba0      	ldr	r3, [pc, #640]	; (80016d0 <eyes_FSM+0x2b0>)
 800144e:	2200      	movs	r2, #0
 8001450:	801a      	strh	r2, [r3, #0]
#if SECOND_SENSOR_IMPLEMENTED
		pixelIdx[ADNS2610_LEFT] = 0;
 8001452:	4b9f      	ldr	r3, [pc, #636]	; (80016d0 <eyes_FSM+0x2b0>)
 8001454:	2200      	movs	r2, #0
 8001456:	805a      	strh	r2, [r3, #2]
#endif
		/* Stop the interrupt timer and reset all the relevant values */
		eyes_stopWaitIT();
 8001458:	f000 faea 	bl	8001a30 <eyes_stopWaitIT>
		eyes_stopWaitControlTIM_IT();
 800145c:	f000 fb5e 	bl	8001b1c <eyes_stopWaitControlTIM_IT>

		pixelIdx[0] = pixelIdx[1] = 0;
 8001460:	4b9b      	ldr	r3, [pc, #620]	; (80016d0 <eyes_FSM+0x2b0>)
 8001462:	2200      	movs	r2, #0
 8001464:	805a      	strh	r2, [r3, #2]
 8001466:	4b9a      	ldr	r3, [pc, #616]	; (80016d0 <eyes_FSM+0x2b0>)
 8001468:	885a      	ldrh	r2, [r3, #2]
 800146a:	4b99      	ldr	r3, [pc, #612]	; (80016d0 <eyes_FSM+0x2b0>)
 800146c:	801a      	strh	r2, [r3, #0]
		pixelStatus[0] = pixelIdx[1] = 0;
 800146e:	4b98      	ldr	r3, [pc, #608]	; (80016d0 <eyes_FSM+0x2b0>)
 8001470:	2200      	movs	r2, #0
 8001472:	805a      	strh	r2, [r3, #2]
 8001474:	4b97      	ldr	r3, [pc, #604]	; (80016d4 <eyes_FSM+0x2b4>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
		firstPixelRead = true;
 800147a:	4b97      	ldr	r3, [pc, #604]	; (80016d8 <eyes_FSM+0x2b8>)
 800147c:	2201      	movs	r2, #1
 800147e:	701a      	strb	r2, [r3, #0]
		firstFrameRead = true;
 8001480:	4b96      	ldr	r3, [pc, #600]	; (80016dc <eyes_FSM+0x2bc>)
 8001482:	2201      	movs	r2, #1
 8001484:	701a      	strb	r2, [r3, #0]
		seqTemp = 0;
 8001486:	4b96      	ldr	r3, [pc, #600]	; (80016e0 <eyes_FSM+0x2c0>)
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]
		initialized = false;
 800148c:	4b95      	ldr	r3, [pc, #596]	; (80016e4 <eyes_FSM+0x2c4>)
 800148e:	2200      	movs	r2, #0
 8001490:	701a      	strb	r2, [r3, #0]
		collisionFlag = 0;
 8001492:	4b95      	ldr	r3, [pc, #596]	; (80016e8 <eyes_FSM+0x2c8>)
 8001494:	2200      	movs	r2, #0
 8001496:	701a      	strb	r2, [r3, #0]
		return;
 8001498:	e24b      	b.n	8001932 <eyes_FSM+0x512>
	/* TRIGGER_FRAME state --------------------------------------------------------- */
	case TRIGGER_FRAME:
		eyes_stopWaitIT();
 800149a:	f000 fac9 	bl	8001a30 <eyes_stopWaitIT>
		eyes_stopWaitControlTIM_IT();
 800149e:	f000 fb3d 	bl	8001b1c <eyes_stopWaitControlTIM_IT>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 80014a2:	4b91      	ldr	r3, [pc, #580]	; (80016e8 <eyes_FSM+0x2c8>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	f040 8238 	bne.w	800191c <eyes_FSM+0x4fc>
 80014ac:	4b8e      	ldr	r3, [pc, #568]	; (80016e8 <eyes_FSM+0x2c8>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	701a      	strb	r2, [r3, #0]
		/* Write pixel data register to reset the HW */
		adns2610_writeRegister(ADNS2610_RIGHT, ADNS2610_PIXEL_DATA_REG, 0x01);
 80014b2:	2201      	movs	r2, #1
 80014b4:	2108      	movs	r1, #8
 80014b6:	2000      	movs	r0, #0
 80014b8:	f7ff fe10 	bl	80010dc <adns2610_writeRegister>
#if SECOND_SENSOR_IMPLEMENTED
		adns2610_writeRegister(ADNS2610_LEFT, ADNS2610_PIXEL_DATA_REG, 0x01);
 80014bc:	2201      	movs	r2, #1
 80014be:	2108      	movs	r1, #8
 80014c0:	2001      	movs	r0, #1
 80014c2:	f7ff fe0b 	bl	80010dc <adns2610_writeRegister>
#endif
		/* While it waits the needed delay it's performed some tasks:
		 * 	- Increasing the SEQ number
		 * 	- Transfer all data by means of DMA
		 * 	*/
		eyes_waitIT(ADNS2610_TIM_BTW_WR);
 80014c6:	f44f 602f 	mov.w	r0, #2800	; 0xaf0
 80014ca:	f000 fa89 	bl	80019e0 <eyes_waitIT>
		firstPixelRead = true;
 80014ce:	4b82      	ldr	r3, [pc, #520]	; (80016d8 <eyes_FSM+0x2b8>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	701a      	strb	r2, [r3, #0]
		FSMstate = REQ_READING_FRAME;
 80014d4:	4b7d      	ldr	r3, [pc, #500]	; (80016cc <eyes_FSM+0x2ac>)
 80014d6:	2203      	movs	r2, #3
 80014d8:	701a      	strb	r2, [r3, #0]
		pixelIdx[ADNS2610_RIGHT] = 0;
 80014da:	4b7d      	ldr	r3, [pc, #500]	; (80016d0 <eyes_FSM+0x2b0>)
 80014dc:	2200      	movs	r2, #0
 80014de:	801a      	strh	r2, [r3, #0]
#if SECOND_SENSOR_IMPLEMENTED
		pixelIdx[ADNS2610_LEFT] = 0;
 80014e0:	4b7b      	ldr	r3, [pc, #492]	; (80016d0 <eyes_FSM+0x2b0>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	805a      	strh	r2, [r3, #2]
#endif
		if(!firstFrameRead){
 80014e6:	4b7d      	ldr	r3, [pc, #500]	; (80016dc <eyes_FSM+0x2bc>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	f083 0301 	eor.w	r3, r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d024      	beq.n	800153e <eyes_FSM+0x11e>
			frames[lastFrameIdx].seq = (seqTemp++) & 0x7F;
 80014f4:	4b7a      	ldr	r3, [pc, #488]	; (80016e0 <eyes_FSM+0x2c0>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	1c5a      	adds	r2, r3, #1
 80014fa:	b2d1      	uxtb	r1, r2
 80014fc:	4a78      	ldr	r2, [pc, #480]	; (80016e0 <eyes_FSM+0x2c0>)
 80014fe:	7011      	strb	r1, [r2, #0]
 8001500:	4a7a      	ldr	r2, [pc, #488]	; (80016ec <eyes_FSM+0x2cc>)
 8001502:	7812      	ldrb	r2, [r2, #0]
 8001504:	4610      	mov	r0, r2
 8001506:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800150a:	b2d9      	uxtb	r1, r3
 800150c:	4a78      	ldr	r2, [pc, #480]	; (80016f0 <eyes_FSM+0x2d0>)
 800150e:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001512:	fb03 f300 	mul.w	r3, r3, r0
 8001516:	4413      	add	r3, r2
 8001518:	3304      	adds	r3, #4
 800151a:	460a      	mov	r2, r1
 800151c:	701a      	strb	r2, [r3, #0]
			transferDMA_USART2_TX((uint32_t) &(frames[lastFrameIdx].header), FRAME_STUCT_LENGTH);
 800151e:	4b73      	ldr	r3, [pc, #460]	; (80016ec <eyes_FSM+0x2cc>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	461a      	mov	r2, r3
 8001524:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001528:	fb03 f302 	mul.w	r3, r3, r2
 800152c:	4a70      	ldr	r2, [pc, #448]	; (80016f0 <eyes_FSM+0x2d0>)
 800152e:	4413      	add	r3, r2
 8001530:	f240 21a9 	movw	r1, #681	; 0x2a9
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff ff13 	bl	8001360 <transferDMA_USART2_TX>
			OF_ResetCoefficients();
 800153a:	f001 f997 	bl	800286c <OF_ResetCoefficients>
		}
		collisionFlag = 0;
 800153e:	4b6a      	ldr	r3, [pc, #424]	; (80016e8 <eyes_FSM+0x2c8>)
 8001540:	2200      	movs	r2, #0
 8001542:	701a      	strb	r2, [r3, #0]
		errorCounter = 0;
 8001544:	4b6b      	ldr	r3, [pc, #428]	; (80016f4 <eyes_FSM+0x2d4>)
 8001546:	2200      	movs	r2, #0
 8001548:	801a      	strh	r2, [r3, #0]
		return;
 800154a:	e1f2      	b.n	8001932 <eyes_FSM+0x512>
	/* REQ_READING_FRAME state --------------------------------------------------------- */
	case REQ_READING_FRAME:
		eyes_stopWaitIT();
 800154c:	f000 fa70 	bl	8001a30 <eyes_stopWaitIT>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 8001550:	4b65      	ldr	r3, [pc, #404]	; (80016e8 <eyes_FSM+0x2c8>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	f040 81e3 	bne.w	8001920 <eyes_FSM+0x500>
 800155a:	4b63      	ldr	r3, [pc, #396]	; (80016e8 <eyes_FSM+0x2c8>)
 800155c:	2201      	movs	r2, #1
 800155e:	701a      	strb	r2, [r3, #0]
		/* Send a pixel data read request if there are pixels to read*/
		if(pixelIdx[ADNS2610_RIGHT] <= PIXEL_QTY-1)	adns2610_sendByte(ADNS2610_RIGHT, ADNS2610_PIXEL_DATA_REG);
 8001560:	4b5b      	ldr	r3, [pc, #364]	; (80016d0 <eyes_FSM+0x2b0>)
 8001562:	881b      	ldrh	r3, [r3, #0]
 8001564:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 8001568:	d203      	bcs.n	8001572 <eyes_FSM+0x152>
 800156a:	2108      	movs	r1, #8
 800156c:	2000      	movs	r0, #0
 800156e:	f7ff fe57 	bl	8001220 <adns2610_sendByte>
#if SECOND_SENSOR_IMPLEMENTED
		if(pixelIdx[ADNS2610_LEFT] <= PIXEL_QTY-1)	adns2610_sendByte(ADNS2610_LEFT, ADNS2610_PIXEL_DATA_REG);
 8001572:	4b57      	ldr	r3, [pc, #348]	; (80016d0 <eyes_FSM+0x2b0>)
 8001574:	885b      	ldrh	r3, [r3, #2]
 8001576:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 800157a:	d203      	bcs.n	8001584 <eyes_FSM+0x164>
 800157c:	2108      	movs	r1, #8
 800157e:	2001      	movs	r0, #1
 8001580:	f7ff fe4e 	bl	8001220 <adns2610_sendByte>
#endif
		/* While it waits the needed delay it's performed some tasks:
		 * 	- Check the last received pixel status and take decision related to it
		 * 	- Compute OF coefficients when it was possible
		 * 	*/
		eyes_waitIT(ADNS2610_TIM_TO_RD);
 8001584:	f44f 6016 	mov.w	r0, #2400	; 0x960
 8001588:	f000 fa2a 	bl	80019e0 <eyes_waitIT>
		if(!firstPixelRead){
 800158c:	4b52      	ldr	r3, [pc, #328]	; (80016d8 <eyes_FSM+0x2b8>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	f083 0301 	eor.w	r3, r3, #1
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b00      	cmp	r3, #0
 8001598:	f000 808e 	beq.w	80016b8 <eyes_FSM+0x298>
			pixelStatus[ADNS2610_RIGHT] = adns2610_checkPixel(&frames[currentFrameIdx].frame[ADNS2610_RIGHT][pixelIdx[ADNS2610_RIGHT]]);
 800159c:	4b56      	ldr	r3, [pc, #344]	; (80016f8 <eyes_FSM+0x2d8>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4619      	mov	r1, r3
 80015a2:	4b4b      	ldr	r3, [pc, #300]	; (80016d0 <eyes_FSM+0x2b0>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	461a      	mov	r2, r3
 80015a8:	f240 23a9 	movw	r3, #681	; 0x2a9
 80015ac:	fb03 f301 	mul.w	r3, r3, r1
 80015b0:	4413      	add	r3, r2
 80015b2:	4a4f      	ldr	r2, [pc, #316]	; (80016f0 <eyes_FSM+0x2d0>)
 80015b4:	4413      	add	r3, r2
 80015b6:	3305      	adds	r3, #5
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff fe67 	bl	800128c <adns2610_checkPixel>
 80015be:	4603      	mov	r3, r0
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b44      	ldr	r3, [pc, #272]	; (80016d4 <eyes_FSM+0x2b4>)
 80015c4:	701a      	strb	r2, [r3, #0]
	#if SECOND_SENSOR_IMPLEMENTED
			pixelStatus[ADNS2610_LEFT] = adns2610_checkPixel(&frames[currentFrameIdx].frame[ADNS2610_LEFT][pixelIdx[ADNS2610_LEFT]]);
 80015c6:	4b4c      	ldr	r3, [pc, #304]	; (80016f8 <eyes_FSM+0x2d8>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	4619      	mov	r1, r3
 80015cc:	4b40      	ldr	r3, [pc, #256]	; (80016d0 <eyes_FSM+0x2b0>)
 80015ce:	885b      	ldrh	r3, [r3, #2]
 80015d0:	461a      	mov	r2, r3
 80015d2:	f240 23a9 	movw	r3, #681	; 0x2a9
 80015d6:	fb03 f301 	mul.w	r3, r3, r1
 80015da:	4413      	add	r3, r2
 80015dc:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 80015e0:	4a43      	ldr	r2, [pc, #268]	; (80016f0 <eyes_FSM+0x2d0>)
 80015e2:	4413      	add	r3, r2
 80015e4:	3305      	adds	r3, #5
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff fe50 	bl	800128c <adns2610_checkPixel>
 80015ec:	4603      	mov	r3, r0
 80015ee:	461a      	mov	r2, r3
 80015f0:	4b38      	ldr	r3, [pc, #224]	; (80016d4 <eyes_FSM+0x2b4>)
 80015f2:	705a      	strb	r2, [r3, #1]
	#endif
			if(eyes_computeIdxFromStatus(&pixelStatus[ADNS2610_RIGHT], &pixelStatus[ADNS2610_LEFT], &pixelIdx[ADNS2610_RIGHT], &pixelIdx[ADNS2610_LEFT])){
 80015f4:	4b41      	ldr	r3, [pc, #260]	; (80016fc <eyes_FSM+0x2dc>)
 80015f6:	4a36      	ldr	r2, [pc, #216]	; (80016d0 <eyes_FSM+0x2b0>)
 80015f8:	4941      	ldr	r1, [pc, #260]	; (8001700 <eyes_FSM+0x2e0>)
 80015fa:	4836      	ldr	r0, [pc, #216]	; (80016d4 <eyes_FSM+0x2b4>)
 80015fc:	f000 fa9e 	bl	8001b3c <eyes_computeIdxFromStatus>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d04e      	beq.n	80016a4 <eyes_FSM+0x284>
				FSMstate = READING_FRAME;
 8001606:	4b31      	ldr	r3, [pc, #196]	; (80016cc <eyes_FSM+0x2ac>)
 8001608:	2202      	movs	r2, #2
 800160a:	701a      	strb	r2, [r3, #0]
				if((pixelStatus[ADNS2610_RIGHT] == NON_VALID) || (pixelStatus[ADNS2610_RIGHT] == NON_VALID_SOF)){
 800160c:	4b31      	ldr	r3, [pc, #196]	; (80016d4 <eyes_FSM+0x2b4>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	2b03      	cmp	r3, #3
 8001612:	d003      	beq.n	800161c <eyes_FSM+0x1fc>
 8001614:	4b2f      	ldr	r3, [pc, #188]	; (80016d4 <eyes_FSM+0x2b4>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d105      	bne.n	8001628 <eyes_FSM+0x208>
					errorCounter++;
 800161c:	4b35      	ldr	r3, [pc, #212]	; (80016f4 <eyes_FSM+0x2d4>)
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	3301      	adds	r3, #1
 8001622:	b29a      	uxth	r2, r3
 8001624:	4b33      	ldr	r3, [pc, #204]	; (80016f4 <eyes_FSM+0x2d4>)
 8001626:	801a      	strh	r2, [r3, #0]
				}
				if(!firstFrameRead){
 8001628:	4b2c      	ldr	r3, [pc, #176]	; (80016dc <eyes_FSM+0x2bc>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	f083 0301 	eor.w	r3, r3, #1
 8001630:	b2db      	uxtb	r3, r3
 8001632:	2b00      	cmp	r3, #0
 8001634:	d046      	beq.n	80016c4 <eyes_FSM+0x2a4>
					OF_ComputeCoefficients(ADNS2610_RIGHT, frames[currentFrameIdx].frame[ADNS2610_RIGHT], frames[lastFrameIdx].frame[ADNS2610_RIGHT], pixelIdx[ADNS2610_RIGHT]);
 8001636:	4b30      	ldr	r3, [pc, #192]	; (80016f8 <eyes_FSM+0x2d8>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	461a      	mov	r2, r3
 800163c:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001640:	fb03 f302 	mul.w	r3, r3, r2
 8001644:	4a2a      	ldr	r2, [pc, #168]	; (80016f0 <eyes_FSM+0x2d0>)
 8001646:	4413      	add	r3, r2
 8001648:	1d59      	adds	r1, r3, #5
 800164a:	4b28      	ldr	r3, [pc, #160]	; (80016ec <eyes_FSM+0x2cc>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	461a      	mov	r2, r3
 8001650:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001654:	fb03 f302 	mul.w	r3, r3, r2
 8001658:	4a25      	ldr	r2, [pc, #148]	; (80016f0 <eyes_FSM+0x2d0>)
 800165a:	4413      	add	r3, r2
 800165c:	1d5a      	adds	r2, r3, #5
 800165e:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <eyes_FSM+0x2b0>)
 8001660:	881b      	ldrh	r3, [r3, #0]
 8001662:	2000      	movs	r0, #0
 8001664:	f001 f956 	bl	8002914 <OF_ComputeCoefficients>
#if SECOND_SENSOR_IMPLEMENTED
					OF_ComputeCoefficients(ADNS2610_LEFT, frames[currentFrameIdx].frame[ADNS2610_LEFT], frames[lastFrameIdx].frame[ADNS2610_LEFT], pixelIdx[ADNS2610_LEFT]);
 8001668:	4b23      	ldr	r3, [pc, #140]	; (80016f8 <eyes_FSM+0x2d8>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	461a      	mov	r2, r3
 800166e:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001672:	fb03 f302 	mul.w	r3, r3, r2
 8001676:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800167a:	4a1d      	ldr	r2, [pc, #116]	; (80016f0 <eyes_FSM+0x2d0>)
 800167c:	4413      	add	r3, r2
 800167e:	1d59      	adds	r1, r3, #5
 8001680:	4b1a      	ldr	r3, [pc, #104]	; (80016ec <eyes_FSM+0x2cc>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	461a      	mov	r2, r3
 8001686:	f240 23a9 	movw	r3, #681	; 0x2a9
 800168a:	fb03 f302 	mul.w	r3, r3, r2
 800168e:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8001692:	4a17      	ldr	r2, [pc, #92]	; (80016f0 <eyes_FSM+0x2d0>)
 8001694:	4413      	add	r3, r2
 8001696:	1d5a      	adds	r2, r3, #5
 8001698:	4b0d      	ldr	r3, [pc, #52]	; (80016d0 <eyes_FSM+0x2b0>)
 800169a:	885b      	ldrh	r3, [r3, #2]
 800169c:	2001      	movs	r0, #1
 800169e:	f001 f939 	bl	8002914 <OF_ComputeCoefficients>
 80016a2:	e00f      	b.n	80016c4 <eyes_FSM+0x2a4>
#endif
				}
			}
			else{
				eyes_stopWaitIT();
 80016a4:	f000 f9c4 	bl	8001a30 <eyes_stopWaitIT>
				FSMstate = TRIGGER_FRAME;
 80016a8:	4b08      	ldr	r3, [pc, #32]	; (80016cc <eyes_FSM+0x2ac>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	701a      	strb	r2, [r3, #0]
				eyes_waitIT(ADNS2610_TIM_BTW_WR);
 80016ae:	f44f 602f 	mov.w	r0, #2800	; 0xaf0
 80016b2:	f000 f995 	bl	80019e0 <eyes_waitIT>
 80016b6:	e005      	b.n	80016c4 <eyes_FSM+0x2a4>
			}
		}
		else{
			firstPixelRead = false;
 80016b8:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <eyes_FSM+0x2b8>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
			FSMstate = READING_FRAME;
 80016be:	4b03      	ldr	r3, [pc, #12]	; (80016cc <eyes_FSM+0x2ac>)
 80016c0:	2202      	movs	r2, #2
 80016c2:	701a      	strb	r2, [r3, #0]
		}
		collisionFlag = 0;
 80016c4:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <eyes_FSM+0x2c8>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
		return;
 80016ca:	e132      	b.n	8001932 <eyes_FSM+0x512>
 80016cc:	200005e8 	.word	0x200005e8
 80016d0:	200005ec 	.word	0x200005ec
 80016d4:	200005f0 	.word	0x200005f0
 80016d8:	20000552 	.word	0x20000552
 80016dc:	20000553 	.word	0x20000553
 80016e0:	200005f2 	.word	0x200005f2
 80016e4:	200005e9 	.word	0x200005e9
 80016e8:	200005f3 	.word	0x200005f3
 80016ec:	2000068d 	.word	0x2000068d
 80016f0:	20000000 	.word	0x20000000
 80016f4:	200005f4 	.word	0x200005f4
 80016f8:	2000068c 	.word	0x2000068c
 80016fc:	200005ee 	.word	0x200005ee
 8001700:	200005f1 	.word	0x200005f1
	/* READING_FRAME state ---------------------------------------------------------------- */
	case READING_FRAME:
		eyes_stopWaitIT();
 8001704:	f000 f994 	bl	8001a30 <eyes_stopWaitIT>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 8001708:	4b8b      	ldr	r3, [pc, #556]	; (8001938 <eyes_FSM+0x518>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	f040 8109 	bne.w	8001924 <eyes_FSM+0x504>
 8001712:	4b89      	ldr	r3, [pc, #548]	; (8001938 <eyes_FSM+0x518>)
 8001714:	2201      	movs	r2, #1
 8001716:	701a      	strb	r2, [r3, #0]
		/* Read pixel data register */
		if(pixelIdx[ADNS2610_RIGHT] <= PIXEL_QTY-1)	adns2610_receiveByte(ADNS2610_RIGHT, &frames[currentFrameIdx].frame[ADNS2610_RIGHT][pixelIdx[ADNS2610_RIGHT]]);
 8001718:	4b88      	ldr	r3, [pc, #544]	; (800193c <eyes_FSM+0x51c>)
 800171a:	881b      	ldrh	r3, [r3, #0]
 800171c:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 8001720:	d211      	bcs.n	8001746 <eyes_FSM+0x326>
 8001722:	4b87      	ldr	r3, [pc, #540]	; (8001940 <eyes_FSM+0x520>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	4619      	mov	r1, r3
 8001728:	4b84      	ldr	r3, [pc, #528]	; (800193c <eyes_FSM+0x51c>)
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	461a      	mov	r2, r3
 800172e:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001732:	fb03 f301 	mul.w	r3, r3, r1
 8001736:	4413      	add	r3, r2
 8001738:	4a82      	ldr	r2, [pc, #520]	; (8001944 <eyes_FSM+0x524>)
 800173a:	4413      	add	r3, r2
 800173c:	3305      	adds	r3, #5
 800173e:	4619      	mov	r1, r3
 8001740:	2000      	movs	r0, #0
 8001742:	f7ff fd2b 	bl	800119c <adns2610_receiveByte>
		/* Check the last pixel status. This is done because if all is good, the next state is PROCESSING, not REQ_READING_FRAME state */
#if SECOND_SENSOR_IMPLEMENTED
		if(pixelIdx[ADNS2610_LEFT] <= PIXEL_QTY-1)	adns2610_receiveByte(ADNS2610_LEFT, &frames[currentFrameIdx].frame[ADNS2610_LEFT][pixelIdx[ADNS2610_LEFT]]);
 8001746:	4b7d      	ldr	r3, [pc, #500]	; (800193c <eyes_FSM+0x51c>)
 8001748:	885b      	ldrh	r3, [r3, #2]
 800174a:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 800174e:	d213      	bcs.n	8001778 <eyes_FSM+0x358>
 8001750:	4b7b      	ldr	r3, [pc, #492]	; (8001940 <eyes_FSM+0x520>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4619      	mov	r1, r3
 8001756:	4b79      	ldr	r3, [pc, #484]	; (800193c <eyes_FSM+0x51c>)
 8001758:	885b      	ldrh	r3, [r3, #2]
 800175a:	461a      	mov	r2, r3
 800175c:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001760:	fb03 f301 	mul.w	r3, r3, r1
 8001764:	4413      	add	r3, r2
 8001766:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800176a:	4a76      	ldr	r2, [pc, #472]	; (8001944 <eyes_FSM+0x524>)
 800176c:	4413      	add	r3, r2
 800176e:	3305      	adds	r3, #5
 8001770:	4619      	mov	r1, r3
 8001772:	2001      	movs	r0, #1
 8001774:	f7ff fd12 	bl	800119c <adns2610_receiveByte>

		if((pixelIdx[ADNS2610_RIGHT] == PIXEL_QTY-1) && pixelIdx[ADNS2610_LEFT] == PIXEL_QTY-1){
 8001778:	4b70      	ldr	r3, [pc, #448]	; (800193c <eyes_FSM+0x51c>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	f240 1243 	movw	r2, #323	; 0x143
 8001780:	4293      	cmp	r3, r2
 8001782:	d112      	bne.n	80017aa <eyes_FSM+0x38a>
 8001784:	4b6d      	ldr	r3, [pc, #436]	; (800193c <eyes_FSM+0x51c>)
 8001786:	885b      	ldrh	r3, [r3, #2]
 8001788:	f240 1243 	movw	r2, #323	; 0x143
 800178c:	4293      	cmp	r3, r2
 800178e:	d10c      	bne.n	80017aa <eyes_FSM+0x38a>
			if(eyes_computeIdxFromStatus(&pixelStatus[ADNS2610_RIGHT], &pixelStatus[ADNS2610_LEFT], &pixelIdx[ADNS2610_RIGHT], &pixelIdx[ADNS2610_LEFT])){
 8001790:	4b6d      	ldr	r3, [pc, #436]	; (8001948 <eyes_FSM+0x528>)
 8001792:	4a6a      	ldr	r2, [pc, #424]	; (800193c <eyes_FSM+0x51c>)
 8001794:	496d      	ldr	r1, [pc, #436]	; (800194c <eyes_FSM+0x52c>)
 8001796:	486e      	ldr	r0, [pc, #440]	; (8001950 <eyes_FSM+0x530>)
 8001798:	f000 f9d0 	bl	8001b3c <eyes_computeIdxFromStatus>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d00d      	beq.n	80017be <eyes_FSM+0x39e>
				FSMstate = PROCESSING;
 80017a2:	4b6c      	ldr	r3, [pc, #432]	; (8001954 <eyes_FSM+0x534>)
 80017a4:	2204      	movs	r2, #4
 80017a6:	701a      	strb	r2, [r3, #0]
			if(eyes_computeIdxFromStatus(&pixelStatus[ADNS2610_RIGHT], &pixelStatus[ADNS2610_LEFT], &pixelIdx[ADNS2610_RIGHT], &pixelIdx[ADNS2610_LEFT])){
 80017a8:	e009      	b.n	80017be <eyes_FSM+0x39e>
			}
		}
		else{
			FSMstate = REQ_READING_FRAME;
 80017aa:	4b6a      	ldr	r3, [pc, #424]	; (8001954 <eyes_FSM+0x534>)
 80017ac:	2203      	movs	r2, #3
 80017ae:	701a      	strb	r2, [r3, #0]
			eyes_waitIT(ADNS2610_TIM_BTW_RD);
 80017b0:	20c8      	movs	r0, #200	; 0xc8
 80017b2:	f000 f915 	bl	80019e0 <eyes_waitIT>
			collisionFlag = 0;
 80017b6:	4b60      	ldr	r3, [pc, #384]	; (8001938 <eyes_FSM+0x518>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	701a      	strb	r2, [r3, #0]
			return;
 80017bc:	e0b9      	b.n	8001932 <eyes_FSM+0x512>
			eyes_waitIT(ADNS2610_TIM_BTW_RD);
			collisionFlag = 0;
			return;
		}
#endif
		collisionFlag = 0;
 80017be:	4b5e      	ldr	r3, [pc, #376]	; (8001938 <eyes_FSM+0x518>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	701a      	strb	r2, [r3, #0]
	/* PROCESSING state ---------------------------------------------------------------- */
	case PROCESSING:
		/* Check if it's the first frame read */
		if(firstFrameRead){
 80017c4:	4b64      	ldr	r3, [pc, #400]	; (8001958 <eyes_FSM+0x538>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d003      	beq.n	80017d4 <eyes_FSM+0x3b4>
			firstFrameRead = false;
 80017cc:	4b62      	ldr	r3, [pc, #392]	; (8001958 <eyes_FSM+0x538>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
 80017d2:	e05e      	b.n	8001892 <eyes_FSM+0x472>
		}
		else{
			/* Compute the Optical Flow from the previous computed coefficients */
			OF_Compute(ADNS2610_RIGHT, &(frames[currentFrameIdx].oFRight.x), &(frames[currentFrameIdx].oFRight.y));
 80017d4:	4b5a      	ldr	r3, [pc, #360]	; (8001940 <eyes_FSM+0x520>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	461a      	mov	r2, r3
 80017da:	f240 23a9 	movw	r3, #681	; 0x2a9
 80017de:	fb03 f302 	mul.w	r3, r3, r2
 80017e2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80017e6:	4a57      	ldr	r2, [pc, #348]	; (8001944 <eyes_FSM+0x524>)
 80017e8:	4413      	add	r3, r2
 80017ea:	1d59      	adds	r1, r3, #5
 80017ec:	4b54      	ldr	r3, [pc, #336]	; (8001940 <eyes_FSM+0x520>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	461a      	mov	r2, r3
 80017f2:	f240 23a9 	movw	r3, #681	; 0x2a9
 80017f6:	fb03 f302 	mul.w	r3, r3, r2
 80017fa:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80017fe:	4a51      	ldr	r2, [pc, #324]	; (8001944 <eyes_FSM+0x524>)
 8001800:	4413      	add	r3, r2
 8001802:	3309      	adds	r3, #9
 8001804:	461a      	mov	r2, r3
 8001806:	2000      	movs	r0, #0
 8001808:	f001 f998 	bl	8002b3c <OF_Compute>
#if SECOND_SENSOR_IMPLEMENTED
			OF_Compute(ADNS2610_LEFT, &(frames[currentFrameIdx].oFLeft.x), &(frames[currentFrameIdx].oFLeft.y));
 800180c:	4b4c      	ldr	r3, [pc, #304]	; (8001940 <eyes_FSM+0x520>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001816:	fb03 f302 	mul.w	r3, r3, r2
 800181a:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800181e:	4a49      	ldr	r2, [pc, #292]	; (8001944 <eyes_FSM+0x524>)
 8001820:	4413      	add	r3, r2
 8001822:	1d59      	adds	r1, r3, #5
 8001824:	4b46      	ldr	r3, [pc, #280]	; (8001940 <eyes_FSM+0x520>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	461a      	mov	r2, r3
 800182a:	f240 23a9 	movw	r3, #681	; 0x2a9
 800182e:	fb03 f302 	mul.w	r3, r3, r2
 8001832:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8001836:	4a43      	ldr	r2, [pc, #268]	; (8001944 <eyes_FSM+0x524>)
 8001838:	4413      	add	r3, r2
 800183a:	3309      	adds	r3, #9
 800183c:	461a      	mov	r2, r3
 800183e:	2001      	movs	r0, #1
 8001840:	f001 f97c 	bl	8002b3c <OF_Compute>
			OF_ComputeFused(&frames[currentFrameIdx].oFRight, &frames[currentFrameIdx].oFLeft, &frames[currentFrameIdx].oFFused);
 8001844:	4b3e      	ldr	r3, [pc, #248]	; (8001940 <eyes_FSM+0x520>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	461a      	mov	r2, r3
 800184a:	f240 23a9 	movw	r3, #681	; 0x2a9
 800184e:	fb03 f302 	mul.w	r3, r3, r2
 8001852:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001856:	4a3b      	ldr	r2, [pc, #236]	; (8001944 <eyes_FSM+0x524>)
 8001858:	4413      	add	r3, r2
 800185a:	1d58      	adds	r0, r3, #5
 800185c:	4b38      	ldr	r3, [pc, #224]	; (8001940 <eyes_FSM+0x520>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	461a      	mov	r2, r3
 8001862:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001866:	fb03 f302 	mul.w	r3, r3, r2
 800186a:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800186e:	4a35      	ldr	r2, [pc, #212]	; (8001944 <eyes_FSM+0x524>)
 8001870:	4413      	add	r3, r2
 8001872:	1d59      	adds	r1, r3, #5
 8001874:	4b32      	ldr	r3, [pc, #200]	; (8001940 <eyes_FSM+0x520>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	461a      	mov	r2, r3
 800187a:	f240 23a9 	movw	r3, #681	; 0x2a9
 800187e:	fb03 f302 	mul.w	r3, r3, r2
 8001882:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8001886:	4a2f      	ldr	r2, [pc, #188]	; (8001944 <eyes_FSM+0x524>)
 8001888:	4413      	add	r3, r2
 800188a:	3305      	adds	r3, #5
 800188c:	461a      	mov	r2, r3
 800188e:	f001 fa39 	bl	8002d04 <OF_ComputeFused>
#endif
		}
		/* Switch the frame structures to store the new frame in the "oldest" data buffer */
		SWITCH_FRAME_IDX(currentFrameIdx, lastFrameIdx);
 8001892:	4b32      	ldr	r3, [pc, #200]	; (800195c <eyes_FSM+0x53c>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	71fb      	strb	r3, [r7, #7]
 8001898:	4b29      	ldr	r3, [pc, #164]	; (8001940 <eyes_FSM+0x520>)
 800189a:	781a      	ldrb	r2, [r3, #0]
 800189c:	4b2f      	ldr	r3, [pc, #188]	; (800195c <eyes_FSM+0x53c>)
 800189e:	701a      	strb	r2, [r3, #0]
 80018a0:	4a27      	ldr	r2, [pc, #156]	; (8001940 <eyes_FSM+0x520>)
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	7013      	strb	r3, [r2, #0]
		FSMstate = TRIGGER_FRAME;
 80018a6:	4b2b      	ldr	r3, [pc, #172]	; (8001954 <eyes_FSM+0x534>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	701a      	strb	r2, [r3, #0]

		if(IsTrackingEnable()){
 80018ac:	f000 fc10 	bl	80020d0 <IsTrackingEnable>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d02e      	beq.n	8001914 <eyes_FSM+0x4f4>
			applyControlLaw(frames[currentFrameIdx].oFFused.x, frames[currentFrameIdx].oFFused.y, frames[currentFrameIdx].oFFused.theta);
 80018b6:	4b22      	ldr	r3, [pc, #136]	; (8001940 <eyes_FSM+0x520>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	4619      	mov	r1, r3
 80018bc:	4a21      	ldr	r2, [pc, #132]	; (8001944 <eyes_FSM+0x524>)
 80018be:	f240 23a9 	movw	r3, #681	; 0x2a9
 80018c2:	fb03 f301 	mul.w	r3, r3, r1
 80018c6:	4413      	add	r3, r2
 80018c8:	f503 7326 	add.w	r3, r3, #664	; 0x298
 80018cc:	f8d3 0005 	ldr.w	r0, [r3, #5]
 80018d0:	4b1b      	ldr	r3, [pc, #108]	; (8001940 <eyes_FSM+0x520>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	4619      	mov	r1, r3
 80018d6:	4a1b      	ldr	r2, [pc, #108]	; (8001944 <eyes_FSM+0x524>)
 80018d8:	f240 23a9 	movw	r3, #681	; 0x2a9
 80018dc:	fb03 f301 	mul.w	r3, r3, r1
 80018e0:	4413      	add	r3, r2
 80018e2:	f503 7326 	add.w	r3, r3, #664	; 0x298
 80018e6:	f8d3 1009 	ldr.w	r1, [r3, #9]
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <eyes_FSM+0x520>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	461c      	mov	r4, r3
 80018f0:	4a14      	ldr	r2, [pc, #80]	; (8001944 <eyes_FSM+0x524>)
 80018f2:	f240 23a9 	movw	r3, #681	; 0x2a9
 80018f6:	fb03 f304 	mul.w	r3, r3, r4
 80018fa:	4413      	add	r3, r2
 80018fc:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 8001900:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8001904:	461a      	mov	r2, r3
 8001906:	f000 faef 	bl	8001ee8 <applyControlLaw>
			eyes_waitControlTIM_IT(TIME_TO_POSITION);
 800190a:	f44f 70af 	mov.w	r0, #350	; 0x15e
 800190e:	f000 f8dd 	bl	8001acc <eyes_waitControlTIM_IT>
		}
		else{
			eyes_waitIT(ADNS2610_TIM_BTW_RD);
		}
		return;
 8001912:	e00e      	b.n	8001932 <eyes_FSM+0x512>
			eyes_waitIT(ADNS2610_TIM_BTW_RD);
 8001914:	20c8      	movs	r0, #200	; 0xc8
 8001916:	f000 f863 	bl	80019e0 <eyes_waitIT>
		return;
 800191a:	e00a      	b.n	8001932 <eyes_FSM+0x512>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 800191c:	bf00      	nop
 800191e:	e002      	b.n	8001926 <eyes_FSM+0x506>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 8001920:	bf00      	nop
 8001922:	e000      	b.n	8001926 <eyes_FSM+0x506>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 8001924:	bf00      	nop
	}

	// Check for collisions between interrupts callings
	collisionError:
		printf("COLISSION ERROR!!\r\n");
 8001926:	480e      	ldr	r0, [pc, #56]	; (8001960 <eyes_FSM+0x540>)
 8001928:	f003 ff78 	bl	800581c <puts>
		eyes_stopWaitIT();
 800192c:	f000 f880 	bl	8001a30 <eyes_stopWaitIT>
		while(1);
 8001930:	e7fe      	b.n	8001930 <eyes_FSM+0x510>
}
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	bd90      	pop	{r4, r7, pc}
 8001938:	200005f3 	.word	0x200005f3
 800193c:	200005ec 	.word	0x200005ec
 8001940:	2000068c 	.word	0x2000068c
 8001944:	20000000 	.word	0x20000000
 8001948:	200005ee 	.word	0x200005ee
 800194c:	200005f1 	.word	0x200005f1
 8001950:	200005f0 	.word	0x200005f0
 8001954:	200005e8 	.word	0x200005e8
 8001958:	20000553 	.word	0x20000553
 800195c:	2000068d 	.word	0x2000068d
 8001960:	0800680c 	.word	0x0800680c

08001964 <eyes_configureFSM_TIM>:

/**
 * It sets up a TIMER to wait the required times by the ADNS2610 sensor through an interrupt.
 * The TIMER pre-scaler is configured to increase its count each 250ns.
 */
void eyes_configureFSM_TIM(void){
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
	// TIM1 prescalers has been configured to count microseconds
	uint32_t temp = TIM1->CR1;
 800196a:	4b1c      	ldr	r3, [pc, #112]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	607b      	str	r3, [r7, #4]

	// Disable update interrupt
	CLEAR_BIT(TIM1->DIER, TIM_DIER_UIE);
 8001970:	4b1a      	ldr	r3, [pc, #104]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	4a19      	ldr	r2, [pc, #100]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 8001976:	f023 0301 	bic.w	r3, r3, #1
 800197a:	60d3      	str	r3, [r2, #12]
	// Modify CR1 register
	MODIFY_REG(temp, ~(TIM_CR1_UDIS), TIM_CR1_URS);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	f043 0304 	orr.w	r3, r3, #4
 8001986:	607b      	str	r3, [r7, #4]
	TIM1->CR1 = temp;
 8001988:	4a14      	ldr	r2, [pc, #80]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6013      	str	r3, [r2, #0]
	// Set interrupt interval
	TIM1->ARR = ADNS2610_TIM_TO_RD;
 800198e:	4b13      	ldr	r3, [pc, #76]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 8001990:	f44f 6216 	mov.w	r2, #2400	; 0x960
 8001994:	62da      	str	r2, [r3, #44]	; 0x2c
	// Update the prescaler and counter registers
	SET_BIT(TIM1->EGR, TIM_EGR_UG);
 8001996:	4b11      	ldr	r3, [pc, #68]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	4a10      	ldr	r2, [pc, #64]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	6153      	str	r3, [r2, #20]
	// Clear pending interrupt flag
	CLEAR_BIT(TIM1->SR, TIM_SR_UIF);
 80019a2:	4b0e      	ldr	r3, [pc, #56]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	4a0d      	ldr	r2, [pc, #52]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 80019a8:	f023 0301 	bic.w	r3, r3, #1
 80019ac:	6113      	str	r3, [r2, #16]
	// Enable update interrupt generation
	CLEAR_BIT(TIM1->CR1, TIM_CR1_URS);
 80019ae:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a0a      	ldr	r2, [pc, #40]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 80019b4:	f023 0304 	bic.w	r3, r3, #4
 80019b8:	6013      	str	r3, [r2, #0]
	// Enable update interrupt
	SET_BIT(TIM1->DIER, TIM_DIER_UIE);
 80019ba:	4b08      	ldr	r3, [pc, #32]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	4a07      	ldr	r2, [pc, #28]	; (80019dc <eyes_configureFSM_TIM+0x78>)
 80019c0:	f043 0301 	orr.w	r3, r3, #1
 80019c4:	60d3      	str	r3, [r2, #12]
	// Configure NVIC to handle TIM1 update interrupt
	NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1);
 80019c6:	2101      	movs	r1, #1
 80019c8:	2019      	movs	r0, #25
 80019ca:	f7ff fc9f 	bl	800130c <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80019ce:	2019      	movs	r0, #25
 80019d0:	f7ff fc7e 	bl	80012d0 <__NVIC_EnableIRQ>
}
 80019d4:	bf00      	nop
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40012c00 	.word	0x40012c00

080019e0 <eyes_waitIT>:

/**
 * It sets up the TIMER interval and it starts the count until the interrupt launch.
 * @param Count250ns	The interval to wait expressed as 250ns multiples
 */
void eyes_waitIT(uint32_t Count250ns){
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	// Disable update interrupt generation
	SET_BIT(TIM1->CR1, TIM_CR1_URS);
 80019e8:	4b10      	ldr	r3, [pc, #64]	; (8001a2c <eyes_waitIT+0x4c>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a0f      	ldr	r2, [pc, #60]	; (8001a2c <eyes_waitIT+0x4c>)
 80019ee:	f043 0304 	orr.w	r3, r3, #4
 80019f2:	6013      	str	r3, [r2, #0]
	// Set time to wait
	TIM1->ARR = Count250ns;
 80019f4:	4a0d      	ldr	r2, [pc, #52]	; (8001a2c <eyes_waitIT+0x4c>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	62d3      	str	r3, [r2, #44]	; 0x2c
	// Update the prescaler and counter registers
	SET_BIT(TIM1->EGR, TIM_EGR_UG);
 80019fa:	4b0c      	ldr	r3, [pc, #48]	; (8001a2c <eyes_waitIT+0x4c>)
 80019fc:	695b      	ldr	r3, [r3, #20]
 80019fe:	4a0b      	ldr	r2, [pc, #44]	; (8001a2c <eyes_waitIT+0x4c>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	6153      	str	r3, [r2, #20]
	// Enable update interrupt generation
	CLEAR_BIT(TIM1->CR1, TIM_CR1_URS);
 8001a06:	4b09      	ldr	r3, [pc, #36]	; (8001a2c <eyes_waitIT+0x4c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a08      	ldr	r2, [pc, #32]	; (8001a2c <eyes_waitIT+0x4c>)
 8001a0c:	f023 0304 	bic.w	r3, r3, #4
 8001a10:	6013      	str	r3, [r2, #0]
	// Enable and start timer
	SET_BIT(TIM1->CR1, TIM_CR1_CEN);
 8001a12:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <eyes_waitIT+0x4c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a05      	ldr	r2, [pc, #20]	; (8001a2c <eyes_waitIT+0x4c>)
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	6013      	str	r3, [r2, #0]
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	40012c00 	.word	0x40012c00

08001a30 <eyes_stopWaitIT>:

/**
 * It stops the TIMER count to avoid the TIMER continues launching interrupts each configured interval time.
 */
void eyes_stopWaitIT(){
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
	// Disable and start timer
	CLEAR_BIT(TIM1->CR1, TIM_CR1_CEN);
 8001a34:	4b05      	ldr	r3, [pc, #20]	; (8001a4c <eyes_stopWaitIT+0x1c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a04      	ldr	r2, [pc, #16]	; (8001a4c <eyes_stopWaitIT+0x1c>)
 8001a3a:	f023 0301 	bic.w	r3, r3, #1
 8001a3e:	6013      	str	r3, [r2, #0]
}
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	40012c00 	.word	0x40012c00

08001a50 <eyes_configureControl_TIM>:

/**
 * It sets up a TIMER to wait the required time to move the platform to the new position through an interrupt.
 * The TIMER pre-scaler is configured to increase its count each millisecond.
 */
void eyes_configureControl_TIM(void){
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
	// TIM1 prescalers has been configured to count microseconds
	uint32_t temp = TIM4->CR1;
 8001a56:	4b1c      	ldr	r3, [pc, #112]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	607b      	str	r3, [r7, #4]

	// Disable update interrupt
	CLEAR_BIT(TIM4->DIER, TIM_DIER_UIE);
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	4a19      	ldr	r2, [pc, #100]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a62:	f023 0301 	bic.w	r3, r3, #1
 8001a66:	60d3      	str	r3, [r2, #12]
	// Modify CR1 register
	MODIFY_REG(temp, ~(TIM_CR1_UDIS), TIM_CR1_URS);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	f043 0304 	orr.w	r3, r3, #4
 8001a72:	607b      	str	r3, [r7, #4]
	TIM4->CR1 = temp;
 8001a74:	4a14      	ldr	r2, [pc, #80]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6013      	str	r3, [r2, #0]
	// Set interrupt interval
	TIM4->ARR = 1;
 8001a7a:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	62da      	str	r2, [r3, #44]	; 0x2c
	// Update the prescaler and counter registers
	SET_BIT(TIM4->EGR, TIM_EGR_UG);
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a82:	695b      	ldr	r3, [r3, #20]
 8001a84:	4a10      	ldr	r2, [pc, #64]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a86:	f043 0301 	orr.w	r3, r3, #1
 8001a8a:	6153      	str	r3, [r2, #20]
	// Clear pending interrupt flag
	CLEAR_BIT(TIM4->SR, TIM_SR_UIF);
 8001a8c:	4b0e      	ldr	r3, [pc, #56]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a8e:	691b      	ldr	r3, [r3, #16]
 8001a90:	4a0d      	ldr	r2, [pc, #52]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a92:	f023 0301 	bic.w	r3, r3, #1
 8001a96:	6113      	str	r3, [r2, #16]
	// Enable update interrupt generation
	CLEAR_BIT(TIM4->CR1, TIM_CR1_URS);
 8001a98:	4b0b      	ldr	r3, [pc, #44]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a0a      	ldr	r2, [pc, #40]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001a9e:	f023 0304 	bic.w	r3, r3, #4
 8001aa2:	6013      	str	r3, [r2, #0]
	// Enable update interrupt
	SET_BIT(TIM4->DIER, TIM_DIER_UIE);
 8001aa4:	4b08      	ldr	r3, [pc, #32]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	4a07      	ldr	r2, [pc, #28]	; (8001ac8 <eyes_configureControl_TIM+0x78>)
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	60d3      	str	r3, [r2, #12]
	// Configure NVIC to handle TIM1 update interrupt
	NVIC_SetPriority(TIM4_IRQn, 1);
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	201e      	movs	r0, #30
 8001ab4:	f7ff fc2a 	bl	800130c <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM4_IRQn);
 8001ab8:	201e      	movs	r0, #30
 8001aba:	f7ff fc09 	bl	80012d0 <__NVIC_EnableIRQ>
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40000800 	.word	0x40000800

08001acc <eyes_waitControlTIM_IT>:

/**
 * It sets up the TIMER interval and it starts the count until the interrupt launch
 * @param millis	The interval to wait expressed in milliseconds
 */
void eyes_waitControlTIM_IT(uint32_t millis){
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
	// Disable update interrupt generation
	SET_BIT(TIM4->CR1, TIM_CR1_URS);
 8001ad4:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <eyes_waitControlTIM_IT+0x4c>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a0f      	ldr	r2, [pc, #60]	; (8001b18 <eyes_waitControlTIM_IT+0x4c>)
 8001ada:	f043 0304 	orr.w	r3, r3, #4
 8001ade:	6013      	str	r3, [r2, #0]
	// Set time to wait
	TIM4->ARR = millis;
 8001ae0:	4a0d      	ldr	r2, [pc, #52]	; (8001b18 <eyes_waitControlTIM_IT+0x4c>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	62d3      	str	r3, [r2, #44]	; 0x2c
	// Update the prescaler and counter registers
	SET_BIT(TIM4->EGR, TIM_EGR_UG);
 8001ae6:	4b0c      	ldr	r3, [pc, #48]	; (8001b18 <eyes_waitControlTIM_IT+0x4c>)
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	4a0b      	ldr	r2, [pc, #44]	; (8001b18 <eyes_waitControlTIM_IT+0x4c>)
 8001aec:	f043 0301 	orr.w	r3, r3, #1
 8001af0:	6153      	str	r3, [r2, #20]
	// Enable update interrupt generation
	CLEAR_BIT(TIM4->CR1, TIM_CR1_URS);
 8001af2:	4b09      	ldr	r3, [pc, #36]	; (8001b18 <eyes_waitControlTIM_IT+0x4c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a08      	ldr	r2, [pc, #32]	; (8001b18 <eyes_waitControlTIM_IT+0x4c>)
 8001af8:	f023 0304 	bic.w	r3, r3, #4
 8001afc:	6013      	str	r3, [r2, #0]
	// Enable and start timer
	SET_BIT(TIM4->CR1, TIM_CR1_CEN);
 8001afe:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <eyes_waitControlTIM_IT+0x4c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a05      	ldr	r2, [pc, #20]	; (8001b18 <eyes_waitControlTIM_IT+0x4c>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	6013      	str	r3, [r2, #0]
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	40000800 	.word	0x40000800

08001b1c <eyes_stopWaitControlTIM_IT>:

/**
 * It stops the TIMER count to avoid the TIMER continues launching interrupts each configured interval time.
 */
void eyes_stopWaitControlTIM_IT(){
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
	// Disable and start timer
	CLEAR_BIT(TIM4->CR1, TIM_CR1_CEN);
 8001b20:	4b05      	ldr	r3, [pc, #20]	; (8001b38 <eyes_stopWaitControlTIM_IT+0x1c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a04      	ldr	r2, [pc, #16]	; (8001b38 <eyes_stopWaitControlTIM_IT+0x1c>)
 8001b26:	f023 0301 	bic.w	r3, r3, #1
 8001b2a:	6013      	str	r3, [r2, #0]
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	40000800 	.word	0x40000800

08001b3c <eyes_computeIdxFromStatus>:
 * @param status2	Pointer to pixel status type pixel status from one of the two devices
 * @param idx1		Pointer to index for the next acquired pixel
 * @param idx2		Poniter to index for the next acquired pixel
 * @return	True if pixels status are good, false if not
 */
bool eyes_computeIdxFromStatus(PixelStatus* status1, PixelStatus* status2, uint16_t* idx1,  uint16_t* idx2){
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
 8001b48:	603b      	str	r3, [r7, #0]

	if((*status1 == VALID_SOF) && (*idx1 == 0)){
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d10a      	bne.n	8001b68 <eyes_computeIdxFromStatus+0x2c>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d106      	bne.n	8001b68 <eyes_computeIdxFromStatus+0x2c>
		(*idx1)++;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	b29a      	uxth	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	801a      	strh	r2, [r3, #0]
 8001b66:	e024      	b.n	8001bb2 <eyes_computeIdxFromStatus+0x76>
	}
	else if((*status1 == VALID) && (*idx1 != 0) && (*idx1 < PIXEL_QTY-1)){
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d10f      	bne.n	8001b90 <eyes_computeIdxFromStatus+0x54>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	881b      	ldrh	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d00b      	beq.n	8001b90 <eyes_computeIdxFromStatus+0x54>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	f5b3 7fa1 	cmp.w	r3, #322	; 0x142
 8001b80:	d806      	bhi.n	8001b90 <eyes_computeIdxFromStatus+0x54>
		(*idx1)++;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	3301      	adds	r3, #1
 8001b88:	b29a      	uxth	r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	801a      	strh	r2, [r3, #0]
 8001b8e:	e010      	b.n	8001bb2 <eyes_computeIdxFromStatus+0x76>
	}
	else if ((*status1 == VALID_SOF) && (*idx1 != 0)){
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d10c      	bne.n	8001bb2 <eyes_computeIdxFromStatus+0x76>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	881b      	ldrh	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d008      	beq.n	8001bb2 <eyes_computeIdxFromStatus+0x76>
		*idx1 = *idx2 = 0;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	801a      	strh	r2, [r3, #0]
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	881a      	ldrh	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	801a      	strh	r2, [r3, #0]
		return false;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	e034      	b.n	8001c1c <eyes_computeIdxFromStatus+0xe0>
	}
#if SECOND_SENSOR_IMPLEMENTED
	if((*status2 == VALID_SOF) && (*idx2 == 0)){
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10a      	bne.n	8001bd0 <eyes_computeIdxFromStatus+0x94>
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	881b      	ldrh	r3, [r3, #0]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d106      	bne.n	8001bd0 <eyes_computeIdxFromStatus+0x94>
		(*idx2)++;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	881b      	ldrh	r3, [r3, #0]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	b29a      	uxth	r2, r3
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	801a      	strh	r2, [r3, #0]
 8001bce:	e024      	b.n	8001c1a <eyes_computeIdxFromStatus+0xde>
	}
	else if((*status2 == VALID) && (*idx2 != 0) && (*idx2 < PIXEL_QTY-1)){
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d10f      	bne.n	8001bf8 <eyes_computeIdxFromStatus+0xbc>
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	881b      	ldrh	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d00b      	beq.n	8001bf8 <eyes_computeIdxFromStatus+0xbc>
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	f5b3 7fa1 	cmp.w	r3, #322	; 0x142
 8001be8:	d806      	bhi.n	8001bf8 <eyes_computeIdxFromStatus+0xbc>
		(*idx2)++;
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	881b      	ldrh	r3, [r3, #0]
 8001bee:	3301      	adds	r3, #1
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	801a      	strh	r2, [r3, #0]
 8001bf6:	e010      	b.n	8001c1a <eyes_computeIdxFromStatus+0xde>
	}
	else if((*status2 == VALID_SOF) && (*idx2 != 0)){
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d10c      	bne.n	8001c1a <eyes_computeIdxFromStatus+0xde>
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	881b      	ldrh	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d008      	beq.n	8001c1a <eyes_computeIdxFromStatus+0xde>
		(*idx1) = (*idx2) = 0;
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	801a      	strh	r2, [r3, #0]
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	881a      	ldrh	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	801a      	strh	r2, [r3, #0]
		return false;
 8001c16:	2300      	movs	r3, #0
 8001c18:	e000      	b.n	8001c1c <eyes_computeIdxFromStatus+0xe0>
	}
#endif
	return true;
 8001c1a:	2301      	movs	r3, #1
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <TIM1_UP_TIM16_IRQHandler>:

void TIM1_UP_TIM16_IRQHandler(void){
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
	// If the interrupt flag is enabled
	if(READ_BIT(TIM1->SR, TIM_SR_UIF)){
 8001c2c:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <TIM1_UP_TIM16_IRQHandler+0x24>)
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d007      	beq.n	8001c48 <TIM1_UP_TIM16_IRQHandler+0x20>
		// Clear pending interrupt flag
		CLEAR_BIT(TIM1->SR, TIM_SR_UIF);
 8001c38:	4b04      	ldr	r3, [pc, #16]	; (8001c4c <TIM1_UP_TIM16_IRQHandler+0x24>)
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	4a03      	ldr	r2, [pc, #12]	; (8001c4c <TIM1_UP_TIM16_IRQHandler+0x24>)
 8001c3e:	f023 0301 	bic.w	r3, r3, #1
 8001c42:	6113      	str	r3, [r2, #16]
		// Process FSM
		eyes_FSM();
 8001c44:	f7ff fbec 	bl	8001420 <eyes_FSM>
	}
}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40012c00 	.word	0x40012c00

08001c50 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
	// If the interrupt flag is enabled
	if(READ_BIT(TIM4->SR, TIM_SR_UIF)){
 8001c54:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <TIM4_IRQHandler+0x24>)
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	f003 0301 	and.w	r3, r3, #1
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d007      	beq.n	8001c70 <TIM4_IRQHandler+0x20>
		// Clear pending interrupt flag
		CLEAR_BIT(TIM4->SR, TIM_SR_UIF);
 8001c60:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <TIM4_IRQHandler+0x24>)
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	4a03      	ldr	r2, [pc, #12]	; (8001c74 <TIM4_IRQHandler+0x24>)
 8001c66:	f023 0301 	bic.w	r3, r3, #1
 8001c6a:	6113      	str	r3, [r2, #16]
		// Process FSM
		eyes_FSM();
 8001c6c:	f7ff fbd8 	bl	8001420 <eyes_FSM>
	}
}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40000800 	.word	0x40000800

08001c78 <gimbalControlInit>:

/**
 * @brief Setting up all the peripherals (UART and TIMER) needed
 * to control the gimbal position
 */
void gimbalControlInit(void){
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
	// Configure UART2 interrupt to receive data from PC
	configure_IRQ_USART_RX();
 8001c7c:	f001 ff30 	bl	8003ae0 <configure_IRQ_USART_RX>

	// Flag to know PWM signal state
	pwmEn = false;
 8001c80:	4b03      	ldr	r3, [pc, #12]	; (8001c90 <gimbalControlInit+0x18>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	701a      	strb	r2, [r3, #0]

	// Flag to know if tracking function is enable/disable
	trackingEn = false;
 8001c86:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <gimbalControlInit+0x1c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
}
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	2000068f 	.word	0x2000068f
 8001c94:	2000068e 	.word	0x2000068e

08001c98 <decodeCmd>:
 * @brief Receive a string and decode the command type related to it
 * @param cmdString	The command in string format
 * @param length	The length of the command
 * @return	The command type in cmdTypeDef format
 */
cmdTypeDef decodeCmd(char const * cmdString, int length){
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]

	// Enable PWM if it was disabled
	if(!pwmEn)	enablePWM();
 8001ca2:	4b83      	ldr	r3, [pc, #524]	; (8001eb0 <decodeCmd+0x218>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	f083 0301 	eor.w	r3, r3, #1
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <decodeCmd+0x1c>
 8001cb0:	f000 fa1a 	bl	80020e8 <enablePWM>

	// Tracking enable command
	if(strncmp(cmdString, "TRON\n", length) == 0){
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	497e      	ldr	r1, [pc, #504]	; (8001eb4 <decodeCmd+0x21c>)
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f003 fdb6 	bl	800582c <strncmp>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d104      	bne.n	8001cd0 <decodeCmd+0x38>
		trackingEn = true;
 8001cc6:	4b7c      	ldr	r3, [pc, #496]	; (8001eb8 <decodeCmd+0x220>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	701a      	strb	r2, [r3, #0]
		return TRACKING_ON;
 8001ccc:	2307      	movs	r3, #7
 8001cce:	e0eb      	b.n	8001ea8 <decodeCmd+0x210>
	}
	if(strncmp(cmdString, "TROFF\n", length) == 0){
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	4979      	ldr	r1, [pc, #484]	; (8001ebc <decodeCmd+0x224>)
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f003 fda8 	bl	800582c <strncmp>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d104      	bne.n	8001cec <decodeCmd+0x54>
		trackingEn = false;
 8001ce2:	4b75      	ldr	r3, [pc, #468]	; (8001eb8 <decodeCmd+0x220>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	701a      	strb	r2, [r3, #0]

		return TRACKING_OFF;
 8001ce8:	2308      	movs	r3, #8
 8001cea:	e0dd      	b.n	8001ea8 <decodeCmd+0x210>
	}

	// Tracking enable so It isn't able to perform any command
	if(trackingEn) return NA;
 8001cec:	4b72      	ldr	r3, [pc, #456]	; (8001eb8 <decodeCmd+0x220>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <decodeCmd+0x60>
 8001cf4:	2309      	movs	r3, #9
 8001cf6:	e0d7      	b.n	8001ea8 <decodeCmd+0x210>

	// Center command
	if(strncmp(cmdString, "CN\n", length) == 0){
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	4970      	ldr	r1, [pc, #448]	; (8001ec0 <decodeCmd+0x228>)
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f003 fd94 	bl	800582c <strncmp>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d119      	bne.n	8001d3e <decodeCmd+0xa6>

		motorPos.pitchPos = CENTER_POS;
 8001d0a:	4b6e      	ldr	r3, [pc, #440]	; (8001ec4 <decodeCmd+0x22c>)
 8001d0c:	f241 22bf 	movw	r2, #4799	; 0x12bf
 8001d10:	801a      	strh	r2, [r3, #0]
		motorPos.rollPos = CENTER_POS;
 8001d12:	4b6c      	ldr	r3, [pc, #432]	; (8001ec4 <decodeCmd+0x22c>)
 8001d14:	f241 22bf 	movw	r2, #4799	; 0x12bf
 8001d18:	805a      	strh	r2, [r3, #2]
		motorPos.yawPos = CENTER_POS;
 8001d1a:	4b6a      	ldr	r3, [pc, #424]	; (8001ec4 <decodeCmd+0x22c>)
 8001d1c:	f241 22bf 	movw	r2, #4799	; 0x12bf
 8001d20:	809a      	strh	r2, [r3, #4]

		TIM3->CCR1 = motorPos.pitchPos;
 8001d22:	4b68      	ldr	r3, [pc, #416]	; (8001ec4 <decodeCmd+0x22c>)
 8001d24:	881a      	ldrh	r2, [r3, #0]
 8001d26:	4b68      	ldr	r3, [pc, #416]	; (8001ec8 <decodeCmd+0x230>)
 8001d28:	635a      	str	r2, [r3, #52]	; 0x34
		TIM3->CCR2 = motorPos.rollPos;
 8001d2a:	4b66      	ldr	r3, [pc, #408]	; (8001ec4 <decodeCmd+0x22c>)
 8001d2c:	885a      	ldrh	r2, [r3, #2]
 8001d2e:	4b66      	ldr	r3, [pc, #408]	; (8001ec8 <decodeCmd+0x230>)
 8001d30:	639a      	str	r2, [r3, #56]	; 0x38
		TIM3->CCR4 = motorPos.yawPos;
 8001d32:	4b64      	ldr	r3, [pc, #400]	; (8001ec4 <decodeCmd+0x22c>)
 8001d34:	889a      	ldrh	r2, [r3, #4]
 8001d36:	4b64      	ldr	r3, [pc, #400]	; (8001ec8 <decodeCmd+0x230>)
 8001d38:	641a      	str	r2, [r3, #64]	; 0x40

		return CENTER;
 8001d3a:	2306      	movs	r3, #6
 8001d3c:	e0b4      	b.n	8001ea8 <decodeCmd+0x210>
	}

	// Up command
	if(strncmp(cmdString, "UP\n", length) == 0){
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	461a      	mov	r2, r3
 8001d42:	4962      	ldr	r1, [pc, #392]	; (8001ecc <decodeCmd+0x234>)
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f003 fd71 	bl	800582c <strncmp>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d114      	bne.n	8001d7a <decodeCmd+0xe2>
		motorPos.pitchPos -= DELTA_POS;
 8001d50:	4b5c      	ldr	r3, [pc, #368]	; (8001ec4 <decodeCmd+0x22c>)
 8001d52:	881b      	ldrh	r3, [r3, #0]
 8001d54:	3b0a      	subs	r3, #10
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	4b5a      	ldr	r3, [pc, #360]	; (8001ec4 <decodeCmd+0x22c>)
 8001d5a:	801a      	strh	r2, [r3, #0]
		NormalizeRange(motorPos.pitchPos, MAX_POS, MIN_POS);
 8001d5c:	4b59      	ldr	r3, [pc, #356]	; (8001ec4 <decodeCmd+0x22c>)
 8001d5e:	881b      	ldrh	r3, [r3, #0]
 8001d60:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001d64:	f641 01ff 	movw	r1, #6399	; 0x18ff
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f000 f9e3 	bl	8002134 <NormalizeRange>
		TIM3->CCR2 = motorPos.pitchPos;
 8001d6e:	4b55      	ldr	r3, [pc, #340]	; (8001ec4 <decodeCmd+0x22c>)
 8001d70:	881a      	ldrh	r2, [r3, #0]
 8001d72:	4b55      	ldr	r3, [pc, #340]	; (8001ec8 <decodeCmd+0x230>)
 8001d74:	639a      	str	r2, [r3, #56]	; 0x38
		return UP;
 8001d76:	2300      	movs	r3, #0
 8001d78:	e096      	b.n	8001ea8 <decodeCmd+0x210>
	}
	// Down command
	if(strncmp(cmdString, "DW\n", length) == 0){
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	4954      	ldr	r1, [pc, #336]	; (8001ed0 <decodeCmd+0x238>)
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f003 fd53 	bl	800582c <strncmp>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d114      	bne.n	8001db6 <decodeCmd+0x11e>
		motorPos.pitchPos += DELTA_POS;
 8001d8c:	4b4d      	ldr	r3, [pc, #308]	; (8001ec4 <decodeCmd+0x22c>)
 8001d8e:	881b      	ldrh	r3, [r3, #0]
 8001d90:	330a      	adds	r3, #10
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	4b4b      	ldr	r3, [pc, #300]	; (8001ec4 <decodeCmd+0x22c>)
 8001d96:	801a      	strh	r2, [r3, #0]
		NormalizeRange(motorPos.pitchPos, MAX_POS, MIN_POS);
 8001d98:	4b4a      	ldr	r3, [pc, #296]	; (8001ec4 <decodeCmd+0x22c>)
 8001d9a:	881b      	ldrh	r3, [r3, #0]
 8001d9c:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001da0:	f641 01ff 	movw	r1, #6399	; 0x18ff
 8001da4:	4618      	mov	r0, r3
 8001da6:	f000 f9c5 	bl	8002134 <NormalizeRange>
		TIM3->CCR2 = motorPos.pitchPos;
 8001daa:	4b46      	ldr	r3, [pc, #280]	; (8001ec4 <decodeCmd+0x22c>)
 8001dac:	881a      	ldrh	r2, [r3, #0]
 8001dae:	4b46      	ldr	r3, [pc, #280]	; (8001ec8 <decodeCmd+0x230>)
 8001db0:	639a      	str	r2, [r3, #56]	; 0x38
		return DOWN;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e078      	b.n	8001ea8 <decodeCmd+0x210>
	}
	// Left command
	if(strncmp(cmdString, "LF\n", length) == 0){
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	461a      	mov	r2, r3
 8001dba:	4946      	ldr	r1, [pc, #280]	; (8001ed4 <decodeCmd+0x23c>)
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f003 fd35 	bl	800582c <strncmp>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d114      	bne.n	8001df2 <decodeCmd+0x15a>
		motorPos.yawPos -= DELTA_POS;
 8001dc8:	4b3e      	ldr	r3, [pc, #248]	; (8001ec4 <decodeCmd+0x22c>)
 8001dca:	889b      	ldrh	r3, [r3, #4]
 8001dcc:	3b0a      	subs	r3, #10
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	4b3c      	ldr	r3, [pc, #240]	; (8001ec4 <decodeCmd+0x22c>)
 8001dd2:	809a      	strh	r2, [r3, #4]
		NormalizeRange(motorPos.yawPos, MAX_POS, MIN_POS);
 8001dd4:	4b3b      	ldr	r3, [pc, #236]	; (8001ec4 <decodeCmd+0x22c>)
 8001dd6:	889b      	ldrh	r3, [r3, #4]
 8001dd8:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001ddc:	f641 01ff 	movw	r1, #6399	; 0x18ff
 8001de0:	4618      	mov	r0, r3
 8001de2:	f000 f9a7 	bl	8002134 <NormalizeRange>
		TIM3->CCR4 = motorPos.yawPos;
 8001de6:	4b37      	ldr	r3, [pc, #220]	; (8001ec4 <decodeCmd+0x22c>)
 8001de8:	889a      	ldrh	r2, [r3, #4]
 8001dea:	4b37      	ldr	r3, [pc, #220]	; (8001ec8 <decodeCmd+0x230>)
 8001dec:	641a      	str	r2, [r3, #64]	; 0x40
		return LEFT;
 8001dee:	2302      	movs	r3, #2
 8001df0:	e05a      	b.n	8001ea8 <decodeCmd+0x210>
	}
	// Right command
	if(strncmp(cmdString, "RH\n", length) == 0){
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	461a      	mov	r2, r3
 8001df6:	4938      	ldr	r1, [pc, #224]	; (8001ed8 <decodeCmd+0x240>)
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f003 fd17 	bl	800582c <strncmp>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d114      	bne.n	8001e2e <decodeCmd+0x196>
		motorPos.yawPos += DELTA_POS;
 8001e04:	4b2f      	ldr	r3, [pc, #188]	; (8001ec4 <decodeCmd+0x22c>)
 8001e06:	889b      	ldrh	r3, [r3, #4]
 8001e08:	330a      	adds	r3, #10
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	4b2d      	ldr	r3, [pc, #180]	; (8001ec4 <decodeCmd+0x22c>)
 8001e0e:	809a      	strh	r2, [r3, #4]
		NormalizeRange(motorPos.yawPos, MAX_POS, MIN_POS);
 8001e10:	4b2c      	ldr	r3, [pc, #176]	; (8001ec4 <decodeCmd+0x22c>)
 8001e12:	889b      	ldrh	r3, [r3, #4]
 8001e14:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001e18:	f641 01ff 	movw	r1, #6399	; 0x18ff
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f000 f989 	bl	8002134 <NormalizeRange>
		TIM3->CCR4 = motorPos.yawPos;
 8001e22:	4b28      	ldr	r3, [pc, #160]	; (8001ec4 <decodeCmd+0x22c>)
 8001e24:	889a      	ldrh	r2, [r3, #4]
 8001e26:	4b28      	ldr	r3, [pc, #160]	; (8001ec8 <decodeCmd+0x230>)
 8001e28:	641a      	str	r2, [r3, #64]	; 0x40
		return RIGHT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e03c      	b.n	8001ea8 <decodeCmd+0x210>
	}

	// Rotate left command
	if(strncmp(cmdString, "RLF\n", length) == 0){
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	461a      	mov	r2, r3
 8001e32:	492a      	ldr	r1, [pc, #168]	; (8001edc <decodeCmd+0x244>)
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f003 fcf9 	bl	800582c <strncmp>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d114      	bne.n	8001e6a <decodeCmd+0x1d2>
		motorPos.rollPos += DELTA_POS;
 8001e40:	4b20      	ldr	r3, [pc, #128]	; (8001ec4 <decodeCmd+0x22c>)
 8001e42:	885b      	ldrh	r3, [r3, #2]
 8001e44:	330a      	adds	r3, #10
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	4b1e      	ldr	r3, [pc, #120]	; (8001ec4 <decodeCmd+0x22c>)
 8001e4a:	805a      	strh	r2, [r3, #2]
		NormalizeRange(motorPos.rollPos, MAX_POS, MIN_POS);
 8001e4c:	4b1d      	ldr	r3, [pc, #116]	; (8001ec4 <decodeCmd+0x22c>)
 8001e4e:	885b      	ldrh	r3, [r3, #2]
 8001e50:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001e54:	f641 01ff 	movw	r1, #6399	; 0x18ff
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 f96b 	bl	8002134 <NormalizeRange>
		TIM3->CCR1 = motorPos.rollPos;
 8001e5e:	4b19      	ldr	r3, [pc, #100]	; (8001ec4 <decodeCmd+0x22c>)
 8001e60:	885a      	ldrh	r2, [r3, #2]
 8001e62:	4b19      	ldr	r3, [pc, #100]	; (8001ec8 <decodeCmd+0x230>)
 8001e64:	635a      	str	r2, [r3, #52]	; 0x34
		return ROTATE_LEFT;
 8001e66:	2304      	movs	r3, #4
 8001e68:	e01e      	b.n	8001ea8 <decodeCmd+0x210>
	}
	// Rotate right command
	if(strncmp(cmdString, "RRH\n", length) == 0){
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	491c      	ldr	r1, [pc, #112]	; (8001ee0 <decodeCmd+0x248>)
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f003 fcdb 	bl	800582c <strncmp>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d114      	bne.n	8001ea6 <decodeCmd+0x20e>
		motorPos.rollPos -= DELTA_POS;
 8001e7c:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <decodeCmd+0x22c>)
 8001e7e:	885b      	ldrh	r3, [r3, #2]
 8001e80:	3b0a      	subs	r3, #10
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <decodeCmd+0x22c>)
 8001e86:	805a      	strh	r2, [r3, #2]
		NormalizeRange(motorPos.rollPos, MAX_POS, MIN_POS);
 8001e88:	4b0e      	ldr	r3, [pc, #56]	; (8001ec4 <decodeCmd+0x22c>)
 8001e8a:	885b      	ldrh	r3, [r3, #2]
 8001e8c:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001e90:	f641 01ff 	movw	r1, #6399	; 0x18ff
 8001e94:	4618      	mov	r0, r3
 8001e96:	f000 f94d 	bl	8002134 <NormalizeRange>
		TIM3->CCR1 = motorPos.rollPos;
 8001e9a:	4b0a      	ldr	r3, [pc, #40]	; (8001ec4 <decodeCmd+0x22c>)
 8001e9c:	885a      	ldrh	r2, [r3, #2]
 8001e9e:	4b0a      	ldr	r3, [pc, #40]	; (8001ec8 <decodeCmd+0x230>)
 8001ea0:	635a      	str	r2, [r3, #52]	; 0x34
		return ROTATE_RIGHT;
 8001ea2:	2305      	movs	r3, #5
 8001ea4:	e000      	b.n	8001ea8 <decodeCmd+0x210>
	}
	return NA;
 8001ea6:	2309      	movs	r3, #9
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	2000068f 	.word	0x2000068f
 8001eb4:	08006820 	.word	0x08006820
 8001eb8:	2000068e 	.word	0x2000068e
 8001ebc:	08006828 	.word	0x08006828
 8001ec0:	08006830 	.word	0x08006830
 8001ec4:	20000554 	.word	0x20000554
 8001ec8:	40000400 	.word	0x40000400
 8001ecc:	08006834 	.word	0x08006834
 8001ed0:	08006838 	.word	0x08006838
 8001ed4:	0800683c 	.word	0x0800683c
 8001ed8:	08006840 	.word	0x08006840
 8001edc:	08006844 	.word	0x08006844
 8001ee0:	0800684c 	.word	0x0800684c
 8001ee4:	00000000 	.word	0x00000000

08001ee8 <applyControlLaw>:
 * arguments
 * @param x	Optical flow value in horizontal direction
 * @param y Optical flow value in vertical direction
 * @param rotation	Optical flow value which indicates the rotation
 */
void applyControlLaw(int x, int y, int rotation){
 8001ee8:	b590      	push	{r4, r7, lr}
 8001eea:	ed2d 8b02 	vpush	{d8}
 8001eee:	b089      	sub	sp, #36	; 0x24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
	int deltaPitch, deltaRoll, deltaYaw;

	if(!trackingEn) return;
 8001ef8:	4b6b      	ldr	r3, [pc, #428]	; (80020a8 <applyControlLaw+0x1c0>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	f083 0301 	eor.w	r3, r3, #1
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f040 80bf 	bne.w	8002086 <applyControlLaw+0x19e>

	// Integrate values
	xSum += x;
 8001f08:	4b68      	ldr	r3, [pc, #416]	; (80020ac <applyControlLaw+0x1c4>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4413      	add	r3, r2
 8001f10:	4a66      	ldr	r2, [pc, #408]	; (80020ac <applyControlLaw+0x1c4>)
 8001f12:	6013      	str	r3, [r2, #0]
	ySum += y;
 8001f14:	4b66      	ldr	r3, [pc, #408]	; (80020b0 <applyControlLaw+0x1c8>)
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	4a64      	ldr	r2, [pc, #400]	; (80020b0 <applyControlLaw+0x1c8>)
 8001f1e:	6013      	str	r3, [r2, #0]
	rotationSum += rotation;
 8001f20:	4b64      	ldr	r3, [pc, #400]	; (80020b4 <applyControlLaw+0x1cc>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4413      	add	r3, r2
 8001f28:	4a62      	ldr	r2, [pc, #392]	; (80020b4 <applyControlLaw+0x1cc>)
 8001f2a:	6013      	str	r3, [r2, #0]

	// Integral windup
	if(abs(ySum) > PITCH_WINDUP) ySum = 0;
 8001f2c:	4b60      	ldr	r3, [pc, #384]	; (80020b0 <applyControlLaw+0x1c8>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	bfb8      	it	lt
 8001f34:	425b      	neglt	r3, r3
 8001f36:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f3a:	dd02      	ble.n	8001f42 <applyControlLaw+0x5a>
 8001f3c:	4b5c      	ldr	r3, [pc, #368]	; (80020b0 <applyControlLaw+0x1c8>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
	if(abs(rotationSum) > ROLL_WINDUP) rotationSum = 0;
 8001f42:	4b5c      	ldr	r3, [pc, #368]	; (80020b4 <applyControlLaw+0x1cc>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	bfb8      	it	lt
 8001f4a:	425b      	neglt	r3, r3
 8001f4c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f50:	dd02      	ble.n	8001f58 <applyControlLaw+0x70>
 8001f52:	4b58      	ldr	r3, [pc, #352]	; (80020b4 <applyControlLaw+0x1cc>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
	if(abs(xSum) > YAW_WINDUP) xSum = 0;
 8001f58:	4b54      	ldr	r3, [pc, #336]	; (80020ac <applyControlLaw+0x1c4>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	bfb8      	it	lt
 8001f60:	425b      	neglt	r3, r3
 8001f62:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f66:	dd02      	ble.n	8001f6e <applyControlLaw+0x86>
 8001f68:	4b50      	ldr	r3, [pc, #320]	; (80020ac <applyControlLaw+0x1c4>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]

	// PID implementation
	deltaYaw = (float)(x * YAW_P) + (float)(xSum * YAW_I) + (float)((x - xLast) * YAW_D);
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f7fe fad0 	bl	8000514 <__aeabi_i2d>
 8001f74:	a348      	add	r3, pc, #288	; (adr r3, 8002098 <applyControlLaw+0x1b0>)
 8001f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7a:	f7fe fb35 	bl	80005e8 <__aeabi_dmul>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	460c      	mov	r4, r1
 8001f82:	4618      	mov	r0, r3
 8001f84:	4621      	mov	r1, r4
 8001f86:	f7fe fd41 	bl	8000a0c <__aeabi_d2f>
 8001f8a:	ee08 0a10 	vmov	s16, r0
 8001f8e:	4b47      	ldr	r3, [pc, #284]	; (80020ac <applyControlLaw+0x1c4>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe fabe 	bl	8000514 <__aeabi_i2d>
 8001f98:	a341      	add	r3, pc, #260	; (adr r3, 80020a0 <applyControlLaw+0x1b8>)
 8001f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9e:	f7fe fb23 	bl	80005e8 <__aeabi_dmul>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	460c      	mov	r4, r1
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	4621      	mov	r1, r4
 8001faa:	f7fe fd2f 	bl	8000a0c <__aeabi_d2f>
 8001fae:	ee07 0a90 	vmov	s15, r0
 8001fb2:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001fb6:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80020b8 <applyControlLaw+0x1d0>
 8001fba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fc2:	ee17 3a90 	vmov	r3, s15
 8001fc6:	61fb      	str	r3, [r7, #28]
	deltaPitch = y * PITCH_P + ySum * PITCH_I + (y - yLast) * PITCH_D;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	61bb      	str	r3, [r7, #24]
	deltaRoll = rotation * ROLL_P + rotationSum *  ROLL_I +
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
			(rotation - rotationLast) * ROLL_D;

	// Avoid small changes in computed values
	if(abs(deltaYaw)>=DELTALIMIT) motorPos.yawPos +=deltaYaw;
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	bfb8      	it	lt
 8001fd6:	425b      	neglt	r3, r3
 8001fd8:	2b04      	cmp	r3, #4
 8001fda:	dd07      	ble.n	8001fec <applyControlLaw+0x104>
 8001fdc:	4b37      	ldr	r3, [pc, #220]	; (80020bc <applyControlLaw+0x1d4>)
 8001fde:	889a      	ldrh	r2, [r3, #4]
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	4413      	add	r3, r2
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	4b34      	ldr	r3, [pc, #208]	; (80020bc <applyControlLaw+0x1d4>)
 8001fea:	809a      	strh	r2, [r3, #4]
	if(abs(deltaPitch)>=DELTALIMIT) motorPos.pitchPos +=deltaPitch;
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	bfb8      	it	lt
 8001ff2:	425b      	neglt	r3, r3
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	dd07      	ble.n	8002008 <applyControlLaw+0x120>
 8001ff8:	4b30      	ldr	r3, [pc, #192]	; (80020bc <applyControlLaw+0x1d4>)
 8001ffa:	881a      	ldrh	r2, [r3, #0]
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	4413      	add	r3, r2
 8002002:	b29a      	uxth	r2, r3
 8002004:	4b2d      	ldr	r3, [pc, #180]	; (80020bc <applyControlLaw+0x1d4>)
 8002006:	801a      	strh	r2, [r3, #0]
	if(abs(deltaRoll)>=DELTALIMIT) motorPos.rollPos +=deltaRoll;
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	2b00      	cmp	r3, #0
 800200c:	bfb8      	it	lt
 800200e:	425b      	neglt	r3, r3
 8002010:	2b04      	cmp	r3, #4
 8002012:	dd07      	ble.n	8002024 <applyControlLaw+0x13c>
 8002014:	4b29      	ldr	r3, [pc, #164]	; (80020bc <applyControlLaw+0x1d4>)
 8002016:	885a      	ldrh	r2, [r3, #2]
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	b29b      	uxth	r3, r3
 800201c:	4413      	add	r3, r2
 800201e:	b29a      	uxth	r2, r3
 8002020:	4b26      	ldr	r3, [pc, #152]	; (80020bc <applyControlLaw+0x1d4>)
 8002022:	805a      	strh	r2, [r3, #2]

	// Check the signals are in the proper range
	NormalizeRange(motorPos.pitchPos, MAX_POS, MIN_POS);
 8002024:	4b25      	ldr	r3, [pc, #148]	; (80020bc <applyControlLaw+0x1d4>)
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	f640 427f 	movw	r2, #3199	; 0xc7f
 800202c:	f641 01ff 	movw	r1, #6399	; 0x18ff
 8002030:	4618      	mov	r0, r3
 8002032:	f000 f87f 	bl	8002134 <NormalizeRange>
	NormalizeRange(motorPos.rollPos, MAX_POS, MIN_POS);
 8002036:	4b21      	ldr	r3, [pc, #132]	; (80020bc <applyControlLaw+0x1d4>)
 8002038:	885b      	ldrh	r3, [r3, #2]
 800203a:	f640 427f 	movw	r2, #3199	; 0xc7f
 800203e:	f641 01ff 	movw	r1, #6399	; 0x18ff
 8002042:	4618      	mov	r0, r3
 8002044:	f000 f876 	bl	8002134 <NormalizeRange>
	NormalizeRange(motorPos.yawPos, MAX_POS, MIN_POS);
 8002048:	4b1c      	ldr	r3, [pc, #112]	; (80020bc <applyControlLaw+0x1d4>)
 800204a:	889b      	ldrh	r3, [r3, #4]
 800204c:	f640 427f 	movw	r2, #3199	; 0xc7f
 8002050:	f641 01ff 	movw	r1, #6399	; 0x18ff
 8002054:	4618      	mov	r0, r3
 8002056:	f000 f86d 	bl	8002134 <NormalizeRange>

	// RC control signals generation
	TIM3->CCR1 = motorPos.rollPos;
 800205a:	4b18      	ldr	r3, [pc, #96]	; (80020bc <applyControlLaw+0x1d4>)
 800205c:	885a      	ldrh	r2, [r3, #2]
 800205e:	4b18      	ldr	r3, [pc, #96]	; (80020c0 <applyControlLaw+0x1d8>)
 8002060:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = motorPos.pitchPos;
 8002062:	4b16      	ldr	r3, [pc, #88]	; (80020bc <applyControlLaw+0x1d4>)
 8002064:	881a      	ldrh	r2, [r3, #0]
 8002066:	4b16      	ldr	r3, [pc, #88]	; (80020c0 <applyControlLaw+0x1d8>)
 8002068:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR4 = motorPos.yawPos;
 800206a:	4b14      	ldr	r3, [pc, #80]	; (80020bc <applyControlLaw+0x1d4>)
 800206c:	889a      	ldrh	r2, [r3, #4]
 800206e:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <applyControlLaw+0x1d8>)
 8002070:	641a      	str	r2, [r3, #64]	; 0x40

	// Save values to differentiation
	xLast = x;
 8002072:	4a14      	ldr	r2, [pc, #80]	; (80020c4 <applyControlLaw+0x1dc>)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6013      	str	r3, [r2, #0]
	yLast = y;
 8002078:	4a13      	ldr	r2, [pc, #76]	; (80020c8 <applyControlLaw+0x1e0>)
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	6013      	str	r3, [r2, #0]
	rotationLast = rotation;
 800207e:	4a13      	ldr	r2, [pc, #76]	; (80020cc <applyControlLaw+0x1e4>)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6013      	str	r3, [r2, #0]
 8002084:	e000      	b.n	8002088 <applyControlLaw+0x1a0>
	if(!trackingEn) return;
 8002086:	bf00      	nop
}
 8002088:	3724      	adds	r7, #36	; 0x24
 800208a:	46bd      	mov	sp, r7
 800208c:	ecbd 8b02 	vpop	{d8}
 8002090:	bd90      	pop	{r4, r7, pc}
 8002092:	bf00      	nop
 8002094:	f3af 8000 	nop.w
 8002098:	33333333 	.word	0x33333333
 800209c:	3fd33333 	.word	0x3fd33333
 80020a0:	47ae147b 	.word	0x47ae147b
 80020a4:	3f847ae1 	.word	0x3f847ae1
 80020a8:	2000068e 	.word	0x2000068e
 80020ac:	200005f8 	.word	0x200005f8
 80020b0:	200005fc 	.word	0x200005fc
 80020b4:	20000600 	.word	0x20000600
 80020b8:	00000000 	.word	0x00000000
 80020bc:	20000554 	.word	0x20000554
 80020c0:	40000400 	.word	0x40000400
 80020c4:	20000604 	.word	0x20000604
 80020c8:	20000608 	.word	0x20000608
 80020cc:	2000060c 	.word	0x2000060c

080020d0 <IsTrackingEnable>:

/**
 * @brief	Check if tracking function is enable/disable
 * @return	True if the tracking function is enable, False if it is disable
 */
bool IsTrackingEnable(){
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
	return trackingEn;
 80020d4:	4b03      	ldr	r3, [pc, #12]	; (80020e4 <IsTrackingEnable+0x14>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	2000068e 	.word	0x2000068e

080020e8 <enablePWM>:

/**
 * @brief	Enable RC (PWM) signal generation
 */
void enablePWM(){
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
	// Enable output compare OCx channels
	//SET_BIT(TIM3->CCER, TIM_CCER_CC4E);
	MODIFY_REG(TIM3->CCER, ~(TIM_CCER_CC1NE | TIM_CCER_CC2NE),
 80020ec:	4b0f      	ldr	r3, [pc, #60]	; (800212c <enablePWM+0x44>)
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80020f4:	4a0d      	ldr	r2, [pc, #52]	; (800212c <enablePWM+0x44>)
 80020f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020fa:	f043 0311 	orr.w	r3, r3, #17
 80020fe:	6213      	str	r3, [r2, #32]
			(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC4E));

	// Enable master output
	MODIFY_REG(TIM3->BDTR, ~(TIM_BDTR_OSSI | TIM_BDTR_OSSR), TIM_BDTR_MOE);
 8002100:	4b0a      	ldr	r3, [pc, #40]	; (800212c <enablePWM+0x44>)
 8002102:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002104:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002108:	4a08      	ldr	r2, [pc, #32]	; (800212c <enablePWM+0x44>)
 800210a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800210e:	6453      	str	r3, [r2, #68]	; 0x44

	// Enable counter
	SET_BIT(TIM3->CR1, TIM_CR1_CEN);
 8002110:	4b06      	ldr	r3, [pc, #24]	; (800212c <enablePWM+0x44>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a05      	ldr	r2, [pc, #20]	; (800212c <enablePWM+0x44>)
 8002116:	f043 0301 	orr.w	r3, r3, #1
 800211a:	6013      	str	r3, [r2, #0]

	pwmEn = true;
 800211c:	4b04      	ldr	r3, [pc, #16]	; (8002130 <enablePWM+0x48>)
 800211e:	2201      	movs	r2, #1
 8002120:	701a      	strb	r2, [r3, #0]
}
 8002122:	bf00      	nop
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	40000400 	.word	0x40000400
 8002130:	2000068f 	.word	0x2000068f

08002134 <NormalizeRange>:
 * @brief	Avoid out of range values in RC signals
 * @param value	Current value of signal
 * @param MaxRange	Maximum value for signal
 * @param MinRange	Minimum value for signal
 */
void NormalizeRange(int value, int MaxRange, int MinRange){
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
	if(value > MaxRange){
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	429a      	cmp	r2, r3
 8002146:	dd02      	ble.n	800214e <NormalizeRange+0x1a>
		value = MaxRange;
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	60fb      	str	r3, [r7, #12]
	}
	else if(value < MinRange){
		value = MinRange;
	}
}
 800214c:	e005      	b.n	800215a <NormalizeRange+0x26>
	else if(value < MinRange){
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	429a      	cmp	r2, r3
 8002154:	da01      	bge.n	800215a <NormalizeRange+0x26>
		value = MinRange;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	60fb      	str	r3, [r7, #12]
}
 800215a:	bf00      	nop
 800215c:	3714      	adds	r7, #20
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
	...

08002168 <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
	static char bufferIn[BUFFER_SIZE];
	static int i = 0;

	if(READ_BIT(USART2->ISR, USART_ISR_ORE)){
 800216c:	4b22      	ldr	r3, [pc, #136]	; (80021f8 <USART2_IRQHandler+0x90>)
 800216e:	69db      	ldr	r3, [r3, #28]
 8002170:	f003 0308 	and.w	r3, r3, #8
 8002174:	2b00      	cmp	r3, #0
 8002176:	d00d      	beq.n	8002194 <USART2_IRQHandler+0x2c>
		SET_BIT(USART2->ICR, USART_ICR_ORECF);
 8002178:	4b1f      	ldr	r3, [pc, #124]	; (80021f8 <USART2_IRQHandler+0x90>)
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	4a1e      	ldr	r2, [pc, #120]	; (80021f8 <USART2_IRQHandler+0x90>)
 800217e:	f043 0308 	orr.w	r3, r3, #8
 8002182:	6213      	str	r3, [r2, #32]
		// Flush all data in USART RX
		SET_BIT(USART2->RQR, USART_RQR_RXFRQ);
 8002184:	4b1c      	ldr	r3, [pc, #112]	; (80021f8 <USART2_IRQHandler+0x90>)
 8002186:	8b1b      	ldrh	r3, [r3, #24]
 8002188:	b29b      	uxth	r3, r3
 800218a:	4a1b      	ldr	r2, [pc, #108]	; (80021f8 <USART2_IRQHandler+0x90>)
 800218c:	f043 0308 	orr.w	r3, r3, #8
 8002190:	b29b      	uxth	r3, r3
 8002192:	8313      	strh	r3, [r2, #24]
	}
	if(READ_BIT(USART2->ISR, USART_ISR_RXNE)){
 8002194:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <USART2_IRQHandler+0x90>)
 8002196:	69db      	ldr	r3, [r3, #28]
 8002198:	f003 0320 	and.w	r3, r3, #32
 800219c:	2b00      	cmp	r3, #0
 800219e:	d029      	beq.n	80021f4 <USART2_IRQHandler+0x8c>
		bufferIn[i] = READ_REG(USART2->RDR);
 80021a0:	4b15      	ldr	r3, [pc, #84]	; (80021f8 <USART2_IRQHandler+0x90>)
 80021a2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	4b15      	ldr	r3, [pc, #84]	; (80021fc <USART2_IRQHandler+0x94>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	b2d1      	uxtb	r1, r2
 80021ac:	4a14      	ldr	r2, [pc, #80]	; (8002200 <USART2_IRQHandler+0x98>)
 80021ae:	54d1      	strb	r1, [r2, r3]

		if(bufferIn[i] == TAIL_CHAR){
 80021b0:	4b12      	ldr	r3, [pc, #72]	; (80021fc <USART2_IRQHandler+0x94>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a12      	ldr	r2, [pc, #72]	; (8002200 <USART2_IRQHandler+0x98>)
 80021b6:	5cd3      	ldrb	r3, [r2, r3]
 80021b8:	2b0a      	cmp	r3, #10
 80021ba:	d10e      	bne.n	80021da <USART2_IRQHandler+0x72>
			i++;
 80021bc:	4b0f      	ldr	r3, [pc, #60]	; (80021fc <USART2_IRQHandler+0x94>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	3301      	adds	r3, #1
 80021c2:	4a0e      	ldr	r2, [pc, #56]	; (80021fc <USART2_IRQHandler+0x94>)
 80021c4:	6013      	str	r3, [r2, #0]
			decodeCmd(bufferIn, i);
 80021c6:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <USART2_IRQHandler+0x94>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4619      	mov	r1, r3
 80021cc:	480c      	ldr	r0, [pc, #48]	; (8002200 <USART2_IRQHandler+0x98>)
 80021ce:	f7ff fd63 	bl	8001c98 <decodeCmd>
			i = 0;
 80021d2:	4b0a      	ldr	r3, [pc, #40]	; (80021fc <USART2_IRQHandler+0x94>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
		else{
			i++;
		}
	}

}
 80021d8:	e00c      	b.n	80021f4 <USART2_IRQHandler+0x8c>
		else if(i ==  BUFFER_SIZE){
 80021da:	4b08      	ldr	r3, [pc, #32]	; (80021fc <USART2_IRQHandler+0x94>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2b0a      	cmp	r3, #10
 80021e0:	d103      	bne.n	80021ea <USART2_IRQHandler+0x82>
			i = 0;
 80021e2:	4b06      	ldr	r3, [pc, #24]	; (80021fc <USART2_IRQHandler+0x94>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
}
 80021e8:	e004      	b.n	80021f4 <USART2_IRQHandler+0x8c>
			i++;
 80021ea:	4b04      	ldr	r3, [pc, #16]	; (80021fc <USART2_IRQHandler+0x94>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	3301      	adds	r3, #1
 80021f0:	4a02      	ldr	r2, [pc, #8]	; (80021fc <USART2_IRQHandler+0x94>)
 80021f2:	6013      	str	r3, [r2, #0]
}
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40004400 	.word	0x40004400
 80021fc:	20000610 	.word	0x20000610
 8002200:	20000614 	.word	0x20000614

08002204 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800220c:	4b08      	ldr	r3, [pc, #32]	; (8002230 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800220e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002210:	4907      	ldr	r1, [pc, #28]	; (8002230 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4313      	orrs	r3, r2
 8002216:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002218:	4b05      	ldr	r3, [pc, #20]	; (8002230 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800221a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4013      	ands	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002222:	68fb      	ldr	r3, [r7, #12]
}
 8002224:	bf00      	nop
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr
 8002230:	40021000 	.word	0x40021000

08002234 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8002234:	b480      	push	{r7}
 8002236:	b087      	sub	sp, #28
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 800223e:	4a17      	ldr	r2, [pc, #92]	; (800229c <LL_SYSCFG_SetEXTISource+0x68>)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	b2db      	uxtb	r3, r3
 8002244:	3302      	adds	r3, #2
 8002246:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	0c1b      	lsrs	r3, r3, #16
 800224e:	43db      	mvns	r3, r3
 8002250:	ea02 0103 	and.w	r1, r2, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	0c1b      	lsrs	r3, r3, #16
 8002258:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	fa93 f3a3 	rbit	r3, r3
 8002260:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d101      	bne.n	8002270 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 800226c:	2320      	movs	r3, #32
 800226e:	e003      	b.n	8002278 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	fab3 f383 	clz	r3, r3
 8002276:	b2db      	uxtb	r3, r3
 8002278:	461a      	mov	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	fa03 f202 	lsl.w	r2, r3, r2
 8002280:	4806      	ldr	r0, [pc, #24]	; (800229c <LL_SYSCFG_SetEXTISource+0x68>)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	430a      	orrs	r2, r1
 8002288:	3302      	adds	r3, #2
 800228a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800228e:	bf00      	nop
 8002290:	371c      	adds	r7, #28
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40010000 	.word	0x40010000

080022a0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b08b      	sub	sp, #44	; 0x2c
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	fa93 f3a3 	rbit	r3, r3
 80022ba:	613b      	str	r3, [r7, #16]
  return result;
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80022c6:	2320      	movs	r3, #32
 80022c8:	e003      	b.n	80022d2 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	fab3 f383 	clz	r3, r3
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	2103      	movs	r1, #3
 80022d6:	fa01 f303 	lsl.w	r3, r1, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	401a      	ands	r2, r3
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e2:	6a3b      	ldr	r3, [r7, #32]
 80022e4:	fa93 f3a3 	rbit	r3, r3
 80022e8:	61fb      	str	r3, [r7, #28]
  return result;
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80022ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80022f4:	2320      	movs	r3, #32
 80022f6:	e003      	b.n	8002300 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80022f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fa:	fab3 f383 	clz	r3, r3
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	fa01 f303 	lsl.w	r3, r1, r3
 8002308:	431a      	orrs	r2, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	601a      	str	r2, [r3, #0]
}
 800230e:	bf00      	nop
 8002310:	372c      	adds	r7, #44	; 0x2c
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr

0800231a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800231a:	b480      	push	{r7}
 800231c:	b08b      	sub	sp, #44	; 0x2c
 800231e:	af00      	add	r7, sp, #0
 8002320:	60f8      	str	r0, [r7, #12]
 8002322:	60b9      	str	r1, [r7, #8]
 8002324:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	fa93 f3a3 	rbit	r3, r3
 8002334:	613b      	str	r3, [r7, #16]
  return result;
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002340:	2320      	movs	r3, #32
 8002342:	e003      	b.n	800234c <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	fab3 f383 	clz	r3, r3
 800234a:	b2db      	uxtb	r3, r3
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	2103      	movs	r1, #3
 8002350:	fa01 f303 	lsl.w	r3, r1, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	401a      	ands	r2, r3
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235c:	6a3b      	ldr	r3, [r7, #32]
 800235e:	fa93 f3a3 	rbit	r3, r3
 8002362:	61fb      	str	r3, [r7, #28]
  return result;
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800236e:	2320      	movs	r3, #32
 8002370:	e003      	b.n	800237a <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002374:	fab3 f383 	clz	r3, r3
 8002378:	b2db      	uxtb	r3, r3
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	fa01 f303 	lsl.w	r3, r1, r3
 8002382:	431a      	orrs	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	60da      	str	r2, [r3, #12]
}
 8002388:	bf00      	nop
 800238a:	372c      	adds	r7, #44	; 0x2c
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08a      	sub	sp, #40	; 0x28
 80023b4:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80023b6:	f107 031c 	add.w	r3, r7, #28
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	605a      	str	r2, [r3, #4]
 80023c0:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c2:	1d3b      	adds	r3, r7, #4
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	605a      	str	r2, [r3, #4]
 80023ca:	609a      	str	r2, [r3, #8]
 80023cc:	60da      	str	r2, [r3, #12]
 80023ce:	611a      	str	r2, [r3, #16]
 80023d0:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80023d2:	2004      	movs	r0, #4
 80023d4:	f7ff ff16 	bl	8002204 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 80023d8:	2080      	movs	r0, #128	; 0x80
 80023da:	f7ff ff13 	bl	8002204 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80023de:	2001      	movs	r0, #1
 80023e0:	f7ff ff10 	bl	8002204 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80023e4:	2002      	movs	r0, #2
 80023e6:	f7ff ff0d 	bl	8002204 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 80023ea:	2120      	movs	r1, #32
 80023ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023f0:	f7ff ffd0 	bl	8002394 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80023f4:	491b      	ldr	r1, [pc, #108]	; (8002464 <MX_GPIO_Init+0xb4>)
 80023f6:	2002      	movs	r0, #2
 80023f8:	f7ff ff1c 	bl	8002234 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80023fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002400:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8002402:	2300      	movs	r3, #0
 8002404:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002406:	2301      	movs	r3, #1
 8002408:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800240c:	2300      	movs	r3, #0
 800240e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8002412:	2302      	movs	r3, #2
 8002414:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8002418:	f107 031c 	add.w	r3, r7, #28
 800241c:	4618      	mov	r0, r3
 800241e:	f001 fd0b 	bl	8003e38 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8002422:	2200      	movs	r2, #0
 8002424:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002428:	480f      	ldr	r0, [pc, #60]	; (8002468 <MX_GPIO_Init+0xb8>)
 800242a:	f7ff ff76 	bl	800231a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 800242e:	2200      	movs	r2, #0
 8002430:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002434:	480c      	ldr	r0, [pc, #48]	; (8002468 <MX_GPIO_Init+0xb8>)
 8002436:	f7ff ff33 	bl	80022a0 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 800243a:	2320      	movs	r3, #32
 800243c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800243e:	2301      	movs	r3, #1
 8002440:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002442:	2300      	movs	r3, #0
 8002444:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800244a:	2300      	movs	r3, #0
 800244c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800244e:	1d3b      	adds	r3, r7, #4
 8002450:	4619      	mov	r1, r3
 8002452:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002456:	f001 ff26 	bl	80042a6 <LL_GPIO_Init>

}
 800245a:	bf00      	nop
 800245c:	3728      	adds	r7, #40	; 0x28
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	00f00003 	.word	0x00f00003
 8002468:	48000800 	.word	0x48000800

0800246c <__NVIC_SetPriorityGrouping>:
{
 800246c:	b480      	push	{r7}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800247c:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <__NVIC_SetPriorityGrouping+0x44>)
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002482:	68ba      	ldr	r2, [r7, #8]
 8002484:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002488:	4013      	ands	r3, r2
 800248a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002494:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002498:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800249c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800249e:	4a04      	ldr	r2, [pc, #16]	; (80024b0 <__NVIC_SetPriorityGrouping+0x44>)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	60d3      	str	r3, [r2, #12]
}
 80024a4:	bf00      	nop
 80024a6:	3714      	adds	r7, #20
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80024b8:	4b05      	ldr	r3, [pc, #20]	; (80024d0 <LL_RCC_HSI_Enable+0x1c>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a04      	ldr	r2, [pc, #16]	; (80024d0 <LL_RCC_HSI_Enable+0x1c>)
 80024be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024c2:	6013      	str	r3, [r2, #0]
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	40021000 	.word	0x40021000

080024d4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80024d8:	4b07      	ldr	r3, [pc, #28]	; (80024f8 <LL_RCC_HSI_IsReady+0x24>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024e4:	d101      	bne.n	80024ea <LL_RCC_HSI_IsReady+0x16>
 80024e6:	2301      	movs	r3, #1
 80024e8:	e000      	b.n	80024ec <LL_RCC_HSI_IsReady+0x18>
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	40021000 	.word	0x40021000

080024fc <LL_RCC_HSI_SetCalibTrimming>:
  * @param  Value Between Min_Data = 0 and Max_Data = 31 on STM32L47x/STM32L48x or
  *               between Min_Data = 0 and Max_Data = 127 on other devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002504:	4b07      	ldr	r3, [pc, #28]	; (8002524 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	061b      	lsls	r3, r3, #24
 8002510:	4904      	ldr	r1, [pc, #16]	; (8002524 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002512:	4313      	orrs	r3, r2
 8002514:	604b      	str	r3, [r1, #4]
}
 8002516:	bf00      	nop
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	40021000 	.word	0x40021000

08002528 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002530:	4b06      	ldr	r3, [pc, #24]	; (800254c <LL_RCC_SetSysClkSource+0x24>)
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f023 0203 	bic.w	r2, r3, #3
 8002538:	4904      	ldr	r1, [pc, #16]	; (800254c <LL_RCC_SetSysClkSource+0x24>)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4313      	orrs	r3, r2
 800253e:	608b      	str	r3, [r1, #8]
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	40021000 	.word	0x40021000

08002550 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002554:	4b04      	ldr	r3, [pc, #16]	; (8002568 <LL_RCC_GetSysClkSource+0x18>)
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f003 030c 	and.w	r3, r3, #12
}
 800255c:	4618      	mov	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	40021000 	.word	0x40021000

0800256c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002574:	4b06      	ldr	r3, [pc, #24]	; (8002590 <LL_RCC_SetAHBPrescaler+0x24>)
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800257c:	4904      	ldr	r1, [pc, #16]	; (8002590 <LL_RCC_SetAHBPrescaler+0x24>)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4313      	orrs	r3, r2
 8002582:	608b      	str	r3, [r1, #8]
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	40021000 	.word	0x40021000

08002594 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800259c:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <LL_RCC_SetAPB1Prescaler+0x24>)
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025a4:	4904      	ldr	r1, [pc, #16]	; (80025b8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	608b      	str	r3, [r1, #8]
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	40021000 	.word	0x40021000

080025bc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80025c4:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025cc:	4904      	ldr	r1, [pc, #16]	; (80025e0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	608b      	str	r3, [r1, #8]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	40021000 	.word	0x40021000

080025e4 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 80025ec:	4b09      	ldr	r3, [pc, #36]	; (8002614 <LL_RCC_SetUSARTClockSource+0x30>)
 80025ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	0c1b      	lsrs	r3, r3, #16
 80025f6:	43db      	mvns	r3, r3
 80025f8:	401a      	ands	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	4905      	ldr	r1, [pc, #20]	; (8002614 <LL_RCC_SetUSARTClockSource+0x30>)
 8002600:	4313      	orrs	r3, r2
 8002602:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002606:	bf00      	nop
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40021000 	.word	0x40021000

08002618 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800261c:	4b05      	ldr	r3, [pc, #20]	; (8002634 <LL_RCC_PLL_Enable+0x1c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a04      	ldr	r2, [pc, #16]	; (8002634 <LL_RCC_PLL_Enable+0x1c>)
 8002622:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002626:	6013      	str	r3, [r2, #0]
}
 8002628:	bf00      	nop
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40021000 	.word	0x40021000

08002638 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 800263c:	4b07      	ldr	r3, [pc, #28]	; (800265c <LL_RCC_PLL_IsReady+0x24>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002644:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002648:	d101      	bne.n	800264e <LL_RCC_PLL_IsReady+0x16>
 800264a:	2301      	movs	r3, #1
 800264c:	e000      	b.n	8002650 <LL_RCC_PLL_IsReady+0x18>
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	40021000 	.word	0x40021000

08002660 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800266e:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002670:	68da      	ldr	r2, [r3, #12]
 8002672:	4b0a      	ldr	r3, [pc, #40]	; (800269c <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8002674:	4013      	ands	r3, r2
 8002676:	68f9      	ldr	r1, [r7, #12]
 8002678:	68ba      	ldr	r2, [r7, #8]
 800267a:	4311      	orrs	r1, r2
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	0212      	lsls	r2, r2, #8
 8002680:	4311      	orrs	r1, r2
 8002682:	683a      	ldr	r2, [r7, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	4904      	ldr	r1, [pc, #16]	; (8002698 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002688:	4313      	orrs	r3, r2
 800268a:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 800268c:	bf00      	nop
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	40021000 	.word	0x40021000
 800269c:	f9ff808c 	.word	0xf9ff808c

080026a0 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80026a4:	4b05      	ldr	r3, [pc, #20]	; (80026bc <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	4a04      	ldr	r2, [pc, #16]	; (80026bc <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80026aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026ae:	60d3      	str	r3, [r2, #12]
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	40021000 	.word	0x40021000

080026c0 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80026c8:	4b08      	ldr	r3, [pc, #32]	; (80026ec <LL_APB1_GRP1_EnableClock+0x2c>)
 80026ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80026cc:	4907      	ldr	r1, [pc, #28]	; (80026ec <LL_APB1_GRP1_EnableClock+0x2c>)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80026d4:	4b05      	ldr	r3, [pc, #20]	; (80026ec <LL_APB1_GRP1_EnableClock+0x2c>)
 80026d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4013      	ands	r3, r2
 80026dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026de:	68fb      	ldr	r3, [r7, #12]
}
 80026e0:	bf00      	nop
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	40021000 	.word	0x40021000

080026f0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80026f8:	4b08      	ldr	r3, [pc, #32]	; (800271c <LL_APB2_GRP1_EnableClock+0x2c>)
 80026fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026fc:	4907      	ldr	r1, [pc, #28]	; (800271c <LL_APB2_GRP1_EnableClock+0x2c>)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4313      	orrs	r3, r2
 8002702:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002704:	4b05      	ldr	r3, [pc, #20]	; (800271c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002706:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4013      	ands	r3, r2
 800270c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800270e:	68fb      	ldr	r3, [r7, #12]
}
 8002710:	bf00      	nop
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	40021000 	.word	0x40021000

08002720 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002728:	4b06      	ldr	r3, [pc, #24]	; (8002744 <LL_FLASH_SetLatency+0x24>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f023 0207 	bic.w	r2, r3, #7
 8002730:	4904      	ldr	r1, [pc, #16]	; (8002744 <LL_FLASH_SetLatency+0x24>)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4313      	orrs	r3, r2
 8002736:	600b      	str	r3, [r1, #0]
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	40022000 	.word	0x40022000

08002748 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800274c:	4b04      	ldr	r3, [pc, #16]	; (8002760 <LL_FLASH_GetLatency+0x18>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0307 	and.w	r3, r3, #7
}
 8002754:	4618      	mov	r0, r3
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	40022000 	.word	0x40022000

08002764 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800276c:	4b06      	ldr	r3, [pc, #24]	; (8002788 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8002774:	4904      	ldr	r1, [pc, #16]	; (8002788 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4313      	orrs	r3, r2
 800277a:	600b      	str	r3, [r1, #0]
}
 800277c:	bf00      	nop
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr
 8002788:	40007000 	.word	0x40007000

0800278c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002790:	2001      	movs	r0, #1
 8002792:	f7ff ffad 	bl	80026f0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8002796:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800279a:	f7ff ff91 	bl	80026c0 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800279e:	2003      	movs	r0, #3
 80027a0:	f7ff fe64 	bl	800246c <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027a4:	f000 f818 	bl	80027d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027a8:	f7ff fe02 	bl	80023b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80027ac:	f001 f89c 	bl	80038e8 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80027b0:	f000 fb30 	bl	8002e14 <MX_SPI2_Init>
  MX_TIM1_Init();
 80027b4:	f000 fe7e 	bl	80034b4 <MX_TIM1_Init>
  MX_SPI3_Init();
 80027b8:	f000 fb9a 	bl	8002ef0 <MX_SPI3_Init>
  MX_TIM3_Init();
 80027bc:	f000 feb0 	bl	8003520 <MX_TIM3_Init>
  MX_TIM4_Init();
 80027c0:	f000 ff6a 	bl	8003698 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  startupPrint();
 80027c4:	f001 f906 	bl	80039d4 <startupPrint>

  gimbalControlInit();
 80027c8:	f7ff fa56 	bl	8001c78 <gimbalControlInit>

  eyes_init();
 80027cc:	f7fe fde8 	bl	80013a0 <eyes_init>
  eyes_start();
 80027d0:	f7fe fe0a 	bl	80013e8 <eyes_start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80027d4:	e7fe      	b.n	80027d4 <main+0x48>
	...

080027d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 80027dc:	2003      	movs	r0, #3
 80027de:	f7ff ff9f 	bl	8002720 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 80027e2:	bf00      	nop
 80027e4:	f7ff ffb0 	bl	8002748 <LL_FLASH_GetLatency>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b03      	cmp	r3, #3
 80027ec:	d1fa      	bne.n	80027e4 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80027ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80027f2:	f7ff ffb7 	bl	8002764 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 80027f6:	f7ff fe5d 	bl	80024b4 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80027fa:	bf00      	nop
 80027fc:	f7ff fe6a 	bl	80024d4 <LL_RCC_HSI_IsReady>
 8002800:	4603      	mov	r3, r0
 8002802:	2b01      	cmp	r3, #1
 8002804:	d1fa      	bne.n	80027fc <SystemClock_Config+0x24>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8002806:	2010      	movs	r0, #16
 8002808:	f7ff fe78 	bl	80024fc <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_1, 8, LL_RCC_PLLR_DIV_2);
 800280c:	2300      	movs	r3, #0
 800280e:	2208      	movs	r2, #8
 8002810:	2100      	movs	r1, #0
 8002812:	2002      	movs	r0, #2
 8002814:	f7ff ff24 	bl	8002660 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8002818:	f7ff ff42 	bl	80026a0 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 800281c:	f7ff fefc 	bl	8002618 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8002820:	bf00      	nop
 8002822:	f7ff ff09 	bl	8002638 <LL_RCC_PLL_IsReady>
 8002826:	4603      	mov	r3, r0
 8002828:	2b01      	cmp	r3, #1
 800282a:	d1fa      	bne.n	8002822 <SystemClock_Config+0x4a>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800282c:	2003      	movs	r0, #3
 800282e:	f7ff fe7b 	bl	8002528 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002832:	bf00      	nop
 8002834:	f7ff fe8c 	bl	8002550 <LL_RCC_GetSysClkSource>
 8002838:	4603      	mov	r3, r0
 800283a:	2b0c      	cmp	r3, #12
 800283c:	d1fa      	bne.n	8002834 <SystemClock_Config+0x5c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800283e:	2000      	movs	r0, #0
 8002840:	f7ff fe94 	bl	800256c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002844:	2000      	movs	r0, #0
 8002846:	f7ff fea5 	bl	8002594 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800284a:	2000      	movs	r0, #0
 800284c:	f7ff feb6 	bl	80025bc <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(64000000);
 8002850:	4805      	ldr	r0, [pc, #20]	; (8002868 <SystemClock_Config+0x90>)
 8002852:	f002 fef9 	bl	8005648 <LL_Init1msTick>

  LL_SetSystemCoreClock(64000000);
 8002856:	4804      	ldr	r0, [pc, #16]	; (8002868 <SystemClock_Config+0x90>)
 8002858:	f002 ff2a 	bl	80056b0 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 800285c:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 8002860:	f7ff fec0 	bl	80025e4 <LL_RCC_SetUSARTClockSource>
}
 8002864:	bf00      	nop
 8002866:	bd80      	pop	{r7, pc}
 8002868:	03d09000 	.word	0x03d09000

0800286c <OF_ResetCoefficients>:
static int16_t frameIdx;

/**
 * @brief Reset the coefficient values and the frame's pixel index to zero
 */
void OF_ResetCoefficients(){
 800286c:	b490      	push	{r4, r7}
 800286e:	af00      	add	r7, sp, #0
	A[0] = B[0] = C[0] = D[0] = E[0] = 0;
 8002870:	4a22      	ldr	r2, [pc, #136]	; (80028fc <OF_ResetCoefficients+0x90>)
 8002872:	f04f 0300 	mov.w	r3, #0
 8002876:	f04f 0400 	mov.w	r4, #0
 800287a:	e9c2 3400 	strd	r3, r4, [r2]
 800287e:	4b1f      	ldr	r3, [pc, #124]	; (80028fc <OF_ResetCoefficients+0x90>)
 8002880:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002884:	4a1e      	ldr	r2, [pc, #120]	; (8002900 <OF_ResetCoefficients+0x94>)
 8002886:	e9c2 3400 	strd	r3, r4, [r2]
 800288a:	4b1d      	ldr	r3, [pc, #116]	; (8002900 <OF_ResetCoefficients+0x94>)
 800288c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002890:	4a1c      	ldr	r2, [pc, #112]	; (8002904 <OF_ResetCoefficients+0x98>)
 8002892:	e9c2 3400 	strd	r3, r4, [r2]
 8002896:	4b1b      	ldr	r3, [pc, #108]	; (8002904 <OF_ResetCoefficients+0x98>)
 8002898:	e9d3 3400 	ldrd	r3, r4, [r3]
 800289c:	4a1a      	ldr	r2, [pc, #104]	; (8002908 <OF_ResetCoefficients+0x9c>)
 800289e:	e9c2 3400 	strd	r3, r4, [r2]
 80028a2:	4b19      	ldr	r3, [pc, #100]	; (8002908 <OF_ResetCoefficients+0x9c>)
 80028a4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80028a8:	4a18      	ldr	r2, [pc, #96]	; (800290c <OF_ResetCoefficients+0xa0>)
 80028aa:	e9c2 3400 	strd	r3, r4, [r2]
	A[1] = B[1] = C[1] = D[1] = E[1] = 0;
 80028ae:	4a13      	ldr	r2, [pc, #76]	; (80028fc <OF_ResetCoefficients+0x90>)
 80028b0:	f04f 0300 	mov.w	r3, #0
 80028b4:	f04f 0400 	mov.w	r4, #0
 80028b8:	e9c2 3402 	strd	r3, r4, [r2, #8]
 80028bc:	4b0f      	ldr	r3, [pc, #60]	; (80028fc <OF_ResetCoefficients+0x90>)
 80028be:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80028c2:	4a0f      	ldr	r2, [pc, #60]	; (8002900 <OF_ResetCoefficients+0x94>)
 80028c4:	e9c2 3402 	strd	r3, r4, [r2, #8]
 80028c8:	4b0d      	ldr	r3, [pc, #52]	; (8002900 <OF_ResetCoefficients+0x94>)
 80028ca:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80028ce:	4a0d      	ldr	r2, [pc, #52]	; (8002904 <OF_ResetCoefficients+0x98>)
 80028d0:	e9c2 3402 	strd	r3, r4, [r2, #8]
 80028d4:	4b0b      	ldr	r3, [pc, #44]	; (8002904 <OF_ResetCoefficients+0x98>)
 80028d6:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80028da:	4a0b      	ldr	r2, [pc, #44]	; (8002908 <OF_ResetCoefficients+0x9c>)
 80028dc:	e9c2 3402 	strd	r3, r4, [r2, #8]
 80028e0:	4b09      	ldr	r3, [pc, #36]	; (8002908 <OF_ResetCoefficients+0x9c>)
 80028e2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80028e6:	4a09      	ldr	r2, [pc, #36]	; (800290c <OF_ResetCoefficients+0xa0>)
 80028e8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	frameIdx = 0;
 80028ec:	4b08      	ldr	r3, [pc, #32]	; (8002910 <OF_ResetCoefficients+0xa4>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	801a      	strh	r2, [r3, #0]
}
 80028f2:	bf00      	nop
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bc90      	pop	{r4, r7}
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	20000660 	.word	0x20000660
 8002900:	20000650 	.word	0x20000650
 8002904:	20000640 	.word	0x20000640
 8002908:	20000630 	.word	0x20000630
 800290c:	20000620 	.word	0x20000620
 8002910:	2000067c 	.word	0x2000067c

08002914 <OF_ComputeCoefficients>:
 * @param dev	The device where the frames from
 * @param currentFrame	The current frame to process the optical flow
 * @param lastFrame		The reference frame to process the optical flow
 * @param idx			The frame's pixel index which is going to be processed
 */
void OF_ComputeCoefficients(Device dev, uint8_t currentFrame[], uint8_t lastFrame[], int32_t idx){
 8002914:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 8002918:	b085      	sub	sp, #20
 800291a:	af00      	add	r7, sp, #0
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
 8002920:	603b      	str	r3, [r7, #0]
 8002922:	4603      	mov	r3, r0
 8002924:	73fb      	strb	r3, [r7, #15]

	if(fSelect[idx]){
 8002926:	4a76      	ldr	r2, [pc, #472]	; (8002b00 <OF_ComputeCoefficients+0x1ec>)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	4413      	add	r3, r2
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	2b00      	cmp	r3, #0
 8002930:	f000 80e0 	beq.w	8002af4 <OF_ComputeCoefficients+0x1e0>
		deltaX = (lastFrame[f2[frameIdx]] & ADNS2610_PIXEL_DATA) - (lastFrame[f1[frameIdx]] & ADNS2610_PIXEL_DATA);
 8002934:	4b73      	ldr	r3, [pc, #460]	; (8002b04 <OF_ComputeCoefficients+0x1f0>)
 8002936:	f9b3 3000 	ldrsh.w	r3, [r3]
 800293a:	461a      	mov	r2, r3
 800293c:	4b72      	ldr	r3, [pc, #456]	; (8002b08 <OF_ComputeCoefficients+0x1f4>)
 800293e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002942:	461a      	mov	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4413      	add	r3, r2
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800294e:	4b6d      	ldr	r3, [pc, #436]	; (8002b04 <OF_ComputeCoefficients+0x1f0>)
 8002950:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002954:	4619      	mov	r1, r3
 8002956:	4b6d      	ldr	r3, [pc, #436]	; (8002b0c <OF_ComputeCoefficients+0x1f8>)
 8002958:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800295c:	4619      	mov	r1, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	440b      	add	r3, r1
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	461a      	mov	r2, r3
 800296c:	4b68      	ldr	r3, [pc, #416]	; (8002b10 <OF_ComputeCoefficients+0x1fc>)
 800296e:	601a      	str	r2, [r3, #0]
		deltaY = (lastFrame[f4[frameIdx]] & ADNS2610_PIXEL_DATA) - (lastFrame[f3[frameIdx]] & ADNS2610_PIXEL_DATA);
 8002970:	4b64      	ldr	r3, [pc, #400]	; (8002b04 <OF_ComputeCoefficients+0x1f0>)
 8002972:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002976:	461a      	mov	r2, r3
 8002978:	4b66      	ldr	r3, [pc, #408]	; (8002b14 <OF_ComputeCoefficients+0x200>)
 800297a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800297e:	461a      	mov	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4413      	add	r3, r2
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800298a:	4b5e      	ldr	r3, [pc, #376]	; (8002b04 <OF_ComputeCoefficients+0x1f0>)
 800298c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002990:	4619      	mov	r1, r3
 8002992:	4b61      	ldr	r3, [pc, #388]	; (8002b18 <OF_ComputeCoefficients+0x204>)
 8002994:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002998:	4619      	mov	r1, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	440b      	add	r3, r1
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	461a      	mov	r2, r3
 80029a8:	4b5c      	ldr	r3, [pc, #368]	; (8002b1c <OF_ComputeCoefficients+0x208>)
 80029aa:	601a      	str	r2, [r3, #0]
		deltaT = (currentFrame[f0[frameIdx]] & ADNS2610_PIXEL_DATA) - (lastFrame[f0[frameIdx]] & ADNS2610_PIXEL_DATA);
 80029ac:	4b55      	ldr	r3, [pc, #340]	; (8002b04 <OF_ComputeCoefficients+0x1f0>)
 80029ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029b2:	461a      	mov	r2, r3
 80029b4:	4b5a      	ldr	r3, [pc, #360]	; (8002b20 <OF_ComputeCoefficients+0x20c>)
 80029b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80029ba:	461a      	mov	r2, r3
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	4413      	add	r3, r2
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029c6:	4b4f      	ldr	r3, [pc, #316]	; (8002b04 <OF_ComputeCoefficients+0x1f0>)
 80029c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029cc:	4619      	mov	r1, r3
 80029ce:	4b54      	ldr	r3, [pc, #336]	; (8002b20 <OF_ComputeCoefficients+0x20c>)
 80029d0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80029d4:	4619      	mov	r1, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	440b      	add	r3, r1
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	461a      	mov	r2, r3
 80029e4:	4b4f      	ldr	r3, [pc, #316]	; (8002b24 <OF_ComputeCoefficients+0x210>)
 80029e6:	601a      	str	r2, [r3, #0]

		A[dev] += deltaX * deltaX;
 80029e8:	7bfb      	ldrb	r3, [r7, #15]
 80029ea:	4a4f      	ldr	r2, [pc, #316]	; (8002b28 <OF_ComputeCoefficients+0x214>)
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	4413      	add	r3, r2
 80029f0:	e9d3 1200 	ldrd	r1, r2, [r3]
 80029f4:	4b46      	ldr	r3, [pc, #280]	; (8002b10 <OF_ComputeCoefficients+0x1fc>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4845      	ldr	r0, [pc, #276]	; (8002b10 <OF_ComputeCoefficients+0x1fc>)
 80029fa:	6800      	ldr	r0, [r0, #0]
 80029fc:	fb00 f303 	mul.w	r3, r0, r3
 8002a00:	469b      	mov	fp, r3
 8002a02:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8002a06:	7bf8      	ldrb	r0, [r7, #15]
 8002a08:	eb1b 0301 	adds.w	r3, fp, r1
 8002a0c:	eb4c 0402 	adc.w	r4, ip, r2
 8002a10:	4945      	ldr	r1, [pc, #276]	; (8002b28 <OF_ComputeCoefficients+0x214>)
 8002a12:	00c2      	lsls	r2, r0, #3
 8002a14:	440a      	add	r2, r1
 8002a16:	e9c2 3400 	strd	r3, r4, [r2]
		B[dev] += deltaY * deltaX;
 8002a1a:	7bfb      	ldrb	r3, [r7, #15]
 8002a1c:	4a43      	ldr	r2, [pc, #268]	; (8002b2c <OF_ComputeCoefficients+0x218>)
 8002a1e:	00db      	lsls	r3, r3, #3
 8002a20:	4413      	add	r3, r2
 8002a22:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002a26:	4b3d      	ldr	r3, [pc, #244]	; (8002b1c <OF_ComputeCoefficients+0x208>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4839      	ldr	r0, [pc, #228]	; (8002b10 <OF_ComputeCoefficients+0x1fc>)
 8002a2c:	6800      	ldr	r0, [r0, #0]
 8002a2e:	fb00 f303 	mul.w	r3, r0, r3
 8002a32:	469b      	mov	fp, r3
 8002a34:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8002a38:	7bf8      	ldrb	r0, [r7, #15]
 8002a3a:	eb1b 0301 	adds.w	r3, fp, r1
 8002a3e:	eb4c 0402 	adc.w	r4, ip, r2
 8002a42:	493a      	ldr	r1, [pc, #232]	; (8002b2c <OF_ComputeCoefficients+0x218>)
 8002a44:	00c2      	lsls	r2, r0, #3
 8002a46:	440a      	add	r2, r1
 8002a48:	e9c2 3400 	strd	r3, r4, [r2]
		C[dev] += deltaT * deltaX;
 8002a4c:	7bfb      	ldrb	r3, [r7, #15]
 8002a4e:	4a38      	ldr	r2, [pc, #224]	; (8002b30 <OF_ComputeCoefficients+0x21c>)
 8002a50:	00db      	lsls	r3, r3, #3
 8002a52:	4413      	add	r3, r2
 8002a54:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002a58:	4b32      	ldr	r3, [pc, #200]	; (8002b24 <OF_ComputeCoefficients+0x210>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	482c      	ldr	r0, [pc, #176]	; (8002b10 <OF_ComputeCoefficients+0x1fc>)
 8002a5e:	6800      	ldr	r0, [r0, #0]
 8002a60:	fb00 f303 	mul.w	r3, r0, r3
 8002a64:	469b      	mov	fp, r3
 8002a66:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8002a6a:	7bf8      	ldrb	r0, [r7, #15]
 8002a6c:	eb1b 0301 	adds.w	r3, fp, r1
 8002a70:	eb4c 0402 	adc.w	r4, ip, r2
 8002a74:	492e      	ldr	r1, [pc, #184]	; (8002b30 <OF_ComputeCoefficients+0x21c>)
 8002a76:	00c2      	lsls	r2, r0, #3
 8002a78:	440a      	add	r2, r1
 8002a7a:	e9c2 3400 	strd	r3, r4, [r2]
		D[dev] += deltaY * deltaY;
 8002a7e:	7bfb      	ldrb	r3, [r7, #15]
 8002a80:	4a2c      	ldr	r2, [pc, #176]	; (8002b34 <OF_ComputeCoefficients+0x220>)
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	4413      	add	r3, r2
 8002a86:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002a8a:	4b24      	ldr	r3, [pc, #144]	; (8002b1c <OF_ComputeCoefficients+0x208>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4823      	ldr	r0, [pc, #140]	; (8002b1c <OF_ComputeCoefficients+0x208>)
 8002a90:	6800      	ldr	r0, [r0, #0]
 8002a92:	fb00 f303 	mul.w	r3, r0, r3
 8002a96:	469b      	mov	fp, r3
 8002a98:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8002a9c:	7bf8      	ldrb	r0, [r7, #15]
 8002a9e:	eb1b 0301 	adds.w	r3, fp, r1
 8002aa2:	eb4c 0402 	adc.w	r4, ip, r2
 8002aa6:	4923      	ldr	r1, [pc, #140]	; (8002b34 <OF_ComputeCoefficients+0x220>)
 8002aa8:	00c2      	lsls	r2, r0, #3
 8002aaa:	440a      	add	r2, r1
 8002aac:	e9c2 3400 	strd	r3, r4, [r2]
		E[dev] += deltaT * deltaY;
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
 8002ab2:	4a21      	ldr	r2, [pc, #132]	; (8002b38 <OF_ComputeCoefficients+0x224>)
 8002ab4:	00db      	lsls	r3, r3, #3
 8002ab6:	4413      	add	r3, r2
 8002ab8:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002abc:	4b19      	ldr	r3, [pc, #100]	; (8002b24 <OF_ComputeCoefficients+0x210>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4816      	ldr	r0, [pc, #88]	; (8002b1c <OF_ComputeCoefficients+0x208>)
 8002ac2:	6800      	ldr	r0, [r0, #0]
 8002ac4:	fb00 f303 	mul.w	r3, r0, r3
 8002ac8:	469b      	mov	fp, r3
 8002aca:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8002ace:	7bf8      	ldrb	r0, [r7, #15]
 8002ad0:	eb1b 0301 	adds.w	r3, fp, r1
 8002ad4:	eb4c 0402 	adc.w	r4, ip, r2
 8002ad8:	4917      	ldr	r1, [pc, #92]	; (8002b38 <OF_ComputeCoefficients+0x224>)
 8002ada:	00c2      	lsls	r2, r0, #3
 8002adc:	440a      	add	r2, r1
 8002ade:	e9c2 3400 	strd	r3, r4, [r2]

		frameIdx++;
 8002ae2:	4b08      	ldr	r3, [pc, #32]	; (8002b04 <OF_ComputeCoefficients+0x1f0>)
 8002ae4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	3301      	adds	r3, #1
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	b21a      	sxth	r2, r3
 8002af0:	4b04      	ldr	r3, [pc, #16]	; (8002b04 <OF_ComputeCoefficients+0x1f0>)
 8002af2:	801a      	strh	r2, [r3, #0]
	}
}
 8002af4:	bf00      	nop
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 8002afe:	4770      	bx	lr
 8002b00:	080073a8 	.word	0x080073a8
 8002b04:	2000067c 	.word	0x2000067c
 8002b08:	08006da8 	.word	0x08006da8
 8002b0c:	08006ba8 	.word	0x08006ba8
 8002b10:	20000670 	.word	0x20000670
 8002b14:	080071a8 	.word	0x080071a8
 8002b18:	08006fa8 	.word	0x08006fa8
 8002b1c:	20000674 	.word	0x20000674
 8002b20:	080069a8 	.word	0x080069a8
 8002b24:	20000678 	.word	0x20000678
 8002b28:	20000620 	.word	0x20000620
 8002b2c:	20000630 	.word	0x20000630
 8002b30:	20000640 	.word	0x20000640
 8002b34:	20000650 	.word	0x20000650
 8002b38:	20000660 	.word	0x20000660

08002b3c <OF_Compute>:
 * @brief It computes the optical flow value from the coefficients computed in the last iterations
 * @param dev	The device where the frames from
 * @param ofX	Pointer to the variable where the optical flow value in X direction is going to be stored
 * @param ofY	Pointer to the variable where the optical flow value in Y direction is going to be stored
 */
void OF_Compute(Device dev, int32_t* ofX, int32_t* ofY){
 8002b3c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8002b40:	b088      	sub	sp, #32
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	4603      	mov	r3, r0
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
 8002b4a:	73fb      	strb	r3, [r7, #15]
	int64_t num, den;

	den = A[dev] * D[dev] - B[dev] * B[dev];
 8002b4c:	7bfb      	ldrb	r3, [r7, #15]
 8002b4e:	4a68      	ldr	r2, [pc, #416]	; (8002cf0 <OF_Compute+0x1b4>)
 8002b50:	00db      	lsls	r3, r3, #3
 8002b52:	4413      	add	r3, r2
 8002b54:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002b58:	7bfb      	ldrb	r3, [r7, #15]
 8002b5a:	4866      	ldr	r0, [pc, #408]	; (8002cf4 <OF_Compute+0x1b8>)
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	4403      	add	r3, r0
 8002b60:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002b64:	fb03 f502 	mul.w	r5, r3, r2
 8002b68:	fb01 f004 	mul.w	r0, r1, r4
 8002b6c:	4428      	add	r0, r5
 8002b6e:	fba1 5603 	umull	r5, r6, r1, r3
 8002b72:	1983      	adds	r3, r0, r6
 8002b74:	461e      	mov	r6, r3
 8002b76:	7bfb      	ldrb	r3, [r7, #15]
 8002b78:	4a5f      	ldr	r2, [pc, #380]	; (8002cf8 <OF_Compute+0x1bc>)
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002b82:	7bfb      	ldrb	r3, [r7, #15]
 8002b84:	485c      	ldr	r0, [pc, #368]	; (8002cf8 <OF_Compute+0x1bc>)
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	4403      	add	r3, r0
 8002b8a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002b8e:	fb03 fc02 	mul.w	ip, r3, r2
 8002b92:	fb01 f004 	mul.w	r0, r1, r4
 8002b96:	4460      	add	r0, ip
 8002b98:	fba1 bc03 	umull	fp, ip, r1, r3
 8002b9c:	eb00 020c 	add.w	r2, r0, ip
 8002ba0:	4694      	mov	ip, r2
 8002ba2:	462b      	mov	r3, r5
 8002ba4:	4634      	mov	r4, r6
 8002ba6:	ebb3 030b 	subs.w	r3, r3, fp
 8002baa:	eb64 040c 	sbc.w	r4, r4, ip
 8002bae:	e9c7 3406 	strd	r3, r4, [r7, #24]

	if(den != 0){
 8002bb2:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002bb6:	4323      	orrs	r3, r4
 8002bb8:	f000 808d 	beq.w	8002cd6 <OF_Compute+0x19a>
		num = (C[dev]*D[dev]) - (B[dev]*E[dev]);
 8002bbc:	7bfb      	ldrb	r3, [r7, #15]
 8002bbe:	4a4f      	ldr	r2, [pc, #316]	; (8002cfc <OF_Compute+0x1c0>)
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	4413      	add	r3, r2
 8002bc4:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002bc8:	7bfb      	ldrb	r3, [r7, #15]
 8002bca:	484a      	ldr	r0, [pc, #296]	; (8002cf4 <OF_Compute+0x1b8>)
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	4403      	add	r3, r0
 8002bd0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002bd4:	fb03 f502 	mul.w	r5, r3, r2
 8002bd8:	fb01 f004 	mul.w	r0, r1, r4
 8002bdc:	4428      	add	r0, r5
 8002bde:	fba1 5603 	umull	r5, r6, r1, r3
 8002be2:	1983      	adds	r3, r0, r6
 8002be4:	461e      	mov	r6, r3
 8002be6:	7bfb      	ldrb	r3, [r7, #15]
 8002be8:	4a43      	ldr	r2, [pc, #268]	; (8002cf8 <OF_Compute+0x1bc>)
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4413      	add	r3, r2
 8002bee:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
 8002bf4:	4842      	ldr	r0, [pc, #264]	; (8002d00 <OF_Compute+0x1c4>)
 8002bf6:	00db      	lsls	r3, r3, #3
 8002bf8:	4403      	add	r3, r0
 8002bfa:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002bfe:	fb03 fc02 	mul.w	ip, r3, r2
 8002c02:	fb01 f004 	mul.w	r0, r1, r4
 8002c06:	4460      	add	r0, ip
 8002c08:	fba1 bc03 	umull	fp, ip, r1, r3
 8002c0c:	eb00 020c 	add.w	r2, r0, ip
 8002c10:	4694      	mov	ip, r2
 8002c12:	462b      	mov	r3, r5
 8002c14:	4634      	mov	r4, r6
 8002c16:	ebb3 030b 	subs.w	r3, r3, fp
 8002c1a:	eb64 040c 	sbc.w	r4, r4, ip
 8002c1e:	e9c7 3404 	strd	r3, r4, [r7, #16]
		*ofX = (num << bitsOfResolution)  / den;
 8002c22:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002c26:	f04f 0000 	mov.w	r0, #0
 8002c2a:	f04f 0100 	mov.w	r1, #0
 8002c2e:	0261      	lsls	r1, r4, #9
 8002c30:	ea41 51d3 	orr.w	r1, r1, r3, lsr #23
 8002c34:	0258      	lsls	r0, r3, #9
 8002c36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c3a:	f7fd ff37 	bl	8000aac <__aeabi_ldivmod>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	460c      	mov	r4, r1
 8002c42:	461a      	mov	r2, r3
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	601a      	str	r2, [r3, #0]
		num = (A[dev]*E[dev]) - (B[dev]*C[dev]);
 8002c48:	7bfb      	ldrb	r3, [r7, #15]
 8002c4a:	4a29      	ldr	r2, [pc, #164]	; (8002cf0 <OF_Compute+0x1b4>)
 8002c4c:	00db      	lsls	r3, r3, #3
 8002c4e:	4413      	add	r3, r2
 8002c50:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
 8002c56:	482a      	ldr	r0, [pc, #168]	; (8002d00 <OF_Compute+0x1c4>)
 8002c58:	00db      	lsls	r3, r3, #3
 8002c5a:	4403      	add	r3, r0
 8002c5c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002c60:	fb03 f502 	mul.w	r5, r3, r2
 8002c64:	fb01 f004 	mul.w	r0, r1, r4
 8002c68:	4428      	add	r0, r5
 8002c6a:	fba1 5603 	umull	r5, r6, r1, r3
 8002c6e:	1983      	adds	r3, r0, r6
 8002c70:	461e      	mov	r6, r3
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
 8002c74:	4a20      	ldr	r2, [pc, #128]	; (8002cf8 <OF_Compute+0x1bc>)
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	4413      	add	r3, r2
 8002c7a:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
 8002c80:	481e      	ldr	r0, [pc, #120]	; (8002cfc <OF_Compute+0x1c0>)
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	4403      	add	r3, r0
 8002c86:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002c8a:	fb03 fc02 	mul.w	ip, r3, r2
 8002c8e:	fb01 f004 	mul.w	r0, r1, r4
 8002c92:	4460      	add	r0, ip
 8002c94:	fba1 bc03 	umull	fp, ip, r1, r3
 8002c98:	eb00 020c 	add.w	r2, r0, ip
 8002c9c:	4694      	mov	ip, r2
 8002c9e:	462b      	mov	r3, r5
 8002ca0:	4634      	mov	r4, r6
 8002ca2:	ebb3 030b 	subs.w	r3, r3, fp
 8002ca6:	eb64 040c 	sbc.w	r4, r4, ip
 8002caa:	e9c7 3404 	strd	r3, r4, [r7, #16]
		*ofY = (num << bitsOfResolution) / den;
 8002cae:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002cb2:	f04f 0000 	mov.w	r0, #0
 8002cb6:	f04f 0100 	mov.w	r1, #0
 8002cba:	0261      	lsls	r1, r4, #9
 8002cbc:	ea41 51d3 	orr.w	r1, r1, r3, lsr #23
 8002cc0:	0258      	lsls	r0, r3, #9
 8002cc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cc6:	f7fd fef1 	bl	8000aac <__aeabi_ldivmod>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	460c      	mov	r4, r1
 8002cce:	461a      	mov	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	601a      	str	r2, [r3, #0]
	}
	else{
		*ofX = *ofY = 0;
	}
}
 8002cd4:	e006      	b.n	8002ce4 <OF_Compute+0x1a8>
		*ofX = *ofY = 0;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	601a      	str	r2, [r3, #0]
}
 8002ce4:	bf00      	nop
 8002ce6:	3720      	adds	r7, #32
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000620 	.word	0x20000620
 8002cf4:	20000650 	.word	0x20000650
 8002cf8:	20000630 	.word	0x20000630
 8002cfc:	20000640 	.word	0x20000640
 8002d00:	20000660 	.word	0x20000660

08002d04 <OF_ComputeFused>:
 * @brief It computes the optical flow fusion from the optical flow values computed for the two connected devices
 * @param right	Pointer to the struct which contains the optical flow values computed from the right positioned device
 * @param left	Pointer to the struct which contains the optical flow values computed from the left positioned device
 * @param fused	Pointer to the struct where the fused values are going to be stored
 */
void OF_ComputeFused(optical2DFlowStruct* right, optical2DFlowStruct* left, optical2DandRotateFlowStruct* fused){
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
	fused->x = (right->x + left->x) >> 1;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4413      	add	r3, r2
 8002d1a:	105a      	asrs	r2, r3, #1
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	601a      	str	r2, [r3, #0]
	fused->y = (right->y + left->y) >> 1;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	4413      	add	r3, r2
 8002d2a:	105a      	asrs	r2, r3, #1
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	605a      	str	r2, [r3, #4]
	if((right->y < 0 && left->y > 0) || (right->y > 0 && left->y < 0))
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	da03      	bge.n	8002d40 <OF_ComputeFused+0x3c>
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	dc07      	bgt.n	8002d50 <OF_ComputeFused+0x4c>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	dd0a      	ble.n	8002d5e <OF_ComputeFused+0x5a>
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	da06      	bge.n	8002d5e <OF_ComputeFused+0x5a>
		fused->theta = (right->y - left->y);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	1ad2      	subs	r2, r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	609a      	str	r2, [r3, #8]
}
 8002d5e:	bf00      	nop
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
	...

08002d6c <LL_AHB2_GRP1_EnableClock>:
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002d74:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002d76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d78:	4907      	ldr	r1, [pc, #28]	; (8002d98 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002d80:	4b05      	ldr	r3, [pc, #20]	; (8002d98 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002d82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4013      	ands	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
}
 8002d8c:	bf00      	nop
 8002d8e:	3714      	adds	r7, #20
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr
 8002d98:	40021000 	.word	0x40021000

08002d9c <LL_APB1_GRP1_EnableClock>:
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002da4:	4b08      	ldr	r3, [pc, #32]	; (8002dc8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002da6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002da8:	4907      	ldr	r1, [pc, #28]	; (8002dc8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002db2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4013      	ands	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002dba:	68fb      	ldr	r3, [r7, #12]
}
 8002dbc:	bf00      	nop
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	40021000 	.word	0x40021000

08002dcc <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f023 0210 	bic.w	r2, r3, #16
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	431a      	orrs	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	605a      	str	r2, [r3, #4]
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr

08002df2 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8002df2:	b480      	push	{r7}
 8002df4:	b083      	sub	sp, #12
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f023 0208 	bic.w	r2, r3, #8
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	605a      	str	r2, [r3, #4]
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
	...

08002e14 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b090      	sub	sp, #64	; 0x40
 8002e18:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002e1a:	f107 0318 	add.w	r3, r7, #24
 8002e1e:	2228      	movs	r2, #40	; 0x28
 8002e20:	2100      	movs	r1, #0
 8002e22:	4618      	mov	r0, r3
 8002e24:	f002 fc7e 	bl	8005724 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e28:	463b      	mov	r3, r7
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	601a      	str	r2, [r3, #0]
 8002e2e:	605a      	str	r2, [r3, #4]
 8002e30:	609a      	str	r2, [r3, #8]
 8002e32:	60da      	str	r2, [r3, #12]
 8002e34:	611a      	str	r2, [r3, #16]
 8002e36:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002e38:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002e3c:	f7ff ffae 	bl	8002d9c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002e40:	2004      	movs	r0, #4
 8002e42:	f7ff ff93 	bl	8002d6c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002e46:	2002      	movs	r0, #2
 8002e48:	f7ff ff90 	bl	8002d6c <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PC2   ------> SPI2_MISO
  PC3   ------> SPI2_MOSI
  PB10   ------> SPI2_SCK
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8002e4c:	230c      	movs	r3, #12
 8002e4e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002e50:	2302      	movs	r3, #2
 8002e52:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002e54:	2303      	movs	r3, #3
 8002e56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002e60:	2305      	movs	r3, #5
 8002e62:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e64:	463b      	mov	r3, r7
 8002e66:	4619      	mov	r1, r3
 8002e68:	481e      	ldr	r0, [pc, #120]	; (8002ee4 <MX_SPI2_Init+0xd0>)
 8002e6a:	f001 fa1c 	bl	80042a6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8002e6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e72:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002e74:	2302      	movs	r3, #2
 8002e76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e80:	2300      	movs	r3, #0
 8002e82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002e84:	2305      	movs	r3, #5
 8002e86:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e88:	463b      	mov	r3, r7
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4816      	ldr	r0, [pc, #88]	; (8002ee8 <MX_SPI2_Init+0xd4>)
 8002e8e:	f001 fa0a 	bl	80042a6 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002e92:	2300      	movs	r3, #0
 8002e94:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002e96:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002e9a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002e9c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002ea0:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002eaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002eae:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8002eb0:	2320      	movs	r3, #32
 8002eb2:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8002ebc:	2307      	movs	r3, #7
 8002ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002ec0:	f107 0318 	add.w	r3, r7, #24
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4809      	ldr	r0, [pc, #36]	; (8002eec <MX_SPI2_Init+0xd8>)
 8002ec8:	f001 fe3b 	bl	8004b42 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8002ecc:	2100      	movs	r1, #0
 8002ece:	4807      	ldr	r0, [pc, #28]	; (8002eec <MX_SPI2_Init+0xd8>)
 8002ed0:	f7ff ff7c 	bl	8002dcc <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 8002ed4:	4805      	ldr	r0, [pc, #20]	; (8002eec <MX_SPI2_Init+0xd8>)
 8002ed6:	f7ff ff8c 	bl	8002df2 <LL_SPI_DisableNSSPulseMgt>

}
 8002eda:	bf00      	nop
 8002edc:	3740      	adds	r7, #64	; 0x40
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	48000800 	.word	0x48000800
 8002ee8:	48000400 	.word	0x48000400
 8002eec:	40003800 	.word	0x40003800

08002ef0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b090      	sub	sp, #64	; 0x40
 8002ef4:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002ef6:	f107 0318 	add.w	r3, r7, #24
 8002efa:	2228      	movs	r2, #40	; 0x28
 8002efc:	2100      	movs	r1, #0
 8002efe:	4618      	mov	r0, r3
 8002f00:	f002 fc10 	bl	8005724 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f04:	463b      	mov	r3, r7
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	605a      	str	r2, [r3, #4]
 8002f0c:	609a      	str	r2, [r3, #8]
 8002f0e:	60da      	str	r2, [r3, #12]
 8002f10:	611a      	str	r2, [r3, #16]
 8002f12:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8002f14:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002f18:	f7ff ff40 	bl	8002d9c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002f1c:	2004      	movs	r0, #4
 8002f1e:	f7ff ff25 	bl	8002d6c <LL_AHB2_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PC10   ------> SPI3_SCK
  PC11   ------> SPI3_MISO
  PC12   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8002f22:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002f26:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002f28:	2302      	movs	r3, #2
 8002f2a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f30:	2300      	movs	r3, #0
 8002f32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f34:	2300      	movs	r3, #0
 8002f36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002f38:	2306      	movs	r3, #6
 8002f3a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f3c:	463b      	mov	r3, r7
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4815      	ldr	r0, [pc, #84]	; (8002f98 <MX_SPI3_Init+0xa8>)
 8002f42:	f001 f9b0 	bl	80042a6 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002f46:	2300      	movs	r3, #0
 8002f48:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002f4a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002f4e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002f50:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002f54:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002f56:	2302      	movs	r3, #2
 8002f58:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002f5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f62:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8002f64:	2320      	movs	r3, #32
 8002f66:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8002f70:	2307      	movs	r3, #7
 8002f72:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8002f74:	f107 0318 	add.w	r3, r7, #24
 8002f78:	4619      	mov	r1, r3
 8002f7a:	4808      	ldr	r0, [pc, #32]	; (8002f9c <MX_SPI3_Init+0xac>)
 8002f7c:	f001 fde1 	bl	8004b42 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8002f80:	2100      	movs	r1, #0
 8002f82:	4806      	ldr	r0, [pc, #24]	; (8002f9c <MX_SPI3_Init+0xac>)
 8002f84:	f7ff ff22 	bl	8002dcc <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI3);
 8002f88:	4804      	ldr	r0, [pc, #16]	; (8002f9c <MX_SPI3_Init+0xac>)
 8002f8a:	f7ff ff32 	bl	8002df2 <LL_SPI_DisableNSSPulseMgt>

}
 8002f8e:	bf00      	nop
 8002f90:	3740      	adds	r7, #64	; 0x40
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	48000800 	.word	0x48000800
 8002f9c:	40003c00 	.word	0x40003c00

08002fa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002fa4:	bf00      	nop
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fb2:	e7fe      	b.n	8002fb2 <HardFault_Handler+0x4>

08002fb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fb8:	e7fe      	b.n	8002fb8 <MemManage_Handler+0x4>

08002fba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fbe:	e7fe      	b.n	8002fbe <BusFault_Handler+0x4>

08002fc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fc4:	e7fe      	b.n	8002fc4 <UsageFault_Handler+0x4>

08002fc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fca:	bf00      	nop
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fd8:	bf00      	nop
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fe6:	bf00      	nop
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ff4:	bf00      	nop
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b086      	sub	sp, #24
 8003002:	af00      	add	r7, sp, #0
 8003004:	60f8      	str	r0, [r7, #12]
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800300a:	2300      	movs	r3, #0
 800300c:	617b      	str	r3, [r7, #20]
 800300e:	e00a      	b.n	8003026 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003010:	f000 fcd8 	bl	80039c4 <__io_getchar>
 8003014:	4601      	mov	r1, r0
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	1c5a      	adds	r2, r3, #1
 800301a:	60ba      	str	r2, [r7, #8]
 800301c:	b2ca      	uxtb	r2, r1
 800301e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	3301      	adds	r3, #1
 8003024:	617b      	str	r3, [r7, #20]
 8003026:	697a      	ldr	r2, [r7, #20]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	429a      	cmp	r2, r3
 800302c:	dbf0      	blt.n	8003010 <_read+0x12>
	}

return len;
 800302e:	687b      	ldr	r3, [r7, #4]
}
 8003030:	4618      	mov	r0, r3
 8003032:	3718      	adds	r7, #24
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	e009      	b.n	800305e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	1c5a      	adds	r2, r3, #1
 800304e:	60ba      	str	r2, [r7, #8]
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	4618      	mov	r0, r3
 8003054:	f000 fc98 	bl	8003988 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	3301      	adds	r3, #1
 800305c:	617b      	str	r3, [r7, #20]
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	429a      	cmp	r2, r3
 8003064:	dbf1      	blt.n	800304a <_write+0x12>
	}
	return len;
 8003066:	687b      	ldr	r3, [r7, #4]
}
 8003068:	4618      	mov	r0, r3
 800306a:	3718      	adds	r7, #24
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <_close>:

int _close(int file)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
	return -1;
 8003078:	f04f 33ff 	mov.w	r3, #4294967295
}
 800307c:	4618      	mov	r0, r3
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003098:	605a      	str	r2, [r3, #4]
	return 0;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <_isatty>:

int _isatty(int file)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
	return 1;
 80030b0:	2301      	movs	r3, #1
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr

080030be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030be:	b480      	push	{r7}
 80030c0:	b085      	sub	sp, #20
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	60f8      	str	r0, [r7, #12]
 80030c6:	60b9      	str	r1, [r7, #8]
 80030c8:	607a      	str	r2, [r7, #4]
	return 0;
 80030ca:	2300      	movs	r3, #0
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3714      	adds	r7, #20
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030e0:	4a14      	ldr	r2, [pc, #80]	; (8003134 <_sbrk+0x5c>)
 80030e2:	4b15      	ldr	r3, [pc, #84]	; (8003138 <_sbrk+0x60>)
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030ec:	4b13      	ldr	r3, [pc, #76]	; (800313c <_sbrk+0x64>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d102      	bne.n	80030fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030f4:	4b11      	ldr	r3, [pc, #68]	; (800313c <_sbrk+0x64>)
 80030f6:	4a12      	ldr	r2, [pc, #72]	; (8003140 <_sbrk+0x68>)
 80030f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030fa:	4b10      	ldr	r3, [pc, #64]	; (800313c <_sbrk+0x64>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4413      	add	r3, r2
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	429a      	cmp	r2, r3
 8003106:	d207      	bcs.n	8003118 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003108:	f002 fae2 	bl	80056d0 <__errno>
 800310c:	4602      	mov	r2, r0
 800310e:	230c      	movs	r3, #12
 8003110:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003112:	f04f 33ff 	mov.w	r3, #4294967295
 8003116:	e009      	b.n	800312c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003118:	4b08      	ldr	r3, [pc, #32]	; (800313c <_sbrk+0x64>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800311e:	4b07      	ldr	r3, [pc, #28]	; (800313c <_sbrk+0x64>)
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4413      	add	r3, r2
 8003126:	4a05      	ldr	r2, [pc, #20]	; (800313c <_sbrk+0x64>)
 8003128:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800312a:	68fb      	ldr	r3, [r7, #12]
}
 800312c:	4618      	mov	r0, r3
 800312e:	3718      	adds	r7, #24
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	20018000 	.word	0x20018000
 8003138:	00000400 	.word	0x00000400
 800313c:	20000680 	.word	0x20000680
 8003140:	20000698 	.word	0x20000698

08003144 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003148:	4b17      	ldr	r3, [pc, #92]	; (80031a8 <SystemInit+0x64>)
 800314a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800314e:	4a16      	ldr	r2, [pc, #88]	; (80031a8 <SystemInit+0x64>)
 8003150:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003154:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003158:	4b14      	ldr	r3, [pc, #80]	; (80031ac <SystemInit+0x68>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a13      	ldr	r2, [pc, #76]	; (80031ac <SystemInit+0x68>)
 800315e:	f043 0301 	orr.w	r3, r3, #1
 8003162:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003164:	4b11      	ldr	r3, [pc, #68]	; (80031ac <SystemInit+0x68>)
 8003166:	2200      	movs	r2, #0
 8003168:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800316a:	4b10      	ldr	r3, [pc, #64]	; (80031ac <SystemInit+0x68>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a0f      	ldr	r2, [pc, #60]	; (80031ac <SystemInit+0x68>)
 8003170:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003174:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003178:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800317a:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <SystemInit+0x68>)
 800317c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003180:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003182:	4b0a      	ldr	r3, [pc, #40]	; (80031ac <SystemInit+0x68>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a09      	ldr	r2, [pc, #36]	; (80031ac <SystemInit+0x68>)
 8003188:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800318c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800318e:	4b07      	ldr	r3, [pc, #28]	; (80031ac <SystemInit+0x68>)
 8003190:	2200      	movs	r2, #0
 8003192:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003194:	4b04      	ldr	r3, [pc, #16]	; (80031a8 <SystemInit+0x64>)
 8003196:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800319a:	609a      	str	r2, [r3, #8]
#endif
}
 800319c:	bf00      	nop
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	e000ed00 	.word	0xe000ed00
 80031ac:	40021000 	.word	0x40021000

080031b0 <LL_AHB2_GRP1_EnableClock>:
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80031b8:	4b08      	ldr	r3, [pc, #32]	; (80031dc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80031ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031bc:	4907      	ldr	r1, [pc, #28]	; (80031dc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80031c4:	4b05      	ldr	r3, [pc, #20]	; (80031dc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80031c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4013      	ands	r3, r2
 80031cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80031ce:	68fb      	ldr	r3, [r7, #12]
}
 80031d0:	bf00      	nop
 80031d2:	3714      	adds	r7, #20
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr
 80031dc:	40021000 	.word	0x40021000

080031e0 <LL_APB1_GRP1_EnableClock>:
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80031e8:	4b08      	ldr	r3, [pc, #32]	; (800320c <LL_APB1_GRP1_EnableClock+0x2c>)
 80031ea:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80031ec:	4907      	ldr	r1, [pc, #28]	; (800320c <LL_APB1_GRP1_EnableClock+0x2c>)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80031f4:	4b05      	ldr	r3, [pc, #20]	; (800320c <LL_APB1_GRP1_EnableClock+0x2c>)
 80031f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4013      	ands	r3, r2
 80031fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80031fe:	68fb      	ldr	r3, [r7, #12]
}
 8003200:	bf00      	nop
 8003202:	3714      	adds	r7, #20
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	40021000 	.word	0x40021000

08003210 <LL_APB2_GRP1_EnableClock>:
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003218:	4b08      	ldr	r3, [pc, #32]	; (800323c <LL_APB2_GRP1_EnableClock+0x2c>)
 800321a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800321c:	4907      	ldr	r1, [pc, #28]	; (800323c <LL_APB2_GRP1_EnableClock+0x2c>)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4313      	orrs	r3, r2
 8003222:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003224:	4b05      	ldr	r3, [pc, #20]	; (800323c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003226:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4013      	ands	r3, r2
 800322c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800322e:	68fb      	ldr	r3, [r7, #12]
}
 8003230:	bf00      	nop
 8003232:	3714      	adds	r7, #20
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr
 800323c:	40021000 	.word	0x40021000

08003240 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	601a      	str	r2, [r3, #0]
}
 8003254:	bf00      	nop
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d028      	beq.n	80032c2 <LL_TIM_OC_DisableFast+0x62>
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	2b04      	cmp	r3, #4
 8003274:	d023      	beq.n	80032be <LL_TIM_OC_DisableFast+0x5e>
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	2b10      	cmp	r3, #16
 800327a:	d01e      	beq.n	80032ba <LL_TIM_OC_DisableFast+0x5a>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	2b40      	cmp	r3, #64	; 0x40
 8003280:	d019      	beq.n	80032b6 <LL_TIM_OC_DisableFast+0x56>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003288:	d013      	beq.n	80032b2 <LL_TIM_OC_DisableFast+0x52>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003290:	d00d      	beq.n	80032ae <LL_TIM_OC_DisableFast+0x4e>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003298:	d007      	beq.n	80032aa <LL_TIM_OC_DisableFast+0x4a>
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032a0:	d101      	bne.n	80032a6 <LL_TIM_OC_DisableFast+0x46>
 80032a2:	2307      	movs	r3, #7
 80032a4:	e00e      	b.n	80032c4 <LL_TIM_OC_DisableFast+0x64>
 80032a6:	2308      	movs	r3, #8
 80032a8:	e00c      	b.n	80032c4 <LL_TIM_OC_DisableFast+0x64>
 80032aa:	2306      	movs	r3, #6
 80032ac:	e00a      	b.n	80032c4 <LL_TIM_OC_DisableFast+0x64>
 80032ae:	2305      	movs	r3, #5
 80032b0:	e008      	b.n	80032c4 <LL_TIM_OC_DisableFast+0x64>
 80032b2:	2304      	movs	r3, #4
 80032b4:	e006      	b.n	80032c4 <LL_TIM_OC_DisableFast+0x64>
 80032b6:	2303      	movs	r3, #3
 80032b8:	e004      	b.n	80032c4 <LL_TIM_OC_DisableFast+0x64>
 80032ba:	2302      	movs	r3, #2
 80032bc:	e002      	b.n	80032c4 <LL_TIM_OC_DisableFast+0x64>
 80032be:	2301      	movs	r3, #1
 80032c0:	e000      	b.n	80032c4 <LL_TIM_OC_DisableFast+0x64>
 80032c2:	2300      	movs	r3, #0
 80032c4:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	3318      	adds	r3, #24
 80032ca:	4619      	mov	r1, r3
 80032cc:	7bfb      	ldrb	r3, [r7, #15]
 80032ce:	4a0b      	ldr	r2, [pc, #44]	; (80032fc <LL_TIM_OC_DisableFast+0x9c>)
 80032d0:	5cd3      	ldrb	r3, [r2, r3]
 80032d2:	440b      	add	r3, r1
 80032d4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	7bfb      	ldrb	r3, [r7, #15]
 80032dc:	4908      	ldr	r1, [pc, #32]	; (8003300 <LL_TIM_OC_DisableFast+0xa0>)
 80032de:	5ccb      	ldrb	r3, [r1, r3]
 80032e0:	4619      	mov	r1, r3
 80032e2:	2304      	movs	r3, #4
 80032e4:	408b      	lsls	r3, r1
 80032e6:	43db      	mvns	r3, r3
 80032e8:	401a      	ands	r2, r3
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	601a      	str	r2, [r3, #0]

}
 80032ee:	bf00      	nop
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	08007534 	.word	0x08007534
 8003300:	08007540 	.word	0x08007540

08003304 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d028      	beq.n	8003366 <LL_TIM_OC_EnablePreload+0x62>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	2b04      	cmp	r3, #4
 8003318:	d023      	beq.n	8003362 <LL_TIM_OC_EnablePreload+0x5e>
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	2b10      	cmp	r3, #16
 800331e:	d01e      	beq.n	800335e <LL_TIM_OC_EnablePreload+0x5a>
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	2b40      	cmp	r3, #64	; 0x40
 8003324:	d019      	beq.n	800335a <LL_TIM_OC_EnablePreload+0x56>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800332c:	d013      	beq.n	8003356 <LL_TIM_OC_EnablePreload+0x52>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003334:	d00d      	beq.n	8003352 <LL_TIM_OC_EnablePreload+0x4e>
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800333c:	d007      	beq.n	800334e <LL_TIM_OC_EnablePreload+0x4a>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003344:	d101      	bne.n	800334a <LL_TIM_OC_EnablePreload+0x46>
 8003346:	2307      	movs	r3, #7
 8003348:	e00e      	b.n	8003368 <LL_TIM_OC_EnablePreload+0x64>
 800334a:	2308      	movs	r3, #8
 800334c:	e00c      	b.n	8003368 <LL_TIM_OC_EnablePreload+0x64>
 800334e:	2306      	movs	r3, #6
 8003350:	e00a      	b.n	8003368 <LL_TIM_OC_EnablePreload+0x64>
 8003352:	2305      	movs	r3, #5
 8003354:	e008      	b.n	8003368 <LL_TIM_OC_EnablePreload+0x64>
 8003356:	2304      	movs	r3, #4
 8003358:	e006      	b.n	8003368 <LL_TIM_OC_EnablePreload+0x64>
 800335a:	2303      	movs	r3, #3
 800335c:	e004      	b.n	8003368 <LL_TIM_OC_EnablePreload+0x64>
 800335e:	2302      	movs	r3, #2
 8003360:	e002      	b.n	8003368 <LL_TIM_OC_EnablePreload+0x64>
 8003362:	2301      	movs	r3, #1
 8003364:	e000      	b.n	8003368 <LL_TIM_OC_EnablePreload+0x64>
 8003366:	2300      	movs	r3, #0
 8003368:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	3318      	adds	r3, #24
 800336e:	4619      	mov	r1, r3
 8003370:	7bfb      	ldrb	r3, [r7, #15]
 8003372:	4a0a      	ldr	r2, [pc, #40]	; (800339c <LL_TIM_OC_EnablePreload+0x98>)
 8003374:	5cd3      	ldrb	r3, [r2, r3]
 8003376:	440b      	add	r3, r1
 8003378:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	7bfb      	ldrb	r3, [r7, #15]
 8003380:	4907      	ldr	r1, [pc, #28]	; (80033a0 <LL_TIM_OC_EnablePreload+0x9c>)
 8003382:	5ccb      	ldrb	r3, [r1, r3]
 8003384:	4619      	mov	r1, r3
 8003386:	2308      	movs	r3, #8
 8003388:	408b      	lsls	r3, r1
 800338a:	431a      	orrs	r2, r3
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	601a      	str	r2, [r3, #0]
}
 8003390:	bf00      	nop
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	08007534 	.word	0x08007534
 80033a0:	08007540 	.word	0x08007540

080033a4 <LL_TIM_DisableExternalClock>:
  * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	609a      	str	r2, [r3, #8]
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80033d6:	f023 0307 	bic.w	r3, r3, #7
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	431a      	orrs	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	609a      	str	r2, [r3, #8]
}
 80033e2:	bf00      	nop
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr

080033ee <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80033ee:	b480      	push	{r7}
 80033f0:	b083      	sub	sp, #12
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
 80033f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	431a      	orrs	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	605a      	str	r2, [r3, #4]
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <LL_TIM_SetTriggerOutput2>:
  *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
  *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	431a      	orrs	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	605a      	str	r2, [r3, #4]
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	609a      	str	r2, [r3, #8]
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <LL_TIM_ConfigETR>:
  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,
                                      uint32_t ETRFilter)
{
 800345a:	b480      	push	{r7}
 800345c:	b085      	sub	sp, #20
 800345e:	af00      	add	r7, sp, #0
 8003460:	60f8      	str	r0, [r7, #12]
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
 8003466:	603b      	str	r3, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f423 423f 	bic.w	r2, r3, #48896	; 0xbf00
 8003470:	68b9      	ldr	r1, [r7, #8]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4319      	orrs	r1, r3
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	430b      	orrs	r3, r1
 800347a:	431a      	orrs	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	609a      	str	r2, [r3, #8]
}
 8003480:	bf00      	nop
 8003482:	3714      	adds	r7, #20
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <LL_TIM_SetOCRefClearInputSource>:
  *         @arg @ref LL_TIM_OCREF_CLR_INT_NC
  *         @arg @ref LL_TIM_OCREF_CLR_INT_ETR
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSource)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS, OCRefClearInputSource);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f023 0208 	bic.w	r2, r3, #8
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	431a      	orrs	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	609a      	str	r2, [r3, #8]
}
 80034a6:	bf00      	nop
 80034a8:	370c      	adds	r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
	...

080034b4 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80034ba:	1d3b      	adds	r3, r7, #4
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	605a      	str	r2, [r3, #4]
 80034c2:	609a      	str	r2, [r3, #8]
 80034c4:	60da      	str	r2, [r3, #12]
 80034c6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80034c8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80034cc:	f7ff fea0 	bl	8003210 <LL_APB2_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 15;
 80034d0:	230f      	movs	r3, #15
 80034d2:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80034d4:	2300      	movs	r3, #0
 80034d6:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 400;
 80034d8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80034dc:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80034de:	2300      	movs	r3, #0
 80034e0:	613b      	str	r3, [r7, #16]
  TIM_InitStruct.RepetitionCounter = 0;
 80034e2:	2300      	movs	r3, #0
 80034e4:	617b      	str	r3, [r7, #20]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80034e6:	1d3b      	adds	r3, r7, #4
 80034e8:	4619      	mov	r1, r3
 80034ea:	480c      	ldr	r0, [pc, #48]	; (800351c <MX_TIM1_Init+0x68>)
 80034ec:	f001 fc08 	bl	8004d00 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 80034f0:	480a      	ldr	r0, [pc, #40]	; (800351c <MX_TIM1_Init+0x68>)
 80034f2:	f7ff fea5 	bl	8003240 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 80034f6:	2100      	movs	r1, #0
 80034f8:	4808      	ldr	r0, [pc, #32]	; (800351c <MX_TIM1_Init+0x68>)
 80034fa:	f7ff ff63 	bl	80033c4 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 80034fe:	2100      	movs	r1, #0
 8003500:	4806      	ldr	r0, [pc, #24]	; (800351c <MX_TIM1_Init+0x68>)
 8003502:	f7ff ff74 	bl	80033ee <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 8003506:	2100      	movs	r1, #0
 8003508:	4804      	ldr	r0, [pc, #16]	; (800351c <MX_TIM1_Init+0x68>)
 800350a:	f7ff ff83 	bl	8003414 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800350e:	4803      	ldr	r0, [pc, #12]	; (800351c <MX_TIM1_Init+0x68>)
 8003510:	f7ff ff93 	bl	800343a <LL_TIM_DisableMasterSlaveMode>

}
 8003514:	bf00      	nop
 8003516:	3718      	adds	r7, #24
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	40012c00 	.word	0x40012c00

08003520 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b094      	sub	sp, #80	; 0x50
 8003524:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003526:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	605a      	str	r2, [r3, #4]
 8003530:	609a      	str	r2, [r3, #8]
 8003532:	60da      	str	r2, [r3, #12]
 8003534:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003536:	f107 031c 	add.w	r3, r7, #28
 800353a:	2220      	movs	r2, #32
 800353c:	2100      	movs	r1, #0
 800353e:	4618      	mov	r0, r3
 8003540:	f002 f8f0 	bl	8005724 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003544:	1d3b      	adds	r3, r7, #4
 8003546:	2200      	movs	r2, #0
 8003548:	601a      	str	r2, [r3, #0]
 800354a:	605a      	str	r2, [r3, #4]
 800354c:	609a      	str	r2, [r3, #8]
 800354e:	60da      	str	r2, [r3, #12]
 8003550:	611a      	str	r2, [r3, #16]
 8003552:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8003554:	2002      	movs	r0, #2
 8003556:	f7ff fe43 	bl	80031e0 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 19;
 800355a:	2313      	movs	r3, #19
 800355c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800355e:	2300      	movs	r3, #0
 8003560:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 63999;
 8003562:	f64f 13ff 	movw	r3, #63999	; 0xf9ff
 8003566:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003568:	2300      	movs	r3, #0
 800356a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800356c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003570:	4619      	mov	r1, r3
 8003572:	4847      	ldr	r0, [pc, #284]	; (8003690 <MX_TIM3_Init+0x170>)
 8003574:	f001 fbc4 	bl	8004d00 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8003578:	4845      	ldr	r0, [pc, #276]	; (8003690 <MX_TIM3_Init+0x170>)
 800357a:	f7ff fe61 	bl	8003240 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800357e:	2100      	movs	r1, #0
 8003580:	4843      	ldr	r0, [pc, #268]	; (8003690 <MX_TIM3_Init+0x170>)
 8003582:	f7ff ff1f 	bl	80033c4 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8003586:	2101      	movs	r1, #1
 8003588:	4841      	ldr	r0, [pc, #260]	; (8003690 <MX_TIM3_Init+0x170>)
 800358a:	f7ff febb 	bl	8003304 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800358e:	2360      	movs	r3, #96	; 0x60
 8003590:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003592:	2300      	movs	r3, #0
 8003594:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003596:	2300      	movs	r3, #0
 8003598:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 4799;
 800359a:	f241 23bf 	movw	r3, #4799	; 0x12bf
 800359e:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80035a0:	2300      	movs	r3, #0
 80035a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80035a4:	f107 031c 	add.w	r3, r7, #28
 80035a8:	461a      	mov	r2, r3
 80035aa:	2101      	movs	r1, #1
 80035ac:	4838      	ldr	r0, [pc, #224]	; (8003690 <MX_TIM3_Init+0x170>)
 80035ae:	f001 fc3b 	bl	8004e28 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 80035b2:	2101      	movs	r1, #1
 80035b4:	4836      	ldr	r0, [pc, #216]	; (8003690 <MX_TIM3_Init+0x170>)
 80035b6:	f7ff fe53 	bl	8003260 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 80035ba:	2110      	movs	r1, #16
 80035bc:	4834      	ldr	r0, [pc, #208]	; (8003690 <MX_TIM3_Init+0x170>)
 80035be:	f7ff fea1 	bl	8003304 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80035c2:	2300      	movs	r3, #0
 80035c4:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80035c6:	2300      	movs	r3, #0
 80035c8:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80035ca:	f107 031c 	add.w	r3, r7, #28
 80035ce:	461a      	mov	r2, r3
 80035d0:	2110      	movs	r1, #16
 80035d2:	482f      	ldr	r0, [pc, #188]	; (8003690 <MX_TIM3_Init+0x170>)
 80035d4:	f001 fc28 	bl	8004e28 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 80035d8:	2110      	movs	r1, #16
 80035da:	482d      	ldr	r0, [pc, #180]	; (8003690 <MX_TIM3_Init+0x170>)
 80035dc:	f7ff fe40 	bl	8003260 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 80035e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035e4:	482a      	ldr	r0, [pc, #168]	; (8003690 <MX_TIM3_Init+0x170>)
 80035e6:	f7ff fe8d 	bl	8003304 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80035ea:	2300      	movs	r3, #0
 80035ec:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80035ee:	2300      	movs	r3, #0
 80035f0:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80035f2:	f107 031c 	add.w	r3, r7, #28
 80035f6:	461a      	mov	r2, r3
 80035f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035fc:	4824      	ldr	r0, [pc, #144]	; (8003690 <MX_TIM3_Init+0x170>)
 80035fe:	f001 fc13 	bl	8004e28 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8003602:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003606:	4822      	ldr	r0, [pc, #136]	; (8003690 <MX_TIM3_Init+0x170>)
 8003608:	f7ff fe2a 	bl	8003260 <LL_TIM_OC_DisableFast>
  LL_TIM_SetOCRefClearInputSource(TIM3, LL_TIM_OCREF_CLR_INT_NC);
 800360c:	2100      	movs	r1, #0
 800360e:	4820      	ldr	r0, [pc, #128]	; (8003690 <MX_TIM3_Init+0x170>)
 8003610:	f7ff ff3c 	bl	800348c <LL_TIM_SetOCRefClearInputSource>
  LL_TIM_DisableExternalClock(TIM3);
 8003614:	481e      	ldr	r0, [pc, #120]	; (8003690 <MX_TIM3_Init+0x170>)
 8003616:	f7ff fec5 	bl	80033a4 <LL_TIM_DisableExternalClock>
  LL_TIM_ConfigETR(TIM3, LL_TIM_ETR_POLARITY_NONINVERTED, LL_TIM_ETR_PRESCALER_DIV1, LL_TIM_ETR_FILTER_FDIV1);
 800361a:	2300      	movs	r3, #0
 800361c:	2200      	movs	r2, #0
 800361e:	2100      	movs	r1, #0
 8003620:	481b      	ldr	r0, [pc, #108]	; (8003690 <MX_TIM3_Init+0x170>)
 8003622:	f7ff ff1a 	bl	800345a <LL_TIM_ConfigETR>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8003626:	2100      	movs	r1, #0
 8003628:	4819      	ldr	r0, [pc, #100]	; (8003690 <MX_TIM3_Init+0x170>)
 800362a:	f7ff fee0 	bl	80033ee <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800362e:	4818      	ldr	r0, [pc, #96]	; (8003690 <MX_TIM3_Init+0x170>)
 8003630:	f7ff ff03 	bl	800343a <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8003634:	2001      	movs	r0, #1
 8003636:	f7ff fdbb 	bl	80031b0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800363a:	2002      	movs	r0, #2
 800363c:	f7ff fdb8 	bl	80031b0 <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003640:	23c0      	movs	r3, #192	; 0xc0
 8003642:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003644:	2302      	movs	r3, #2
 8003646:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003648:	2300      	movs	r3, #0
 800364a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800364c:	2300      	movs	r3, #0
 800364e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003650:	2300      	movs	r3, #0
 8003652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003654:	2302      	movs	r3, #2
 8003656:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003658:	1d3b      	adds	r3, r7, #4
 800365a:	4619      	mov	r1, r3
 800365c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003660:	f000 fe21 	bl	80042a6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8003664:	2302      	movs	r3, #2
 8003666:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003668:	2302      	movs	r3, #2
 800366a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800366c:	2300      	movs	r3, #0
 800366e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003670:	2300      	movs	r3, #0
 8003672:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003674:	2300      	movs	r3, #0
 8003676:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003678:	2302      	movs	r3, #2
 800367a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800367c:	1d3b      	adds	r3, r7, #4
 800367e:	4619      	mov	r1, r3
 8003680:	4804      	ldr	r0, [pc, #16]	; (8003694 <MX_TIM3_Init+0x174>)
 8003682:	f000 fe10 	bl	80042a6 <LL_GPIO_Init>

}
 8003686:	bf00      	nop
 8003688:	3750      	adds	r7, #80	; 0x50
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	40000400 	.word	0x40000400
 8003694:	48000400 	.word	0x48000400

08003698 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800369e:	1d3b      	adds	r3, r7, #4
 80036a0:	2200      	movs	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	605a      	str	r2, [r3, #4]
 80036a6:	609a      	str	r2, [r3, #8]
 80036a8:	60da      	str	r2, [r3, #12]
 80036aa:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80036ac:	2004      	movs	r0, #4
 80036ae:	f7ff fd97 	bl	80031e0 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 63999;
 80036b2:	f64f 13ff 	movw	r3, #63999	; 0xf9ff
 80036b6:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80036b8:	2300      	movs	r3, #0
 80036ba:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 65535;
 80036bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036c0:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80036c2:	2300      	movs	r3, #0
 80036c4:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80036c6:	1d3b      	adds	r3, r7, #4
 80036c8:	4619      	mov	r1, r3
 80036ca:	480a      	ldr	r0, [pc, #40]	; (80036f4 <MX_TIM4_Init+0x5c>)
 80036cc:	f001 fb18 	bl	8004d00 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 80036d0:	4808      	ldr	r0, [pc, #32]	; (80036f4 <MX_TIM4_Init+0x5c>)
 80036d2:	f7ff fdb5 	bl	8003240 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 80036d6:	2100      	movs	r1, #0
 80036d8:	4806      	ldr	r0, [pc, #24]	; (80036f4 <MX_TIM4_Init+0x5c>)
 80036da:	f7ff fe73 	bl	80033c4 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 80036de:	2100      	movs	r1, #0
 80036e0:	4804      	ldr	r0, [pc, #16]	; (80036f4 <MX_TIM4_Init+0x5c>)
 80036e2:	f7ff fe84 	bl	80033ee <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 80036e6:	4803      	ldr	r0, [pc, #12]	; (80036f4 <MX_TIM4_Init+0x5c>)
 80036e8:	f7ff fea7 	bl	800343a <LL_TIM_DisableMasterSlaveMode>

}
 80036ec:	bf00      	nop
 80036ee:	3718      	adds	r7, #24
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	40000800 	.word	0x40000800

080036f8 <__NVIC_GetPriorityGrouping>:
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036fc:	4b04      	ldr	r3, [pc, #16]	; (8003710 <__NVIC_GetPriorityGrouping+0x18>)
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	0a1b      	lsrs	r3, r3, #8
 8003702:	f003 0307 	and.w	r3, r3, #7
}
 8003706:	4618      	mov	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	e000ed00 	.word	0xe000ed00

08003714 <__NVIC_EnableIRQ>:
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800371e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003722:	2b00      	cmp	r3, #0
 8003724:	db0b      	blt.n	800373e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003726:	79fb      	ldrb	r3, [r7, #7]
 8003728:	f003 021f 	and.w	r2, r3, #31
 800372c:	4907      	ldr	r1, [pc, #28]	; (800374c <__NVIC_EnableIRQ+0x38>)
 800372e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003732:	095b      	lsrs	r3, r3, #5
 8003734:	2001      	movs	r0, #1
 8003736:	fa00 f202 	lsl.w	r2, r0, r2
 800373a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	e000e100 	.word	0xe000e100

08003750 <__NVIC_SetPriority>:
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	4603      	mov	r3, r0
 8003758:	6039      	str	r1, [r7, #0]
 800375a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800375c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003760:	2b00      	cmp	r3, #0
 8003762:	db0a      	blt.n	800377a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	b2da      	uxtb	r2, r3
 8003768:	490c      	ldr	r1, [pc, #48]	; (800379c <__NVIC_SetPriority+0x4c>)
 800376a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800376e:	0112      	lsls	r2, r2, #4
 8003770:	b2d2      	uxtb	r2, r2
 8003772:	440b      	add	r3, r1
 8003774:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003778:	e00a      	b.n	8003790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	b2da      	uxtb	r2, r3
 800377e:	4908      	ldr	r1, [pc, #32]	; (80037a0 <__NVIC_SetPriority+0x50>)
 8003780:	79fb      	ldrb	r3, [r7, #7]
 8003782:	f003 030f 	and.w	r3, r3, #15
 8003786:	3b04      	subs	r3, #4
 8003788:	0112      	lsls	r2, r2, #4
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	440b      	add	r3, r1
 800378e:	761a      	strb	r2, [r3, #24]
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	e000e100 	.word	0xe000e100
 80037a0:	e000ed00 	.word	0xe000ed00

080037a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b089      	sub	sp, #36	; 0x24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	f1c3 0307 	rsb	r3, r3, #7
 80037be:	2b04      	cmp	r3, #4
 80037c0:	bf28      	it	cs
 80037c2:	2304      	movcs	r3, #4
 80037c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	3304      	adds	r3, #4
 80037ca:	2b06      	cmp	r3, #6
 80037cc:	d902      	bls.n	80037d4 <NVIC_EncodePriority+0x30>
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	3b03      	subs	r3, #3
 80037d2:	e000      	b.n	80037d6 <NVIC_EncodePriority+0x32>
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d8:	f04f 32ff 	mov.w	r2, #4294967295
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	43da      	mvns	r2, r3
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	401a      	ands	r2, r3
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037ec:	f04f 31ff 	mov.w	r1, #4294967295
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	fa01 f303 	lsl.w	r3, r1, r3
 80037f6:	43d9      	mvns	r1, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037fc:	4313      	orrs	r3, r2
         );
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3724      	adds	r7, #36	; 0x24
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
	...

0800380c <LL_AHB1_GRP1_EnableClock>:
{
 800380c:	b480      	push	{r7}
 800380e:	b085      	sub	sp, #20
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003814:	4b08      	ldr	r3, [pc, #32]	; (8003838 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003816:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003818:	4907      	ldr	r1, [pc, #28]	; (8003838 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4313      	orrs	r3, r2
 800381e:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003820:	4b05      	ldr	r3, [pc, #20]	; (8003838 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003822:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4013      	ands	r3, r2
 8003828:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800382a:	68fb      	ldr	r3, [r7, #12]
}
 800382c:	bf00      	nop
 800382e:	3714      	adds	r7, #20
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	40021000 	.word	0x40021000

0800383c <LL_AHB2_GRP1_EnableClock>:
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003844:	4b08      	ldr	r3, [pc, #32]	; (8003868 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003846:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003848:	4907      	ldr	r1, [pc, #28]	; (8003868 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4313      	orrs	r3, r2
 800384e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003850:	4b05      	ldr	r3, [pc, #20]	; (8003868 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003852:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4013      	ands	r3, r2
 8003858:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800385a:	68fb      	ldr	r3, [r7, #12]
}
 800385c:	bf00      	nop
 800385e:	3714      	adds	r7, #20
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr
 8003868:	40021000 	.word	0x40021000

0800386c <LL_APB1_GRP1_EnableClock>:
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003874:	4b08      	ldr	r3, [pc, #32]	; (8003898 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003876:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003878:	4907      	ldr	r1, [pc, #28]	; (8003898 <LL_APB1_GRP1_EnableClock+0x2c>)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4313      	orrs	r3, r2
 800387e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003880:	4b05      	ldr	r3, [pc, #20]	; (8003898 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003882:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4013      	ands	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800388a:	68fb      	ldr	r3, [r7, #12]
}
 800388c:	bf00      	nop
 800388e:	3714      	adds	r7, #20
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	40021000 	.word	0x40021000

0800389c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f043 0201 	orr.w	r2, r3, #1
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	601a      	str	r2, [r3, #0]
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	609a      	str	r2, [r3, #8]
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b08e      	sub	sp, #56	; 0x38
 80038ec:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80038ee:	f107 031c 	add.w	r3, r7, #28
 80038f2:	2200      	movs	r2, #0
 80038f4:	601a      	str	r2, [r3, #0]
 80038f6:	605a      	str	r2, [r3, #4]
 80038f8:	609a      	str	r2, [r3, #8]
 80038fa:	60da      	str	r2, [r3, #12]
 80038fc:	611a      	str	r2, [r3, #16]
 80038fe:	615a      	str	r2, [r3, #20]
 8003900:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003902:	1d3b      	adds	r3, r7, #4
 8003904:	2200      	movs	r2, #0
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	605a      	str	r2, [r3, #4]
 800390a:	609a      	str	r2, [r3, #8]
 800390c:	60da      	str	r2, [r3, #12]
 800390e:	611a      	str	r2, [r3, #16]
 8003910:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8003912:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003916:	f7ff ffa9 	bl	800386c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800391a:	2001      	movs	r0, #1
 800391c:	f7ff ff8e 	bl	800383c <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003920:	230c      	movs	r3, #12
 8003922:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003924:	2302      	movs	r3, #2
 8003926:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003928:	2303      	movs	r3, #3
 800392a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800392c:	2300      	movs	r3, #0
 800392e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003930:	2300      	movs	r3, #0
 8003932:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8003934:	2307      	movs	r3, #7
 8003936:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003938:	1d3b      	adds	r3, r7, #4
 800393a:	4619      	mov	r1, r3
 800393c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003940:	f000 fcb1 	bl	80042a6 <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 921600;
 8003944:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8003948:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800394a:	2300      	movs	r3, #0
 800394c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800394e:	2300      	movs	r3, #0
 8003950:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003952:	2300      	movs	r3, #0
 8003954:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003956:	230c      	movs	r3, #12
 8003958:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800395a:	2300      	movs	r3, #0
 800395c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_8;
 800395e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003962:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8003964:	f107 031c 	add.w	r3, r7, #28
 8003968:	4619      	mov	r1, r3
 800396a:	4806      	ldr	r0, [pc, #24]	; (8003984 <MX_USART2_UART_Init+0x9c>)
 800396c:	f001 fdd6 	bl	800551c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8003970:	4804      	ldr	r0, [pc, #16]	; (8003984 <MX_USART2_UART_Init+0x9c>)
 8003972:	f7ff ffa3 	bl	80038bc <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8003976:	4803      	ldr	r0, [pc, #12]	; (8003984 <MX_USART2_UART_Init+0x9c>)
 8003978:	f7ff ff90 	bl	800389c <LL_USART_Enable>

}
 800397c:	bf00      	nop
 800397e:	3738      	adds	r7, #56	; 0x38
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	40004400 	.word	0x40004400

08003988 <__io_putchar>:

/* USER CODE BEGIN 1 */
void __io_putchar(int ch){
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
#if DEBUG_TO_CONSOLE
	// Wait until all data have been transmitted
	while(!(READ_BIT(USART2->ISR, USART_ISR_TXE)));
 8003990:	bf00      	nop
 8003992:	4b0b      	ldr	r3, [pc, #44]	; (80039c0 <__io_putchar+0x38>)
 8003994:	69db      	ldr	r3, [r3, #28]
 8003996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800399a:	2b00      	cmp	r3, #0
 800399c:	d0f9      	beq.n	8003992 <__io_putchar+0xa>
	// Write data to transmit register
	WRITE_REG(USART2->TDR, ch);
 800399e:	4b08      	ldr	r3, [pc, #32]	; (80039c0 <__io_putchar+0x38>)
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	b292      	uxth	r2, r2
 80039a4:	851a      	strh	r2, [r3, #40]	; 0x28
	// Wait until transmission completed
	while(!(READ_BIT(USART2->ISR, USART_ISR_TC)));
 80039a6:	bf00      	nop
 80039a8:	4b05      	ldr	r3, [pc, #20]	; (80039c0 <__io_putchar+0x38>)
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0f9      	beq.n	80039a8 <__io_putchar+0x20>
#endif
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr
 80039c0:	40004400 	.word	0x40004400

080039c4 <__io_getchar>:

void __io_getchar(void){
 80039c4:	b480      	push	{r7}
 80039c6:	af00      	add	r7, sp, #0
	// NOT IMPLEMENTED
}
 80039c8:	bf00      	nop
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
	...

080039d4 <startupPrint>:

void startupPrint(void){
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
	printf("\r\n");
 80039d8:	480b      	ldr	r0, [pc, #44]	; (8003a08 <startupPrint+0x34>)
 80039da:	f001 ff1f 	bl	800581c <puts>
	printf("+==============================================================+\r\n");
 80039de:	480b      	ldr	r0, [pc, #44]	; (8003a0c <startupPrint+0x38>)
 80039e0:	f001 ff1c 	bl	800581c <puts>
	printf("|%62.62s|\r\n", DESCRIPTION);
 80039e4:	490a      	ldr	r1, [pc, #40]	; (8003a10 <startupPrint+0x3c>)
 80039e6:	480b      	ldr	r0, [pc, #44]	; (8003a14 <startupPrint+0x40>)
 80039e8:	f001 fea4 	bl	8005734 <iprintf>
	printf("+--------------------+--------------------+--------------------+\r\n");
 80039ec:	480a      	ldr	r0, [pc, #40]	; (8003a18 <startupPrint+0x44>)
 80039ee:	f001 ff15 	bl	800581c <puts>
	printf("+ %18.18s | HW: %14.14s | VER.%14.14s |\r\n", "Rafael de la Rosa", HW, FIRM_VERSION);
 80039f2:	4b0a      	ldr	r3, [pc, #40]	; (8003a1c <startupPrint+0x48>)
 80039f4:	4a0a      	ldr	r2, [pc, #40]	; (8003a20 <startupPrint+0x4c>)
 80039f6:	490b      	ldr	r1, [pc, #44]	; (8003a24 <startupPrint+0x50>)
 80039f8:	480b      	ldr	r0, [pc, #44]	; (8003a28 <startupPrint+0x54>)
 80039fa:	f001 fe9b 	bl	8005734 <iprintf>
	printf("+==============================================================+\r\n\r\n");
 80039fe:	480b      	ldr	r0, [pc, #44]	; (8003a2c <startupPrint+0x58>)
 8003a00:	f001 ff0c 	bl	800581c <puts>
}
 8003a04:	bf00      	nop
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	08006854 	.word	0x08006854
 8003a0c:	08006858 	.word	0x08006858
 8003a10:	0800689c 	.word	0x0800689c
 8003a14:	080068c4 	.word	0x080068c4
 8003a18:	080068d0 	.word	0x080068d0
 8003a1c:	08006914 	.word	0x08006914
 8003a20:	08006918 	.word	0x08006918
 8003a24:	08006924 	.word	0x08006924
 8003a28:	08006938 	.word	0x08006938
 8003a2c:	08006964 	.word	0x08006964

08003a30 <configureDMA_USART_TX>:

void configureDMA_USART_TX(USART_TypeDef* USARTx, WordLenghtDMA_t wordLength, PriorityDMA_t priority){
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	460b      	mov	r3, r1
 8003a3a:	70fb      	strb	r3, [r7, #3]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	70bb      	strb	r3, [r7, #2]

	__IO uint32_t temp = 0;
 8003a40:	2300      	movs	r3, #0
 8003a42:	60fb      	str	r3, [r7, #12]
	uint32_t mSize, pSize;

	priority = priority << DMA_CCR_PL_Pos;
 8003a44:	2300      	movs	r3, #0
 8003a46:	70bb      	strb	r3, [r7, #2]
	mSize = wordLength << DMA_CCR_MSIZE_Pos;
 8003a48:	78fb      	ldrb	r3, [r7, #3]
 8003a4a:	029b      	lsls	r3, r3, #10
 8003a4c:	617b      	str	r3, [r7, #20]
	pSize = wordLength << DMA_CCR_PSIZE_Pos;
 8003a4e:	78fb      	ldrb	r3, [r7, #3]
 8003a50:	021b      	lsls	r3, r3, #8
 8003a52:	613b      	str	r3, [r7, #16]

	// DMAx channel configuration
	if(USARTx == USART2){
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a1d      	ldr	r2, [pc, #116]	; (8003acc <configureDMA_USART_TX+0x9c>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d132      	bne.n	8003ac2 <configureDMA_USART_TX+0x92>
		/* Enable clock for DMA1 controller */
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8003a5c:	2001      	movs	r0, #1
 8003a5e:	f7ff fed5 	bl	800380c <LL_AHB1_GRP1_EnableClock>

		/* Configure DMA mode transmission in USART_CR3*/
		SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	609a      	str	r2, [r3, #8]

		/* Configure the channel 7 which corresponds to USART2 peripheral */
		SET_BIT(DMA1_CSELR->CSELR, DMA_USART2_TX_REQ);
 8003a6e:	4b18      	ldr	r3, [pc, #96]	; (8003ad0 <configureDMA_USART_TX+0xa0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a17      	ldr	r2, [pc, #92]	; (8003ad0 <configureDMA_USART_TX+0xa0>)
 8003a74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003a78:	6013      	str	r3, [r2, #0]

		/* Clear pending interrupts */
		SET_BIT(DMA1->IFCR, (DMA_IFCR_CGIF7 | DMA_IFCR_CHTIF7 | DMA_IFCR_CTCIF7 | DMA_IFCR_CTEIF7));
 8003a7a:	4b16      	ldr	r3, [pc, #88]	; (8003ad4 <configureDMA_USART_TX+0xa4>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	4a15      	ldr	r2, [pc, #84]	; (8003ad4 <configureDMA_USART_TX+0xa4>)
 8003a80:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8003a84:	6053      	str	r3, [r2, #4]

		/* Configure DMA transference */
		DMA1_Channel7->CPAR =(__IO uint32_t) &(USART2->TDR);
 8003a86:	4b14      	ldr	r3, [pc, #80]	; (8003ad8 <configureDMA_USART_TX+0xa8>)
 8003a88:	4a14      	ldr	r2, [pc, #80]	; (8003adc <configureDMA_USART_TX+0xac>)
 8003a8a:	609a      	str	r2, [r3, #8]
		temp = priority | mSize | pSize | DMA_CCR_MINC | DMA_CCR_DIR | DMA_CCR_TCIE | DMA_CCR_TEIE;
 8003a8c:	78ba      	ldrb	r2, [r7, #2]
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	431a      	orrs	r2, r3
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	f043 039a 	orr.w	r3, r3, #154	; 0x9a
 8003a9a:	60fb      	str	r3, [r7, #12]
		DMA1_Channel7->CCR = temp;
 8003a9c:	4a0e      	ldr	r2, [pc, #56]	; (8003ad8 <configureDMA_USART_TX+0xa8>)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6013      	str	r3, [r2, #0]

		NVIC_SetPriority(DMA1_Channel7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003aa2:	f7ff fe29 	bl	80036f8 <__NVIC_GetPriorityGrouping>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	2100      	movs	r1, #0
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7ff fe79 	bl	80037a4 <NVIC_EncodePriority>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	2011      	movs	r0, #17
 8003ab8:	f7ff fe4a 	bl	8003750 <__NVIC_SetPriority>
		NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8003abc:	2011      	movs	r0, #17
 8003abe:	f7ff fe29 	bl	8003714 <__NVIC_EnableIRQ>
	}
}
 8003ac2:	bf00      	nop
 8003ac4:	3718      	adds	r7, #24
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	40004400 	.word	0x40004400
 8003ad0:	400200a8 	.word	0x400200a8
 8003ad4:	40020000 	.word	0x40020000
 8003ad8:	40020080 	.word	0x40020080
 8003adc:	40004428 	.word	0x40004428

08003ae0 <configure_IRQ_USART_RX>:

void configure_IRQ_USART_RX(){
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
	// Set RXNEIE to enable the RX interrupt
	SET_BIT(USART2->CR1, USART_CR1_RXNEIE);
 8003ae4:	4b0b      	ldr	r3, [pc, #44]	; (8003b14 <configure_IRQ_USART_RX+0x34>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a0a      	ldr	r2, [pc, #40]	; (8003b14 <configure_IRQ_USART_RX+0x34>)
 8003aea:	f043 0320 	orr.w	r3, r3, #32
 8003aee:	6013      	str	r3, [r2, #0]

	// Enable global interrupt for UART2
	NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 8003af0:	f7ff fe02 	bl	80036f8 <__NVIC_GetPriorityGrouping>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2200      	movs	r2, #0
 8003af8:	2100      	movs	r1, #0
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7ff fe52 	bl	80037a4 <NVIC_EncodePriority>
 8003b00:	4603      	mov	r3, r0
 8003b02:	4619      	mov	r1, r3
 8003b04:	2026      	movs	r0, #38	; 0x26
 8003b06:	f7ff fe23 	bl	8003750 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8003b0a:	2026      	movs	r0, #38	; 0x26
 8003b0c:	f7ff fe02 	bl	8003714 <__NVIC_EnableIRQ>
}
 8003b10:	bf00      	nop
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	40004400 	.word	0x40004400

08003b18 <DMA1_Channel7_IRQHandler>:

void DMA1_Channel7_IRQHandler(void){
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
	/* Check the interrupt source*/
	if(READ_BIT(DMA1->ISR, DMA_ISR_TEIF7)){
 8003b1c:	4b17      	ldr	r3, [pc, #92]	; (8003b7c <DMA1_Channel7_IRQHandler+0x64>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d006      	beq.n	8003b36 <DMA1_Channel7_IRQHandler+0x1e>
		SET_BIT(DMA1->IFCR, DMA_IFCR_CTEIF7);
 8003b28:	4b14      	ldr	r3, [pc, #80]	; (8003b7c <DMA1_Channel7_IRQHandler+0x64>)
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	4a13      	ldr	r2, [pc, #76]	; (8003b7c <DMA1_Channel7_IRQHandler+0x64>)
 8003b2e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003b32:	6053      	str	r3, [r2, #4]
		while(1);
 8003b34:	e7fe      	b.n	8003b34 <DMA1_Channel7_IRQHandler+0x1c>
	}
	if(READ_BIT(DMA1->ISR, DMA_ISR_TCIF7)){
 8003b36:	4b11      	ldr	r3, [pc, #68]	; (8003b7c <DMA1_Channel7_IRQHandler+0x64>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00b      	beq.n	8003b5a <DMA1_Channel7_IRQHandler+0x42>
		SET_BIT(DMA1->IFCR, DMA_IFCR_CTCIF7);
 8003b42:	4b0e      	ldr	r3, [pc, #56]	; (8003b7c <DMA1_Channel7_IRQHandler+0x64>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	4a0d      	ldr	r2, [pc, #52]	; (8003b7c <DMA1_Channel7_IRQHandler+0x64>)
 8003b48:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b4c:	6053      	str	r3, [r2, #4]
		CLEAR_BIT(DMA1_Channel7->CCR, DMA_CCR_EN);
 8003b4e:	4b0c      	ldr	r3, [pc, #48]	; (8003b80 <DMA1_Channel7_IRQHandler+0x68>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a0b      	ldr	r2, [pc, #44]	; (8003b80 <DMA1_Channel7_IRQHandler+0x68>)
 8003b54:	f023 0301 	bic.w	r3, r3, #1
 8003b58:	6013      	str	r3, [r2, #0]
	}
	/* Clear Global interrupt status bit */
	if(READ_BIT(DMA1->ISR, DMA_ISR_GIF7)){
 8003b5a:	4b08      	ldr	r3, [pc, #32]	; (8003b7c <DMA1_Channel7_IRQHandler+0x64>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d005      	beq.n	8003b72 <DMA1_Channel7_IRQHandler+0x5a>
		SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF7);
 8003b66:	4b05      	ldr	r3, [pc, #20]	; (8003b7c <DMA1_Channel7_IRQHandler+0x64>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	4a04      	ldr	r2, [pc, #16]	; (8003b7c <DMA1_Channel7_IRQHandler+0x64>)
 8003b6c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b70:	6053      	str	r3, [r2, #4]
	}
}
 8003b72:	bf00      	nop
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	40020000 	.word	0x40020000
 8003b80:	40020080 	.word	0x40020080

08003b84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003b84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bbc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003b88:	f7ff fadc 	bl	8003144 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003b8c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003b8e:	e003      	b.n	8003b98 <LoopCopyDataInit>

08003b90 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003b90:	4b0b      	ldr	r3, [pc, #44]	; (8003bc0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003b92:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003b94:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003b96:	3104      	adds	r1, #4

08003b98 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003b98:	480a      	ldr	r0, [pc, #40]	; (8003bc4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003b9a:	4b0b      	ldr	r3, [pc, #44]	; (8003bc8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003b9c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003b9e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003ba0:	d3f6      	bcc.n	8003b90 <CopyDataInit>
	ldr	r2, =_sbss
 8003ba2:	4a0a      	ldr	r2, [pc, #40]	; (8003bcc <LoopForever+0x12>)
	b	LoopFillZerobss
 8003ba4:	e002      	b.n	8003bac <LoopFillZerobss>

08003ba6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003ba6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003ba8:	f842 3b04 	str.w	r3, [r2], #4

08003bac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003bac:	4b08      	ldr	r3, [pc, #32]	; (8003bd0 <LoopForever+0x16>)
	cmp	r2, r3
 8003bae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003bb0:	d3f9      	bcc.n	8003ba6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003bb2:	f001 fd93 	bl	80056dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003bb6:	f7fe fde9 	bl	800278c <main>

08003bba <LoopForever>:

LoopForever:
    b LoopForever
 8003bba:	e7fe      	b.n	8003bba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003bbc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8003bc0:	080075f4 	.word	0x080075f4
	ldr	r0, =_sdata
 8003bc4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003bc8:	200005c4 	.word	0x200005c4
	ldr	r2, =_sbss
 8003bcc:	200005c8 	.word	0x200005c8
	ldr	r3, = _ebss
 8003bd0:	20000694 	.word	0x20000694

08003bd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003bd4:	e7fe      	b.n	8003bd4 <ADC1_2_IRQHandler>
	...

08003bd8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003be0:	4b05      	ldr	r3, [pc, #20]	; (8003bf8 <LL_EXTI_EnableIT_0_31+0x20>)
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	4904      	ldr	r1, [pc, #16]	; (8003bf8 <LL_EXTI_EnableIT_0_31+0x20>)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	600b      	str	r3, [r1, #0]
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	40010400 	.word	0x40010400

08003bfc <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003c04:	4b05      	ldr	r3, [pc, #20]	; (8003c1c <LL_EXTI_EnableIT_32_63+0x20>)
 8003c06:	6a1a      	ldr	r2, [r3, #32]
 8003c08:	4904      	ldr	r1, [pc, #16]	; (8003c1c <LL_EXTI_EnableIT_32_63+0x20>)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	620b      	str	r3, [r1, #32]
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	40010400 	.word	0x40010400

08003c20 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003c28:	4b06      	ldr	r3, [pc, #24]	; (8003c44 <LL_EXTI_DisableIT_0_31+0x24>)
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	43db      	mvns	r3, r3
 8003c30:	4904      	ldr	r1, [pc, #16]	; (8003c44 <LL_EXTI_DisableIT_0_31+0x24>)
 8003c32:	4013      	ands	r3, r2
 8003c34:	600b      	str	r3, [r1, #0]
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	40010400 	.word	0x40010400

08003c48 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003c50:	4b06      	ldr	r3, [pc, #24]	; (8003c6c <LL_EXTI_DisableIT_32_63+0x24>)
 8003c52:	6a1a      	ldr	r2, [r3, #32]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	43db      	mvns	r3, r3
 8003c58:	4904      	ldr	r1, [pc, #16]	; (8003c6c <LL_EXTI_DisableIT_32_63+0x24>)
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	620b      	str	r3, [r1, #32]
}
 8003c5e:	bf00      	nop
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	40010400 	.word	0x40010400

08003c70 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003c78:	4b05      	ldr	r3, [pc, #20]	; (8003c90 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003c7a:	685a      	ldr	r2, [r3, #4]
 8003c7c:	4904      	ldr	r1, [pc, #16]	; (8003c90 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	604b      	str	r3, [r1, #4]

}
 8003c84:	bf00      	nop
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	40010400 	.word	0x40010400

08003c94 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003c9c:	4b05      	ldr	r3, [pc, #20]	; (8003cb4 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003c9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ca0:	4904      	ldr	r1, [pc, #16]	; (8003cb4 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	40010400 	.word	0x40010400

08003cb8 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003cc0:	4b06      	ldr	r3, [pc, #24]	; (8003cdc <LL_EXTI_DisableEvent_0_31+0x24>)
 8003cc2:	685a      	ldr	r2, [r3, #4]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	43db      	mvns	r3, r3
 8003cc8:	4904      	ldr	r1, [pc, #16]	; (8003cdc <LL_EXTI_DisableEvent_0_31+0x24>)
 8003cca:	4013      	ands	r3, r2
 8003ccc:	604b      	str	r3, [r1, #4]
}
 8003cce:	bf00      	nop
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	40010400 	.word	0x40010400

08003ce0 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003ce8:	4b06      	ldr	r3, [pc, #24]	; (8003d04 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003cea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	43db      	mvns	r3, r3
 8003cf0:	4904      	ldr	r1, [pc, #16]	; (8003d04 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40010400 	.word	0x40010400

08003d08 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003d10:	4b05      	ldr	r3, [pc, #20]	; (8003d28 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	4904      	ldr	r1, [pc, #16]	; (8003d28 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	608b      	str	r3, [r1, #8]

}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr
 8003d28:	40010400 	.word	0x40010400

08003d2c <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003d34:	4b05      	ldr	r3, [pc, #20]	; (8003d4c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003d36:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d38:	4904      	ldr	r1, [pc, #16]	; (8003d4c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	628b      	str	r3, [r1, #40]	; 0x28
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr
 8003d4c:	40010400 	.word	0x40010400

08003d50 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003d58:	4b06      	ldr	r3, [pc, #24]	; (8003d74 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	4904      	ldr	r1, [pc, #16]	; (8003d74 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003d62:	4013      	ands	r3, r2
 8003d64:	608b      	str	r3, [r1, #8]

}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40010400 	.word	0x40010400

08003d78 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003d80:	4b06      	ldr	r3, [pc, #24]	; (8003d9c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003d82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	43db      	mvns	r3, r3
 8003d88:	4904      	ldr	r1, [pc, #16]	; (8003d9c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	628b      	str	r3, [r1, #40]	; 0x28
}
 8003d8e:	bf00      	nop
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	40010400 	.word	0x40010400

08003da0 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003da8:	4b05      	ldr	r3, [pc, #20]	; (8003dc0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003daa:	68da      	ldr	r2, [r3, #12]
 8003dac:	4904      	ldr	r1, [pc, #16]	; (8003dc0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	60cb      	str	r3, [r1, #12]
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	40010400 	.word	0x40010400

08003dc4 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003dcc:	4b05      	ldr	r3, [pc, #20]	; (8003de4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003dce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dd0:	4904      	ldr	r1, [pc, #16]	; (8003de4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8003dd8:	bf00      	nop
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	40010400 	.word	0x40010400

08003de8 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003df0:	4b06      	ldr	r3, [pc, #24]	; (8003e0c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003df2:	68da      	ldr	r2, [r3, #12]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	43db      	mvns	r3, r3
 8003df8:	4904      	ldr	r1, [pc, #16]	; (8003e0c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	60cb      	str	r3, [r1, #12]
}
 8003dfe:	bf00      	nop
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	40010400 	.word	0x40010400

08003e10 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003e18:	4b06      	ldr	r3, [pc, #24]	; (8003e34 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	43db      	mvns	r3, r3
 8003e20:	4904      	ldr	r1, [pc, #16]	; (8003e34 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003e22:	4013      	ands	r3, r2
 8003e24:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	40010400 	.word	0x40010400

08003e38 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8003e40:	2300      	movs	r3, #0
 8003e42:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	7a1b      	ldrb	r3, [r3, #8]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f000 80c6 	beq.w	8003fda <LL_EXTI_Init+0x1a2>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d05d      	beq.n	8003f12 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	7a5b      	ldrb	r3, [r3, #9]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d00e      	beq.n	8003e7c <LL_EXTI_Init+0x44>
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d017      	beq.n	8003e92 <LL_EXTI_Init+0x5a>
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d120      	bne.n	8003ea8 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f7ff ff24 	bl	8003cb8 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7ff feaf 	bl	8003bd8 <LL_EXTI_EnableIT_0_31>
          break;
 8003e7a:	e018      	b.n	8003eae <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f7ff fecd 	bl	8003c20 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7ff fef0 	bl	8003c70 <LL_EXTI_EnableEvent_0_31>
          break;
 8003e90:	e00d      	b.n	8003eae <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4618      	mov	r0, r3
 8003e98:	f7ff fe9e 	bl	8003bd8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7ff fee5 	bl	8003c70 <LL_EXTI_EnableEvent_0_31>
          break;
 8003ea6:	e002      	b.n	8003eae <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	60fb      	str	r3, [r7, #12]
          break;
 8003eac:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	7a9b      	ldrb	r3, [r3, #10]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d02d      	beq.n	8003f12 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	7a9b      	ldrb	r3, [r3, #10]
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d00e      	beq.n	8003edc <LL_EXTI_Init+0xa4>
 8003ebe:	2b03      	cmp	r3, #3
 8003ec0:	d017      	beq.n	8003ef2 <LL_EXTI_Init+0xba>
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d120      	bne.n	8003f08 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f7ff ff8c 	bl	8003de8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7ff ff17 	bl	8003d08 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8003eda:	e01b      	b.n	8003f14 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7ff ff35 	bl	8003d50 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7ff ff58 	bl	8003da0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003ef0:	e010      	b.n	8003f14 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7ff ff06 	bl	8003d08 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7ff ff4d 	bl	8003da0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003f06:	e005      	b.n	8003f14 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f043 0302 	orr.w	r3, r3, #2
 8003f0e:	60fb      	str	r3, [r7, #12]
            break;
 8003f10:	e000      	b.n	8003f14 <LL_EXTI_Init+0xdc>
        }
      }
 8003f12:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d073      	beq.n	8004004 <LL_EXTI_Init+0x1cc>
    {
      switch (EXTI_InitStruct->Mode)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	7a5b      	ldrb	r3, [r3, #9]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d00e      	beq.n	8003f42 <LL_EXTI_Init+0x10a>
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d017      	beq.n	8003f58 <LL_EXTI_Init+0x120>
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d120      	bne.n	8003f6e <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff fed5 	bl	8003ce0 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7ff fe5e 	bl	8003bfc <LL_EXTI_EnableIT_32_63>
          break;
 8003f40:	e01a      	b.n	8003f78 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7ff fe7e 	bl	8003c48 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7ff fe9f 	bl	8003c94 <LL_EXTI_EnableEvent_32_63>
          break;
 8003f56:	e00f      	b.n	8003f78 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f7ff fe4d 	bl	8003bfc <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff fe94 	bl	8003c94 <LL_EXTI_EnableEvent_32_63>
          break;
 8003f6c:	e004      	b.n	8003f78 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f043 0304 	orr.w	r3, r3, #4
 8003f74:	60fb      	str	r3, [r7, #12]
          break;
 8003f76:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	7a9b      	ldrb	r3, [r3, #10]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d041      	beq.n	8004004 <LL_EXTI_Init+0x1cc>
      {
        switch (EXTI_InitStruct->Trigger)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	7a9b      	ldrb	r3, [r3, #10]
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d00e      	beq.n	8003fa6 <LL_EXTI_Init+0x16e>
 8003f88:	2b03      	cmp	r3, #3
 8003f8a:	d017      	beq.n	8003fbc <LL_EXTI_Init+0x184>
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d120      	bne.n	8003fd2 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7ff ff3b 	bl	8003e10 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7ff fec4 	bl	8003d2c <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8003fa4:	e02f      	b.n	8004006 <LL_EXTI_Init+0x1ce>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7ff fee4 	bl	8003d78 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7ff ff05 	bl	8003dc4 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8003fba:	e024      	b.n	8004006 <LL_EXTI_Init+0x1ce>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff feb3 	bl	8003d2c <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7ff fefa 	bl	8003dc4 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8003fd0:	e019      	b.n	8004006 <LL_EXTI_Init+0x1ce>
          default:
            status = ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	60fb      	str	r3, [r7, #12]
            break;
 8003fd6:	bf00      	nop
 8003fd8:	e015      	b.n	8004006 <LL_EXTI_Init+0x1ce>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7ff fe1e 	bl	8003c20 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff fe65 	bl	8003cb8 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7ff fe28 	bl	8003c48 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7ff fe6f 	bl	8003ce0 <LL_EXTI_DisableEvent_32_63>
 8004002:	e000      	b.n	8004006 <LL_EXTI_Init+0x1ce>
      }
 8004004:	bf00      	nop
  }

  return status;
 8004006:	68fb      	ldr	r3, [r7, #12]
}
 8004008:	4618      	mov	r0, r3
 800400a:	3710      	adds	r7, #16
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <LL_GPIO_SetPinMode>:
{
 8004010:	b480      	push	{r7}
 8004012:	b08b      	sub	sp, #44	; 0x2c
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	fa93 f3a3 	rbit	r3, r3
 800402a:	613b      	str	r3, [r7, #16]
  return result;
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d101      	bne.n	800403a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8004036:	2320      	movs	r3, #32
 8004038:	e003      	b.n	8004042 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	fab3 f383 	clz	r3, r3
 8004040:	b2db      	uxtb	r3, r3
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	2103      	movs	r1, #3
 8004046:	fa01 f303 	lsl.w	r3, r1, r3
 800404a:	43db      	mvns	r3, r3
 800404c:	401a      	ands	r2, r3
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004052:	6a3b      	ldr	r3, [r7, #32]
 8004054:	fa93 f3a3 	rbit	r3, r3
 8004058:	61fb      	str	r3, [r7, #28]
  return result;
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800405e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8004064:	2320      	movs	r3, #32
 8004066:	e003      	b.n	8004070 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8004068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406a:	fab3 f383 	clz	r3, r3
 800406e:	b2db      	uxtb	r3, r3
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	6879      	ldr	r1, [r7, #4]
 8004074:	fa01 f303 	lsl.w	r3, r1, r3
 8004078:	431a      	orrs	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	601a      	str	r2, [r3, #0]
}
 800407e:	bf00      	nop
 8004080:	372c      	adds	r7, #44	; 0x2c
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr

0800408a <LL_GPIO_SetPinOutputType>:
{
 800408a:	b480      	push	{r7}
 800408c:	b085      	sub	sp, #20
 800408e:	af00      	add	r7, sp, #0
 8004090:	60f8      	str	r0, [r7, #12]
 8004092:	60b9      	str	r1, [r7, #8]
 8004094:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	685a      	ldr	r2, [r3, #4]
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	43db      	mvns	r3, r3
 800409e:	401a      	ands	r2, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	6879      	ldr	r1, [r7, #4]
 80040a4:	fb01 f303 	mul.w	r3, r1, r3
 80040a8:	431a      	orrs	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	605a      	str	r2, [r3, #4]
}
 80040ae:	bf00      	nop
 80040b0:	3714      	adds	r7, #20
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr

080040ba <LL_GPIO_SetPinSpeed>:
{
 80040ba:	b480      	push	{r7}
 80040bc:	b08b      	sub	sp, #44	; 0x2c
 80040be:	af00      	add	r7, sp, #0
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	689a      	ldr	r2, [r3, #8]
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	fa93 f3a3 	rbit	r3, r3
 80040d4:	613b      	str	r3, [r7, #16]
  return result;
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d101      	bne.n	80040e4 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80040e0:	2320      	movs	r3, #32
 80040e2:	e003      	b.n	80040ec <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	fab3 f383 	clz	r3, r3
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	005b      	lsls	r3, r3, #1
 80040ee:	2103      	movs	r1, #3
 80040f0:	fa01 f303 	lsl.w	r3, r1, r3
 80040f4:	43db      	mvns	r3, r3
 80040f6:	401a      	ands	r2, r3
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fc:	6a3b      	ldr	r3, [r7, #32]
 80040fe:	fa93 f3a3 	rbit	r3, r3
 8004102:	61fb      	str	r3, [r7, #28]
  return result;
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800410e:	2320      	movs	r3, #32
 8004110:	e003      	b.n	800411a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8004112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004114:	fab3 f383 	clz	r3, r3
 8004118:	b2db      	uxtb	r3, r3
 800411a:	005b      	lsls	r3, r3, #1
 800411c:	6879      	ldr	r1, [r7, #4]
 800411e:	fa01 f303 	lsl.w	r3, r1, r3
 8004122:	431a      	orrs	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	609a      	str	r2, [r3, #8]
}
 8004128:	bf00      	nop
 800412a:	372c      	adds	r7, #44	; 0x2c
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <LL_GPIO_SetPinPull>:
{
 8004134:	b480      	push	{r7}
 8004136:	b08b      	sub	sp, #44	; 0x2c
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	68da      	ldr	r2, [r3, #12]
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	fa93 f3a3 	rbit	r3, r3
 800414e:	613b      	str	r3, [r7, #16]
  return result;
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800415a:	2320      	movs	r3, #32
 800415c:	e003      	b.n	8004166 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	fab3 f383 	clz	r3, r3
 8004164:	b2db      	uxtb	r3, r3
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	2103      	movs	r1, #3
 800416a:	fa01 f303 	lsl.w	r3, r1, r3
 800416e:	43db      	mvns	r3, r3
 8004170:	401a      	ands	r2, r3
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004176:	6a3b      	ldr	r3, [r7, #32]
 8004178:	fa93 f3a3 	rbit	r3, r3
 800417c:	61fb      	str	r3, [r7, #28]
  return result;
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8004188:	2320      	movs	r3, #32
 800418a:	e003      	b.n	8004194 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800418c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418e:	fab3 f383 	clz	r3, r3
 8004192:	b2db      	uxtb	r3, r3
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	6879      	ldr	r1, [r7, #4]
 8004198:	fa01 f303 	lsl.w	r3, r1, r3
 800419c:	431a      	orrs	r2, r3
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	60da      	str	r2, [r3, #12]
}
 80041a2:	bf00      	nop
 80041a4:	372c      	adds	r7, #44	; 0x2c
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr

080041ae <LL_GPIO_SetAFPin_0_7>:
{
 80041ae:	b480      	push	{r7}
 80041b0:	b08b      	sub	sp, #44	; 0x2c
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	60f8      	str	r0, [r7, #12]
 80041b6:	60b9      	str	r1, [r7, #8]
 80041b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6a1a      	ldr	r2, [r3, #32]
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	fa93 f3a3 	rbit	r3, r3
 80041c8:	613b      	str	r3, [r7, #16]
  return result;
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d101      	bne.n	80041d8 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80041d4:	2320      	movs	r3, #32
 80041d6:	e003      	b.n	80041e0 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	fab3 f383 	clz	r3, r3
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	210f      	movs	r1, #15
 80041e4:	fa01 f303 	lsl.w	r3, r1, r3
 80041e8:	43db      	mvns	r3, r3
 80041ea:	401a      	ands	r2, r3
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f0:	6a3b      	ldr	r3, [r7, #32]
 80041f2:	fa93 f3a3 	rbit	r3, r3
 80041f6:	61fb      	str	r3, [r7, #28]
  return result;
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8004202:	2320      	movs	r3, #32
 8004204:	e003      	b.n	800420e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8004206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004208:	fab3 f383 	clz	r3, r3
 800420c:	b2db      	uxtb	r3, r3
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	6879      	ldr	r1, [r7, #4]
 8004212:	fa01 f303 	lsl.w	r3, r1, r3
 8004216:	431a      	orrs	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	621a      	str	r2, [r3, #32]
}
 800421c:	bf00      	nop
 800421e:	372c      	adds	r7, #44	; 0x2c
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <LL_GPIO_SetAFPin_8_15>:
{
 8004228:	b480      	push	{r7}
 800422a:	b08b      	sub	sp, #44	; 0x2c
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	0a1b      	lsrs	r3, r3, #8
 800423c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	fa93 f3a3 	rbit	r3, r3
 8004244:	613b      	str	r3, [r7, #16]
  return result;
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d101      	bne.n	8004254 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8004250:	2320      	movs	r3, #32
 8004252:	e003      	b.n	800425c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	fab3 f383 	clz	r3, r3
 800425a:	b2db      	uxtb	r3, r3
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	210f      	movs	r1, #15
 8004260:	fa01 f303 	lsl.w	r3, r1, r3
 8004264:	43db      	mvns	r3, r3
 8004266:	401a      	ands	r2, r3
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	0a1b      	lsrs	r3, r3, #8
 800426c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800426e:	6a3b      	ldr	r3, [r7, #32]
 8004270:	fa93 f3a3 	rbit	r3, r3
 8004274:	61fb      	str	r3, [r7, #28]
  return result;
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800427a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8004280:	2320      	movs	r3, #32
 8004282:	e003      	b.n	800428c <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8004284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004286:	fab3 f383 	clz	r3, r3
 800428a:	b2db      	uxtb	r3, r3
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	6879      	ldr	r1, [r7, #4]
 8004290:	fa01 f303 	lsl.w	r3, r1, r3
 8004294:	431a      	orrs	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	625a      	str	r2, [r3, #36]	; 0x24
}
 800429a:	bf00      	nop
 800429c:	372c      	adds	r7, #44	; 0x2c
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b088      	sub	sp, #32
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
 80042ae:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	fa93 f3a3 	rbit	r3, r3
 80042bc:	60fb      	str	r3, [r7, #12]
  return result;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d101      	bne.n	80042cc <LL_GPIO_Init+0x26>
    return 32U;
 80042c8:	2320      	movs	r3, #32
 80042ca:	e003      	b.n	80042d4 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	fab3 f383 	clz	r3, r3
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80042d6:	e040      	b.n	800435a <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	2101      	movs	r1, #1
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	fa01 f303 	lsl.w	r3, r1, r3
 80042e4:	4013      	ands	r3, r2
 80042e6:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d032      	beq.n	8004354 <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	461a      	mov	r2, r3
 80042f4:	69b9      	ldr	r1, [r7, #24]
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7ff fe8a 	bl	8004010 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d003      	beq.n	800430c <LL_GPIO_Init+0x66>
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	2b02      	cmp	r3, #2
 800430a:	d106      	bne.n	800431a <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	461a      	mov	r2, r3
 8004312:	69b9      	ldr	r1, [r7, #24]
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f7ff fed0 	bl	80040ba <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	461a      	mov	r2, r3
 8004320:	69b9      	ldr	r1, [r7, #24]
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7ff ff06 	bl	8004134 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	2b02      	cmp	r3, #2
 800432e:	d111      	bne.n	8004354 <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	2bff      	cmp	r3, #255	; 0xff
 8004334:	d807      	bhi.n	8004346 <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	461a      	mov	r2, r3
 800433c:	69b9      	ldr	r1, [r7, #24]
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7ff ff35 	bl	80041ae <LL_GPIO_SetAFPin_0_7>
 8004344:	e006      	b.n	8004354 <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	461a      	mov	r2, r3
 800434c:	69b9      	ldr	r1, [r7, #24]
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f7ff ff6a 	bl	8004228 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	3301      	adds	r3, #1
 8004358:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	fa22 f303 	lsr.w	r3, r2, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1b7      	bne.n	80042d8 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d003      	beq.n	8004378 <LL_GPIO_Init+0xd2>
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	2b02      	cmp	r3, #2
 8004376:	d107      	bne.n	8004388 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	6819      	ldr	r1, [r3, #0]
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	461a      	mov	r2, r3
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7ff fe81 	bl	800408a <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3720      	adds	r7, #32
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
	...

08004394 <LL_RCC_HSI_IsReady>:
{
 8004394:	b480      	push	{r7}
 8004396:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8004398:	4b07      	ldr	r3, [pc, #28]	; (80043b8 <LL_RCC_HSI_IsReady+0x24>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043a4:	d101      	bne.n	80043aa <LL_RCC_HSI_IsReady+0x16>
 80043a6:	2301      	movs	r3, #1
 80043a8:	e000      	b.n	80043ac <LL_RCC_HSI_IsReady+0x18>
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	40021000 	.word	0x40021000

080043bc <LL_RCC_LSE_IsReady>:
{
 80043bc:	b480      	push	{r7}
 80043be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80043c0:	4b07      	ldr	r3, [pc, #28]	; (80043e0 <LL_RCC_LSE_IsReady+0x24>)
 80043c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043c6:	f003 0302 	and.w	r3, r3, #2
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d101      	bne.n	80043d2 <LL_RCC_LSE_IsReady+0x16>
 80043ce:	2301      	movs	r3, #1
 80043d0:	e000      	b.n	80043d4 <LL_RCC_LSE_IsReady+0x18>
 80043d2:	2300      	movs	r3, #0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	40021000 	.word	0x40021000

080043e4 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80043e4:	b480      	push	{r7}
 80043e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 80043e8:	4b06      	ldr	r3, [pc, #24]	; (8004404 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0308 	and.w	r3, r3, #8
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d101      	bne.n	80043f8 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 80043f4:	2301      	movs	r3, #1
 80043f6:	e000      	b.n	80043fa <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr
 8004404:	40021000 	.word	0x40021000

08004408 <LL_RCC_MSI_GetRange>:
{
 8004408:	b480      	push	{r7}
 800440a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800440c:	4b04      	ldr	r3, [pc, #16]	; (8004420 <LL_RCC_MSI_GetRange+0x18>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004414:	4618      	mov	r0, r3
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	40021000 	.word	0x40021000

08004424 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8004424:	b480      	push	{r7}
 8004426:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8004428:	4b04      	ldr	r3, [pc, #16]	; (800443c <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 800442a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800442e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8004432:	4618      	mov	r0, r3
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr
 800443c:	40021000 	.word	0x40021000

08004440 <LL_RCC_GetSysClkSource>:
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004444:	4b04      	ldr	r3, [pc, #16]	; (8004458 <LL_RCC_GetSysClkSource+0x18>)
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f003 030c 	and.w	r3, r3, #12
}
 800444c:	4618      	mov	r0, r3
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	40021000 	.word	0x40021000

0800445c <LL_RCC_GetAHBPrescaler>:
{
 800445c:	b480      	push	{r7}
 800445e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004460:	4b04      	ldr	r3, [pc, #16]	; (8004474 <LL_RCC_GetAHBPrescaler+0x18>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004468:	4618      	mov	r0, r3
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	40021000 	.word	0x40021000

08004478 <LL_RCC_GetAPB1Prescaler>:
{
 8004478:	b480      	push	{r7}
 800447a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800447c:	4b04      	ldr	r3, [pc, #16]	; (8004490 <LL_RCC_GetAPB1Prescaler+0x18>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8004484:	4618      	mov	r0, r3
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40021000 	.word	0x40021000

08004494 <LL_RCC_GetAPB2Prescaler>:
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004498:	4b04      	ldr	r3, [pc, #16]	; (80044ac <LL_RCC_GetAPB2Prescaler+0x18>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	40021000 	.word	0x40021000

080044b0 <LL_RCC_GetUSARTClockSource>:
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80044b8:	4b06      	ldr	r3, [pc, #24]	; (80044d4 <LL_RCC_GetUSARTClockSource+0x24>)
 80044ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	401a      	ands	r2, r3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	041b      	lsls	r3, r3, #16
 80044c6:	4313      	orrs	r3, r2
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr
 80044d4:	40021000 	.word	0x40021000

080044d8 <LL_RCC_GetUARTClockSource>:
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80044e0:	4b06      	ldr	r3, [pc, #24]	; (80044fc <LL_RCC_GetUARTClockSource+0x24>)
 80044e2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	401a      	ands	r2, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	041b      	lsls	r3, r3, #16
 80044ee:	4313      	orrs	r3, r2
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr
 80044fc:	40021000 	.word	0x40021000

08004500 <LL_RCC_PLL_GetMainSource>:
{
 8004500:	b480      	push	{r7}
 8004502:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004504:	4b04      	ldr	r3, [pc, #16]	; (8004518 <LL_RCC_PLL_GetMainSource+0x18>)
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	f003 0303 	and.w	r3, r3, #3
}
 800450c:	4618      	mov	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40021000 	.word	0x40021000

0800451c <LL_RCC_PLL_GetN>:
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004520:	4b04      	ldr	r3, [pc, #16]	; (8004534 <LL_RCC_PLL_GetN+0x18>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	0a1b      	lsrs	r3, r3, #8
 8004526:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800452a:	4618      	mov	r0, r3
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	40021000 	.word	0x40021000

08004538 <LL_RCC_PLL_GetR>:
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800453c:	4b04      	ldr	r3, [pc, #16]	; (8004550 <LL_RCC_PLL_GetR+0x18>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8004544:	4618      	mov	r0, r3
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	40021000 	.word	0x40021000

08004554 <LL_RCC_PLL_GetDivider>:
{
 8004554:	b480      	push	{r7}
 8004556:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004558:	4b04      	ldr	r3, [pc, #16]	; (800456c <LL_RCC_PLL_GetDivider+0x18>)
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8004560:	4618      	mov	r0, r3
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	40021000 	.word	0x40021000

08004570 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8004578:	2300      	movs	r3, #0
 800457a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b03      	cmp	r3, #3
 8004580:	d137      	bne.n	80045f2 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f7ff ff94 	bl	80044b0 <LL_RCC_GetUSARTClockSource>
 8004588:	4603      	mov	r3, r0
 800458a:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800458e:	2b03      	cmp	r3, #3
 8004590:	f200 80b2 	bhi.w	80046f8 <LL_RCC_GetUSARTClockFreq+0x188>
 8004594:	a201      	add	r2, pc, #4	; (adr r2, 800459c <LL_RCC_GetUSARTClockFreq+0x2c>)
 8004596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800459a:	bf00      	nop
 800459c:	080045db 	.word	0x080045db
 80045a0:	080045ad 	.word	0x080045ad
 80045a4:	080045b5 	.word	0x080045b5
 80045a8:	080045c7 	.word	0x080045c7
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80045ac:	f000 f952 	bl	8004854 <RCC_GetSystemClockFreq>
 80045b0:	60f8      	str	r0, [r7, #12]
        break;
 80045b2:	e0b2      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80045b4:	f7ff feee 	bl	8004394 <LL_RCC_HSI_IsReady>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	f000 809e 	beq.w	80046fc <LL_RCC_GetUSARTClockFreq+0x18c>
        {
          usart_frequency = HSI_VALUE;
 80045c0:	4b58      	ldr	r3, [pc, #352]	; (8004724 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80045c2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80045c4:	e09a      	b.n	80046fc <LL_RCC_GetUSARTClockFreq+0x18c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80045c6:	f7ff fef9 	bl	80043bc <LL_RCC_LSE_IsReady>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f000 8097 	beq.w	8004700 <LL_RCC_GetUSARTClockFreq+0x190>
        {
          usart_frequency = LSE_VALUE;
 80045d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045d6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80045d8:	e092      	b.n	8004700 <LL_RCC_GetUSARTClockFreq+0x190>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80045da:	f000 f93b 	bl	8004854 <RCC_GetSystemClockFreq>
 80045de:	4603      	mov	r3, r0
 80045e0:	4618      	mov	r0, r3
 80045e2:	f000 f9c7 	bl	8004974 <RCC_GetHCLKClockFreq>
 80045e6:	4603      	mov	r3, r0
 80045e8:	4618      	mov	r0, r3
 80045ea:	f000 f9ed 	bl	80049c8 <RCC_GetPCLK2ClockFreq>
 80045ee:	60f8      	str	r0, [r7, #12]
        break;
 80045f0:	e093      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b0c      	cmp	r3, #12
 80045f6:	d146      	bne.n	8004686 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f7ff ff59 	bl	80044b0 <LL_RCC_GetUSARTClockSource>
 80045fe:	4603      	mov	r3, r0
 8004600:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8004604:	2b0c      	cmp	r3, #12
 8004606:	d87d      	bhi.n	8004704 <LL_RCC_GetUSARTClockFreq+0x194>
 8004608:	a201      	add	r2, pc, #4	; (adr r2, 8004610 <LL_RCC_GetUSARTClockFreq+0xa0>)
 800460a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460e:	bf00      	nop
 8004610:	0800466f 	.word	0x0800466f
 8004614:	08004705 	.word	0x08004705
 8004618:	08004705 	.word	0x08004705
 800461c:	08004705 	.word	0x08004705
 8004620:	08004645 	.word	0x08004645
 8004624:	08004705 	.word	0x08004705
 8004628:	08004705 	.word	0x08004705
 800462c:	08004705 	.word	0x08004705
 8004630:	0800464d 	.word	0x0800464d
 8004634:	08004705 	.word	0x08004705
 8004638:	08004705 	.word	0x08004705
 800463c:	08004705 	.word	0x08004705
 8004640:	0800465d 	.word	0x0800465d
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8004644:	f000 f906 	bl	8004854 <RCC_GetSystemClockFreq>
 8004648:	60f8      	str	r0, [r7, #12]
        break;
 800464a:	e066      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800464c:	f7ff fea2 	bl	8004394 <LL_RCC_HSI_IsReady>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d058      	beq.n	8004708 <LL_RCC_GetUSARTClockFreq+0x198>
        {
          usart_frequency = HSI_VALUE;
 8004656:	4b33      	ldr	r3, [pc, #204]	; (8004724 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8004658:	60fb      	str	r3, [r7, #12]
        }
        break;
 800465a:	e055      	b.n	8004708 <LL_RCC_GetUSARTClockFreq+0x198>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800465c:	f7ff feae 	bl	80043bc <LL_RCC_LSE_IsReady>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d052      	beq.n	800470c <LL_RCC_GetUSARTClockFreq+0x19c>
        {
          usart_frequency = LSE_VALUE;
 8004666:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800466a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800466c:	e04e      	b.n	800470c <LL_RCC_GetUSARTClockFreq+0x19c>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800466e:	f000 f8f1 	bl	8004854 <RCC_GetSystemClockFreq>
 8004672:	4603      	mov	r3, r0
 8004674:	4618      	mov	r0, r3
 8004676:	f000 f97d 	bl	8004974 <RCC_GetHCLKClockFreq>
 800467a:	4603      	mov	r3, r0
 800467c:	4618      	mov	r0, r3
 800467e:	f000 f98f 	bl	80049a0 <RCC_GetPCLK1ClockFreq>
 8004682:	60f8      	str	r0, [r7, #12]
        break;
 8004684:	e049      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2b30      	cmp	r3, #48	; 0x30
 800468a:	d141      	bne.n	8004710 <LL_RCC_GetUSARTClockFreq+0x1a0>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f7ff ff0f 	bl	80044b0 <LL_RCC_GetUSARTClockSource>
 8004692:	4603      	mov	r3, r0
 8004694:	4a24      	ldr	r2, [pc, #144]	; (8004728 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d00d      	beq.n	80046b6 <LL_RCC_GetUSARTClockFreq+0x146>
 800469a:	4a23      	ldr	r2, [pc, #140]	; (8004728 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d803      	bhi.n	80046a8 <LL_RCC_GetUSARTClockFreq+0x138>
 80046a0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80046a4:	d01c      	beq.n	80046e0 <LL_RCC_GetUSARTClockFreq+0x170>
        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
          break;

        default:
          break;
 80046a6:	e038      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80046a8:	4a20      	ldr	r2, [pc, #128]	; (800472c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d007      	beq.n	80046be <LL_RCC_GetUSARTClockFreq+0x14e>
 80046ae:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80046b2:	d00c      	beq.n	80046ce <LL_RCC_GetUSARTClockFreq+0x15e>
          break;
 80046b4:	e031      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
          usart_frequency = RCC_GetSystemClockFreq();
 80046b6:	f000 f8cd 	bl	8004854 <RCC_GetSystemClockFreq>
 80046ba:	60f8      	str	r0, [r7, #12]
          break;
 80046bc:	e02d      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
          if (LL_RCC_HSI_IsReady() != 0U)
 80046be:	f7ff fe69 	bl	8004394 <LL_RCC_HSI_IsReady>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d025      	beq.n	8004714 <LL_RCC_GetUSARTClockFreq+0x1a4>
            usart_frequency = HSI_VALUE;
 80046c8:	4b16      	ldr	r3, [pc, #88]	; (8004724 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80046ca:	60fb      	str	r3, [r7, #12]
          break;
 80046cc:	e022      	b.n	8004714 <LL_RCC_GetUSARTClockFreq+0x1a4>
          if (LL_RCC_LSE_IsReady() != 0U)
 80046ce:	f7ff fe75 	bl	80043bc <LL_RCC_LSE_IsReady>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d01f      	beq.n	8004718 <LL_RCC_GetUSARTClockFreq+0x1a8>
            usart_frequency = LSE_VALUE;
 80046d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046dc:	60fb      	str	r3, [r7, #12]
          break;
 80046de:	e01b      	b.n	8004718 <LL_RCC_GetUSARTClockFreq+0x1a8>
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80046e0:	f000 f8b8 	bl	8004854 <RCC_GetSystemClockFreq>
 80046e4:	4603      	mov	r3, r0
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 f944 	bl	8004974 <RCC_GetHCLKClockFreq>
 80046ec:	4603      	mov	r3, r0
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 f956 	bl	80049a0 <RCC_GetPCLK1ClockFreq>
 80046f4:	60f8      	str	r0, [r7, #12]
          break;
 80046f6:	e010      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80046f8:	bf00      	nop
 80046fa:	e00e      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 80046fc:	bf00      	nop
 80046fe:	e00c      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 8004700:	bf00      	nop
 8004702:	e00a      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 8004704:	bf00      	nop
 8004706:	e008      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 8004708:	bf00      	nop
 800470a:	e006      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 800470c:	bf00      	nop
 800470e:	e004      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
      }
    }
 8004710:	bf00      	nop
 8004712:	e002      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
          break;
 8004714:	bf00      	nop
 8004716:	e000      	b.n	800471a <LL_RCC_GetUSARTClockFreq+0x1aa>
          break;
 8004718:	bf00      	nop
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 800471a:	68fb      	ldr	r3, [r7, #12]
}
 800471c:	4618      	mov	r0, r3
 800471e:	3710      	adds	r7, #16
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}
 8004724:	00f42400 	.word	0x00f42400
 8004728:	00300010 	.word	0x00300010
 800472c:	00300020 	.word	0x00300020

08004730 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8004738:	2300      	movs	r3, #0
 800473a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2bc0      	cmp	r3, #192	; 0xc0
 8004740:	d135      	bne.n	80047ae <LL_RCC_GetUARTClockFreq+0x7e>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7ff fec8 	bl	80044d8 <LL_RCC_GetUARTClockSource>
 8004748:	4603      	mov	r3, r0
 800474a:	4a3d      	ldr	r2, [pc, #244]	; (8004840 <LL_RCC_GetUARTClockFreq+0x110>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d00d      	beq.n	800476c <LL_RCC_GetUARTClockFreq+0x3c>
 8004750:	4a3b      	ldr	r2, [pc, #236]	; (8004840 <LL_RCC_GetUARTClockFreq+0x110>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d803      	bhi.n	800475e <LL_RCC_GetUARTClockFreq+0x2e>
 8004756:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800475a:	d01c      	beq.n	8004796 <LL_RCC_GetUARTClockFreq+0x66>
      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;

      default:
        break;
 800475c:	e02c      	b.n	80047b8 <LL_RCC_GetUARTClockFreq+0x88>
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800475e:	4a39      	ldr	r2, [pc, #228]	; (8004844 <LL_RCC_GetUARTClockFreq+0x114>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d007      	beq.n	8004774 <LL_RCC_GetUARTClockFreq+0x44>
 8004764:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8004768:	d00c      	beq.n	8004784 <LL_RCC_GetUARTClockFreq+0x54>
        break;
 800476a:	e025      	b.n	80047b8 <LL_RCC_GetUARTClockFreq+0x88>
        uart_frequency = RCC_GetSystemClockFreq();
 800476c:	f000 f872 	bl	8004854 <RCC_GetSystemClockFreq>
 8004770:	60f8      	str	r0, [r7, #12]
        break;
 8004772:	e021      	b.n	80047b8 <LL_RCC_GetUARTClockFreq+0x88>
        if (LL_RCC_HSI_IsReady() != 0U)
 8004774:	f7ff fe0e 	bl	8004394 <LL_RCC_HSI_IsReady>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d019      	beq.n	80047b2 <LL_RCC_GetUARTClockFreq+0x82>
          uart_frequency = HSI_VALUE;
 800477e:	4b32      	ldr	r3, [pc, #200]	; (8004848 <LL_RCC_GetUARTClockFreq+0x118>)
 8004780:	60fb      	str	r3, [r7, #12]
        break;
 8004782:	e016      	b.n	80047b2 <LL_RCC_GetUARTClockFreq+0x82>
        if (LL_RCC_LSE_IsReady() != 0U)
 8004784:	f7ff fe1a 	bl	80043bc <LL_RCC_LSE_IsReady>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d013      	beq.n	80047b6 <LL_RCC_GetUARTClockFreq+0x86>
          uart_frequency = LSE_VALUE;
 800478e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004792:	60fb      	str	r3, [r7, #12]
        break;
 8004794:	e00f      	b.n	80047b6 <LL_RCC_GetUARTClockFreq+0x86>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8004796:	f000 f85d 	bl	8004854 <RCC_GetSystemClockFreq>
 800479a:	4603      	mov	r3, r0
 800479c:	4618      	mov	r0, r3
 800479e:	f000 f8e9 	bl	8004974 <RCC_GetHCLKClockFreq>
 80047a2:	4603      	mov	r3, r0
 80047a4:	4618      	mov	r0, r3
 80047a6:	f000 f8fb 	bl	80049a0 <RCC_GetPCLK1ClockFreq>
 80047aa:	60f8      	str	r0, [r7, #12]
        break;
 80047ac:	e004      	b.n	80047b8 <LL_RCC_GetUARTClockFreq+0x88>
    }
  }
 80047ae:	bf00      	nop
 80047b0:	e002      	b.n	80047b8 <LL_RCC_GetUARTClockFreq+0x88>
        break;
 80047b2:	bf00      	nop
 80047b4:	e000      	b.n	80047b8 <LL_RCC_GetUARTClockFreq+0x88>
        break;
 80047b6:	bf00      	nop
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047be:	d135      	bne.n	800482c <LL_RCC_GetUARTClockFreq+0xfc>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f7ff fe89 	bl	80044d8 <LL_RCC_GetUARTClockSource>
 80047c6:	4603      	mov	r3, r0
 80047c8:	4a20      	ldr	r2, [pc, #128]	; (800484c <LL_RCC_GetUARTClockFreq+0x11c>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d00d      	beq.n	80047ea <LL_RCC_GetUARTClockFreq+0xba>
 80047ce:	4a1f      	ldr	r2, [pc, #124]	; (800484c <LL_RCC_GetUARTClockFreq+0x11c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d803      	bhi.n	80047dc <LL_RCC_GetUARTClockFreq+0xac>
 80047d4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80047d8:	d01c      	beq.n	8004814 <LL_RCC_GetUARTClockFreq+0xe4>
      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;

      default:
        break;
 80047da:	e02c      	b.n	8004836 <LL_RCC_GetUARTClockFreq+0x106>
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80047dc:	4a1c      	ldr	r2, [pc, #112]	; (8004850 <LL_RCC_GetUARTClockFreq+0x120>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d007      	beq.n	80047f2 <LL_RCC_GetUARTClockFreq+0xc2>
 80047e2:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80047e6:	d00c      	beq.n	8004802 <LL_RCC_GetUARTClockFreq+0xd2>
        break;
 80047e8:	e025      	b.n	8004836 <LL_RCC_GetUARTClockFreq+0x106>
        uart_frequency = RCC_GetSystemClockFreq();
 80047ea:	f000 f833 	bl	8004854 <RCC_GetSystemClockFreq>
 80047ee:	60f8      	str	r0, [r7, #12]
        break;
 80047f0:	e021      	b.n	8004836 <LL_RCC_GetUARTClockFreq+0x106>
        if (LL_RCC_HSI_IsReady() != 0U)
 80047f2:	f7ff fdcf 	bl	8004394 <LL_RCC_HSI_IsReady>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d019      	beq.n	8004830 <LL_RCC_GetUARTClockFreq+0x100>
          uart_frequency = HSI_VALUE;
 80047fc:	4b12      	ldr	r3, [pc, #72]	; (8004848 <LL_RCC_GetUARTClockFreq+0x118>)
 80047fe:	60fb      	str	r3, [r7, #12]
        break;
 8004800:	e016      	b.n	8004830 <LL_RCC_GetUARTClockFreq+0x100>
        if (LL_RCC_LSE_IsReady() != 0U)
 8004802:	f7ff fddb 	bl	80043bc <LL_RCC_LSE_IsReady>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d013      	beq.n	8004834 <LL_RCC_GetUARTClockFreq+0x104>
          uart_frequency = LSE_VALUE;
 800480c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004810:	60fb      	str	r3, [r7, #12]
        break;
 8004812:	e00f      	b.n	8004834 <LL_RCC_GetUARTClockFreq+0x104>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8004814:	f000 f81e 	bl	8004854 <RCC_GetSystemClockFreq>
 8004818:	4603      	mov	r3, r0
 800481a:	4618      	mov	r0, r3
 800481c:	f000 f8aa 	bl	8004974 <RCC_GetHCLKClockFreq>
 8004820:	4603      	mov	r3, r0
 8004822:	4618      	mov	r0, r3
 8004824:	f000 f8bc 	bl	80049a0 <RCC_GetPCLK1ClockFreq>
 8004828:	60f8      	str	r0, [r7, #12]
        break;
 800482a:	e004      	b.n	8004836 <LL_RCC_GetUARTClockFreq+0x106>
    }
  }
 800482c:	bf00      	nop
 800482e:	e002      	b.n	8004836 <LL_RCC_GetUARTClockFreq+0x106>
        break;
 8004830:	bf00      	nop
 8004832:	e000      	b.n	8004836 <LL_RCC_GetUARTClockFreq+0x106>
        break;
 8004834:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8004836:	68fb      	ldr	r3, [r7, #12]
}
 8004838:	4618      	mov	r0, r3
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	00c00040 	.word	0x00c00040
 8004844:	00c00080 	.word	0x00c00080
 8004848:	00f42400 	.word	0x00f42400
 800484c:	03000100 	.word	0x03000100
 8004850:	03000200 	.word	0x03000200

08004854 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800485a:	f7ff fdf1 	bl	8004440 <LL_RCC_GetSysClkSource>
 800485e:	4603      	mov	r3, r0
 8004860:	2b0c      	cmp	r3, #12
 8004862:	d851      	bhi.n	8004908 <RCC_GetSystemClockFreq+0xb4>
 8004864:	a201      	add	r2, pc, #4	; (adr r2, 800486c <RCC_GetSystemClockFreq+0x18>)
 8004866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800486a:	bf00      	nop
 800486c:	080048a1 	.word	0x080048a1
 8004870:	08004909 	.word	0x08004909
 8004874:	08004909 	.word	0x08004909
 8004878:	08004909 	.word	0x08004909
 800487c:	080048f5 	.word	0x080048f5
 8004880:	08004909 	.word	0x08004909
 8004884:	08004909 	.word	0x08004909
 8004888:	08004909 	.word	0x08004909
 800488c:	080048fb 	.word	0x080048fb
 8004890:	08004909 	.word	0x08004909
 8004894:	08004909 	.word	0x08004909
 8004898:	08004909 	.word	0x08004909
 800489c:	08004901 	.word	0x08004901
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80048a0:	f7ff fda0 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d111      	bne.n	80048ce <RCC_GetSystemClockFreq+0x7a>
 80048aa:	f7ff fd9b 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d004      	beq.n	80048be <RCC_GetSystemClockFreq+0x6a>
 80048b4:	f7ff fda8 	bl	8004408 <LL_RCC_MSI_GetRange>
 80048b8:	4603      	mov	r3, r0
 80048ba:	0a1b      	lsrs	r3, r3, #8
 80048bc:	e003      	b.n	80048c6 <RCC_GetSystemClockFreq+0x72>
 80048be:	f7ff fdb1 	bl	8004424 <LL_RCC_MSI_GetRangeAfterStandby>
 80048c2:	4603      	mov	r3, r0
 80048c4:	0a1b      	lsrs	r3, r3, #8
 80048c6:	4a28      	ldr	r2, [pc, #160]	; (8004968 <RCC_GetSystemClockFreq+0x114>)
 80048c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048cc:	e010      	b.n	80048f0 <RCC_GetSystemClockFreq+0x9c>
 80048ce:	f7ff fd89 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d004      	beq.n	80048e2 <RCC_GetSystemClockFreq+0x8e>
 80048d8:	f7ff fd96 	bl	8004408 <LL_RCC_MSI_GetRange>
 80048dc:	4603      	mov	r3, r0
 80048de:	091b      	lsrs	r3, r3, #4
 80048e0:	e003      	b.n	80048ea <RCC_GetSystemClockFreq+0x96>
 80048e2:	f7ff fd9f 	bl	8004424 <LL_RCC_MSI_GetRangeAfterStandby>
 80048e6:	4603      	mov	r3, r0
 80048e8:	091b      	lsrs	r3, r3, #4
 80048ea:	4a1f      	ldr	r2, [pc, #124]	; (8004968 <RCC_GetSystemClockFreq+0x114>)
 80048ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048f0:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80048f2:	e033      	b.n	800495c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80048f4:	4b1d      	ldr	r3, [pc, #116]	; (800496c <RCC_GetSystemClockFreq+0x118>)
 80048f6:	607b      	str	r3, [r7, #4]
      break;
 80048f8:	e030      	b.n	800495c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80048fa:	4b1d      	ldr	r3, [pc, #116]	; (8004970 <RCC_GetSystemClockFreq+0x11c>)
 80048fc:	607b      	str	r3, [r7, #4]
      break;
 80048fe:	e02d      	b.n	800495c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8004900:	f000 f876 	bl	80049f0 <RCC_PLL_GetFreqDomain_SYS>
 8004904:	6078      	str	r0, [r7, #4]
      break;
 8004906:	e029      	b.n	800495c <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8004908:	f7ff fd6c 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d111      	bne.n	8004936 <RCC_GetSystemClockFreq+0xe2>
 8004912:	f7ff fd67 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d004      	beq.n	8004926 <RCC_GetSystemClockFreq+0xd2>
 800491c:	f7ff fd74 	bl	8004408 <LL_RCC_MSI_GetRange>
 8004920:	4603      	mov	r3, r0
 8004922:	0a1b      	lsrs	r3, r3, #8
 8004924:	e003      	b.n	800492e <RCC_GetSystemClockFreq+0xda>
 8004926:	f7ff fd7d 	bl	8004424 <LL_RCC_MSI_GetRangeAfterStandby>
 800492a:	4603      	mov	r3, r0
 800492c:	0a1b      	lsrs	r3, r3, #8
 800492e:	4a0e      	ldr	r2, [pc, #56]	; (8004968 <RCC_GetSystemClockFreq+0x114>)
 8004930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004934:	e010      	b.n	8004958 <RCC_GetSystemClockFreq+0x104>
 8004936:	f7ff fd55 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d004      	beq.n	800494a <RCC_GetSystemClockFreq+0xf6>
 8004940:	f7ff fd62 	bl	8004408 <LL_RCC_MSI_GetRange>
 8004944:	4603      	mov	r3, r0
 8004946:	091b      	lsrs	r3, r3, #4
 8004948:	e003      	b.n	8004952 <RCC_GetSystemClockFreq+0xfe>
 800494a:	f7ff fd6b 	bl	8004424 <LL_RCC_MSI_GetRangeAfterStandby>
 800494e:	4603      	mov	r3, r0
 8004950:	091b      	lsrs	r3, r3, #4
 8004952:	4a05      	ldr	r2, [pc, #20]	; (8004968 <RCC_GetSystemClockFreq+0x114>)
 8004954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004958:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800495a:	bf00      	nop
  }

  return frequency;
 800495c:	687b      	ldr	r3, [r7, #4]
}
 800495e:	4618      	mov	r0, r3
 8004960:	3708      	adds	r7, #8
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	08007504 	.word	0x08007504
 800496c:	00f42400 	.word	0x00f42400
 8004970:	007a1200 	.word	0x007a1200

08004974 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800497c:	f7ff fd6e 	bl	800445c <LL_RCC_GetAHBPrescaler>
 8004980:	4603      	mov	r3, r0
 8004982:	091b      	lsrs	r3, r3, #4
 8004984:	f003 030f 	and.w	r3, r3, #15
 8004988:	4a04      	ldr	r2, [pc, #16]	; (800499c <RCC_GetHCLKClockFreq+0x28>)
 800498a:	5cd3      	ldrb	r3, [r2, r3]
 800498c:	461a      	mov	r2, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	40d3      	lsrs	r3, r2
}
 8004992:	4618      	mov	r0, r3
 8004994:	3708      	adds	r7, #8
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	080074ec 	.word	0x080074ec

080049a0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80049a8:	f7ff fd66 	bl	8004478 <LL_RCC_GetAPB1Prescaler>
 80049ac:	4603      	mov	r3, r0
 80049ae:	0a1b      	lsrs	r3, r3, #8
 80049b0:	4a04      	ldr	r2, [pc, #16]	; (80049c4 <RCC_GetPCLK1ClockFreq+0x24>)
 80049b2:	5cd3      	ldrb	r3, [r2, r3]
 80049b4:	461a      	mov	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	40d3      	lsrs	r3, r2
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3708      	adds	r7, #8
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	080074fc 	.word	0x080074fc

080049c8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b082      	sub	sp, #8
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80049d0:	f7ff fd60 	bl	8004494 <LL_RCC_GetAPB2Prescaler>
 80049d4:	4603      	mov	r3, r0
 80049d6:	0adb      	lsrs	r3, r3, #11
 80049d8:	4a04      	ldr	r2, [pc, #16]	; (80049ec <RCC_GetPCLK2ClockFreq+0x24>)
 80049da:	5cd3      	ldrb	r3, [r2, r3]
 80049dc:	461a      	mov	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	40d3      	lsrs	r3, r2
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3708      	adds	r7, #8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	080074fc 	.word	0x080074fc

080049f0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80049f0:	b590      	push	{r4, r7, lr}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80049f6:	f7ff fd83 	bl	8004500 <LL_RCC_PLL_GetMainSource>
 80049fa:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d02d      	beq.n	8004a5e <RCC_PLL_GetFreqDomain_SYS+0x6e>
 8004a02:	2b03      	cmp	r3, #3
 8004a04:	d02e      	beq.n	8004a64 <RCC_PLL_GetFreqDomain_SYS+0x74>
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d12f      	bne.n	8004a6a <RCC_PLL_GetFreqDomain_SYS+0x7a>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8004a0a:	f7ff fceb 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d111      	bne.n	8004a38 <RCC_PLL_GetFreqDomain_SYS+0x48>
 8004a14:	f7ff fce6 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d004      	beq.n	8004a28 <RCC_PLL_GetFreqDomain_SYS+0x38>
 8004a1e:	f7ff fcf3 	bl	8004408 <LL_RCC_MSI_GetRange>
 8004a22:	4603      	mov	r3, r0
 8004a24:	0a1b      	lsrs	r3, r3, #8
 8004a26:	e003      	b.n	8004a30 <RCC_PLL_GetFreqDomain_SYS+0x40>
 8004a28:	f7ff fcfc 	bl	8004424 <LL_RCC_MSI_GetRangeAfterStandby>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	0a1b      	lsrs	r3, r3, #8
 8004a30:	4a2f      	ldr	r2, [pc, #188]	; (8004af0 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8004a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a36:	e010      	b.n	8004a5a <RCC_PLL_GetFreqDomain_SYS+0x6a>
 8004a38:	f7ff fcd4 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d004      	beq.n	8004a4c <RCC_PLL_GetFreqDomain_SYS+0x5c>
 8004a42:	f7ff fce1 	bl	8004408 <LL_RCC_MSI_GetRange>
 8004a46:	4603      	mov	r3, r0
 8004a48:	091b      	lsrs	r3, r3, #4
 8004a4a:	e003      	b.n	8004a54 <RCC_PLL_GetFreqDomain_SYS+0x64>
 8004a4c:	f7ff fcea 	bl	8004424 <LL_RCC_MSI_GetRangeAfterStandby>
 8004a50:	4603      	mov	r3, r0
 8004a52:	091b      	lsrs	r3, r3, #4
 8004a54:	4a26      	ldr	r2, [pc, #152]	; (8004af0 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8004a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a5a:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8004a5c:	e02f      	b.n	8004abe <RCC_PLL_GetFreqDomain_SYS+0xce>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8004a5e:	4b25      	ldr	r3, [pc, #148]	; (8004af4 <RCC_PLL_GetFreqDomain_SYS+0x104>)
 8004a60:	607b      	str	r3, [r7, #4]
      break;
 8004a62:	e02c      	b.n	8004abe <RCC_PLL_GetFreqDomain_SYS+0xce>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8004a64:	4b24      	ldr	r3, [pc, #144]	; (8004af8 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8004a66:	607b      	str	r3, [r7, #4]
      break;
 8004a68:	e029      	b.n	8004abe <RCC_PLL_GetFreqDomain_SYS+0xce>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8004a6a:	f7ff fcbb 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d111      	bne.n	8004a98 <RCC_PLL_GetFreqDomain_SYS+0xa8>
 8004a74:	f7ff fcb6 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d004      	beq.n	8004a88 <RCC_PLL_GetFreqDomain_SYS+0x98>
 8004a7e:	f7ff fcc3 	bl	8004408 <LL_RCC_MSI_GetRange>
 8004a82:	4603      	mov	r3, r0
 8004a84:	0a1b      	lsrs	r3, r3, #8
 8004a86:	e003      	b.n	8004a90 <RCC_PLL_GetFreqDomain_SYS+0xa0>
 8004a88:	f7ff fccc 	bl	8004424 <LL_RCC_MSI_GetRangeAfterStandby>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	0a1b      	lsrs	r3, r3, #8
 8004a90:	4a17      	ldr	r2, [pc, #92]	; (8004af0 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8004a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a96:	e010      	b.n	8004aba <RCC_PLL_GetFreqDomain_SYS+0xca>
 8004a98:	f7ff fca4 	bl	80043e4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d004      	beq.n	8004aac <RCC_PLL_GetFreqDomain_SYS+0xbc>
 8004aa2:	f7ff fcb1 	bl	8004408 <LL_RCC_MSI_GetRange>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	091b      	lsrs	r3, r3, #4
 8004aaa:	e003      	b.n	8004ab4 <RCC_PLL_GetFreqDomain_SYS+0xc4>
 8004aac:	f7ff fcba 	bl	8004424 <LL_RCC_MSI_GetRangeAfterStandby>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	091b      	lsrs	r3, r3, #4
 8004ab4:	4a0e      	ldr	r2, [pc, #56]	; (8004af0 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8004ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aba:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8004abc:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004abe:	f7ff fd49 	bl	8004554 <LL_RCC_PLL_GetDivider>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	091b      	lsrs	r3, r3, #4
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	fbb2 f4f3 	udiv	r4, r2, r3
 8004ace:	f7ff fd25 	bl	800451c <LL_RCC_PLL_GetN>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	fb03 f404 	mul.w	r4, r3, r4
 8004ad8:	f7ff fd2e 	bl	8004538 <LL_RCC_PLL_GetR>
 8004adc:	4603      	mov	r3, r0
 8004ade:	0e5b      	lsrs	r3, r3, #25
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd90      	pop	{r4, r7, pc}
 8004af0:	08007504 	.word	0x08007504
 8004af4:	00f42400 	.word	0x00f42400
 8004af8:	007a1200 	.word	0x007a1200

08004afc <LL_SPI_IsEnabled>:
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b0c:	2b40      	cmp	r3, #64	; 0x40
 8004b0e:	d101      	bne.n	8004b14 <LL_SPI_IsEnabled+0x18>
 8004b10:	2301      	movs	r3, #1
 8004b12:	e000      	b.n	8004b16 <LL_SPI_IsEnabled+0x1a>
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	370c      	adds	r7, #12
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr

08004b22 <LL_SPI_SetCRCPolynomial>:
{
 8004b22:	b480      	push	{r7}
 8004b24:	b083      	sub	sp, #12
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
 8004b2a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	461a      	mov	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	611a      	str	r2, [r3, #16]
}
 8004b36:	bf00      	nop
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b084      	sub	sp, #16
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
 8004b4a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7ff ffd3 	bl	8004afc <LL_SPI_IsEnabled>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d13b      	bne.n	8004bd4 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b64:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8004b68:	683a      	ldr	r2, [r7, #0]
 8004b6a:	6811      	ldr	r1, [r2, #0]
 8004b6c:	683a      	ldr	r2, [r7, #0]
 8004b6e:	6852      	ldr	r2, [r2, #4]
 8004b70:	4311      	orrs	r1, r2
 8004b72:	683a      	ldr	r2, [r7, #0]
 8004b74:	68d2      	ldr	r2, [r2, #12]
 8004b76:	4311      	orrs	r1, r2
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	6912      	ldr	r2, [r2, #16]
 8004b7c:	4311      	orrs	r1, r2
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	6952      	ldr	r2, [r2, #20]
 8004b82:	4311      	orrs	r1, r2
 8004b84:	683a      	ldr	r2, [r7, #0]
 8004b86:	6992      	ldr	r2, [r2, #24]
 8004b88:	4311      	orrs	r1, r2
 8004b8a:	683a      	ldr	r2, [r7, #0]
 8004b8c:	69d2      	ldr	r2, [r2, #28]
 8004b8e:	4311      	orrs	r1, r2
 8004b90:	683a      	ldr	r2, [r7, #0]
 8004b92:	6a12      	ldr	r2, [r2, #32]
 8004b94:	430a      	orrs	r2, r1
 8004b96:	431a      	orrs	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004ba4:	f023 0304 	bic.w	r3, r3, #4
 8004ba8:	683a      	ldr	r2, [r7, #0]
 8004baa:	6891      	ldr	r1, [r2, #8]
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	6952      	ldr	r2, [r2, #20]
 8004bb0:	0c12      	lsrs	r2, r2, #16
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bc2:	d105      	bne.n	8004bd0 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc8:	4619      	mov	r1, r3
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f7ff ffa9 	bl	8004b22 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8004bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3710      	adds	r7, #16
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <LL_TIM_SetPrescaler>:
{
 8004bde:	b480      	push	{r7}
 8004be0:	b083      	sub	sp, #12
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
 8004be6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004bee:	bf00      	nop
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <LL_TIM_SetAutoReload>:
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b083      	sub	sp, #12
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
 8004c02:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	683a      	ldr	r2, [r7, #0]
 8004c08:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004c0a:	bf00      	nop
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <LL_TIM_SetRepetitionCounter>:
{
 8004c16:	b480      	push	{r7}
 8004c18:	b083      	sub	sp, #12
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
 8004c1e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004c26:	bf00      	nop
 8004c28:	370c      	adds	r7, #12
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr

08004c32 <LL_TIM_OC_SetCompareCH1>:
{
 8004c32:	b480      	push	{r7}
 8004c34:	b083      	sub	sp, #12
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	6078      	str	r0, [r7, #4]
 8004c3a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	683a      	ldr	r2, [r7, #0]
 8004c40:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <LL_TIM_OC_SetCompareCH2>:
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b083      	sub	sp, #12
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
 8004c56:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	683a      	ldr	r2, [r7, #0]
 8004c5c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004c5e:	bf00      	nop
 8004c60:	370c      	adds	r7, #12
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <LL_TIM_OC_SetCompareCH3>:
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
 8004c72:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	683a      	ldr	r2, [r7, #0]
 8004c78:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004c7a:	bf00      	nop
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr

08004c86 <LL_TIM_OC_SetCompareCH4>:
{
 8004c86:	b480      	push	{r7}
 8004c88:	b083      	sub	sp, #12
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
 8004c8e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	683a      	ldr	r2, [r7, #0]
 8004c94:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004c96:	bf00      	nop
 8004c98:	370c      	adds	r7, #12
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr

08004ca2 <LL_TIM_OC_SetCompareCH5>:
{
 8004ca2:	b480      	push	{r7}
 8004ca4:	b083      	sub	sp, #12
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
 8004caa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	659a      	str	r2, [r3, #88]	; 0x58
}
 8004cb6:	bf00      	nop
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr

08004cc2 <LL_TIM_OC_SetCompareCH6>:
{
 8004cc2:	b480      	push	{r7}
 8004cc4:	b083      	sub	sp, #12
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
 8004cca:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	683a      	ldr	r2, [r7, #0]
 8004cd0:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004cd2:	bf00      	nop
 8004cd4:	370c      	adds	r7, #12
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr

08004cde <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b083      	sub	sp, #12
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	f043 0201 	orr.w	r2, r3, #1
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	615a      	str	r2, [r3, #20]
}
 8004cf2:	bf00      	nop
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
	...

08004d00 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a3d      	ldr	r2, [pc, #244]	; (8004e08 <LL_TIM_Init+0x108>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d013      	beq.n	8004d40 <LL_TIM_Init+0x40>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d1e:	d00f      	beq.n	8004d40 <LL_TIM_Init+0x40>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a3a      	ldr	r2, [pc, #232]	; (8004e0c <LL_TIM_Init+0x10c>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d00b      	beq.n	8004d40 <LL_TIM_Init+0x40>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a39      	ldr	r2, [pc, #228]	; (8004e10 <LL_TIM_Init+0x110>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d007      	beq.n	8004d40 <LL_TIM_Init+0x40>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a38      	ldr	r2, [pc, #224]	; (8004e14 <LL_TIM_Init+0x114>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d003      	beq.n	8004d40 <LL_TIM_Init+0x40>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a37      	ldr	r2, [pc, #220]	; (8004e18 <LL_TIM_Init+0x118>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d106      	bne.n	8004d4e <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a2d      	ldr	r2, [pc, #180]	; (8004e08 <LL_TIM_Init+0x108>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d01f      	beq.n	8004d96 <LL_TIM_Init+0x96>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d5c:	d01b      	beq.n	8004d96 <LL_TIM_Init+0x96>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a2a      	ldr	r2, [pc, #168]	; (8004e0c <LL_TIM_Init+0x10c>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d017      	beq.n	8004d96 <LL_TIM_Init+0x96>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a29      	ldr	r2, [pc, #164]	; (8004e10 <LL_TIM_Init+0x110>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d013      	beq.n	8004d96 <LL_TIM_Init+0x96>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a28      	ldr	r2, [pc, #160]	; (8004e14 <LL_TIM_Init+0x114>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d00f      	beq.n	8004d96 <LL_TIM_Init+0x96>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a27      	ldr	r2, [pc, #156]	; (8004e18 <LL_TIM_Init+0x118>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d00b      	beq.n	8004d96 <LL_TIM_Init+0x96>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a26      	ldr	r2, [pc, #152]	; (8004e1c <LL_TIM_Init+0x11c>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d007      	beq.n	8004d96 <LL_TIM_Init+0x96>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	4a25      	ldr	r2, [pc, #148]	; (8004e20 <LL_TIM_Init+0x120>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d003      	beq.n	8004d96 <LL_TIM_Init+0x96>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a24      	ldr	r2, [pc, #144]	; (8004e24 <LL_TIM_Init+0x124>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d106      	bne.n	8004da4 <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	68fa      	ldr	r2, [r7, #12]
 8004da8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	4619      	mov	r1, r3
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f7ff ff22 	bl	8004bfa <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	881b      	ldrh	r3, [r3, #0]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f7ff ff0e 	bl	8004bde <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a10      	ldr	r2, [pc, #64]	; (8004e08 <LL_TIM_Init+0x108>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d00f      	beq.n	8004dea <LL_TIM_Init+0xea>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a12      	ldr	r2, [pc, #72]	; (8004e18 <LL_TIM_Init+0x118>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d00b      	beq.n	8004dea <LL_TIM_Init+0xea>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a11      	ldr	r2, [pc, #68]	; (8004e1c <LL_TIM_Init+0x11c>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d007      	beq.n	8004dea <LL_TIM_Init+0xea>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a10      	ldr	r2, [pc, #64]	; (8004e20 <LL_TIM_Init+0x120>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d003      	beq.n	8004dea <LL_TIM_Init+0xea>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a0f      	ldr	r2, [pc, #60]	; (8004e24 <LL_TIM_Init+0x124>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d105      	bne.n	8004df6 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	4619      	mov	r1, r3
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7ff ff10 	bl	8004c16 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f7ff ff71 	bl	8004cde <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3710      	adds	r7, #16
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	40012c00 	.word	0x40012c00
 8004e0c:	40000400 	.word	0x40000400
 8004e10:	40000800 	.word	0x40000800
 8004e14:	40000c00 	.word	0x40000c00
 8004e18:	40013400 	.word	0x40013400
 8004e1c:	40014000 	.word	0x40014000
 8004e20:	40014400 	.word	0x40014400
 8004e24:	40014800 	.word	0x40014800

08004e28 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b086      	sub	sp, #24
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e3e:	d01f      	beq.n	8004e80 <LL_TIM_OC_Init+0x58>
 8004e40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e44:	d804      	bhi.n	8004e50 <LL_TIM_OC_Init+0x28>
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d00c      	beq.n	8004e64 <LL_TIM_OC_Init+0x3c>
 8004e4a:	2b10      	cmp	r3, #16
 8004e4c:	d011      	beq.n	8004e72 <LL_TIM_OC_Init+0x4a>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8004e4e:	e033      	b.n	8004eb8 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 8004e50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e54:	d022      	beq.n	8004e9c <LL_TIM_OC_Init+0x74>
 8004e56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e5a:	d026      	beq.n	8004eaa <LL_TIM_OC_Init+0x82>
 8004e5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e60:	d015      	beq.n	8004e8e <LL_TIM_OC_Init+0x66>
      break;
 8004e62:	e029      	b.n	8004eb8 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8004e64:	6879      	ldr	r1, [r7, #4]
 8004e66:	68f8      	ldr	r0, [r7, #12]
 8004e68:	f000 f82c 	bl	8004ec4 <OC1Config>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	75fb      	strb	r3, [r7, #23]
      break;
 8004e70:	e022      	b.n	8004eb8 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8004e72:	6879      	ldr	r1, [r7, #4]
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f000 f8a5 	bl	8004fc4 <OC2Config>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	75fb      	strb	r3, [r7, #23]
      break;
 8004e7e:	e01b      	b.n	8004eb8 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8004e80:	6879      	ldr	r1, [r7, #4]
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f000 f922 	bl	80050cc <OC3Config>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	75fb      	strb	r3, [r7, #23]
      break;
 8004e8c:	e014      	b.n	8004eb8 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004e8e:	6879      	ldr	r1, [r7, #4]
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f000 f99f 	bl	80051d4 <OC4Config>
 8004e96:	4603      	mov	r3, r0
 8004e98:	75fb      	strb	r3, [r7, #23]
      break;
 8004e9a:	e00d      	b.n	8004eb8 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8004e9c:	6879      	ldr	r1, [r7, #4]
 8004e9e:	68f8      	ldr	r0, [r7, #12]
 8004ea0:	f000 fa04 	bl	80052ac <OC5Config>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	75fb      	strb	r3, [r7, #23]
      break;
 8004ea8:	e006      	b.n	8004eb8 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8004eaa:	6879      	ldr	r1, [r7, #4]
 8004eac:	68f8      	ldr	r0, [r7, #12]
 8004eae:	f000 fa61 	bl	8005374 <OC6Config>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	75fb      	strb	r3, [r7, #23]
      break;
 8004eb6:	bf00      	nop
  }

  return result;
 8004eb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3718      	adds	r7, #24
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
	...

08004ec4 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	f023 0201 	bic.w	r2, r3, #1
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f023 0303 	bic.w	r3, r3, #3
 8004ef2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004efe:	683a      	ldr	r2, [r7, #0]
 8004f00:	6812      	ldr	r2, [r2, #0]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	f023 0202 	bic.w	r2, r3, #2
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	f023 0201 	bic.w	r2, r3, #1
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a22      	ldr	r2, [pc, #136]	; (8004fb0 <OC1Config+0xec>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d00f      	beq.n	8004f4a <OC1Config+0x86>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a21      	ldr	r2, [pc, #132]	; (8004fb4 <OC1Config+0xf0>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d00b      	beq.n	8004f4a <OC1Config+0x86>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a20      	ldr	r2, [pc, #128]	; (8004fb8 <OC1Config+0xf4>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d007      	beq.n	8004f4a <OC1Config+0x86>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a1f      	ldr	r2, [pc, #124]	; (8004fbc <OC1Config+0xf8>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d003      	beq.n	8004f4a <OC1Config+0x86>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4a1e      	ldr	r2, [pc, #120]	; (8004fc0 <OC1Config+0xfc>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d11e      	bne.n	8004f88 <OC1Config+0xc4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f023 0208 	bic.w	r2, r3, #8
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	695b      	ldr	r3, [r3, #20]
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	4313      	orrs	r3, r2
 8004f58:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f023 0204 	bic.w	r2, r3, #4
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4313      	orrs	r3, r2
 8004f68:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	69db      	ldr	r3, [r3, #28]
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	4313      	orrs	r3, r2
 8004f86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	4619      	mov	r1, r3
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f7ff fe49 	bl	8004c32 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3718      	adds	r7, #24
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	40012c00 	.word	0x40012c00
 8004fb4:	40013400 	.word	0x40013400
 8004fb8:	40014000 	.word	0x40014000
 8004fbc:	40014400 	.word	0x40014400
 8004fc0:	40014800 	.word	0x40014800

08004fc4 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a1b      	ldr	r3, [r3, #32]
 8004fd2:	f023 0210 	bic.w	r2, r3, #16
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ffa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	6812      	ldr	r2, [r2, #0]
 8005002:	0212      	lsls	r2, r2, #8
 8005004:	4313      	orrs	r3, r2
 8005006:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f023 0220 	bic.w	r2, r3, #32
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	011b      	lsls	r3, r3, #4
 8005014:	4313      	orrs	r3, r2
 8005016:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	f023 0210 	bic.w	r2, r3, #16
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	011b      	lsls	r3, r3, #4
 8005024:	4313      	orrs	r3, r2
 8005026:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a23      	ldr	r2, [pc, #140]	; (80050b8 <OC2Config+0xf4>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d00f      	beq.n	8005050 <OC2Config+0x8c>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a22      	ldr	r2, [pc, #136]	; (80050bc <OC2Config+0xf8>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d00b      	beq.n	8005050 <OC2Config+0x8c>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a21      	ldr	r2, [pc, #132]	; (80050c0 <OC2Config+0xfc>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d007      	beq.n	8005050 <OC2Config+0x8c>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a20      	ldr	r2, [pc, #128]	; (80050c4 <OC2Config+0x100>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d003      	beq.n	8005050 <OC2Config+0x8c>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a1f      	ldr	r2, [pc, #124]	; (80050c8 <OC2Config+0x104>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d11f      	bne.n	8005090 <OC2Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	019b      	lsls	r3, r3, #6
 800505c:	4313      	orrs	r3, r2
 800505e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	019b      	lsls	r3, r3, #6
 800506c:	4313      	orrs	r3, r2
 800506e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4313      	orrs	r3, r2
 800507e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	69db      	ldr	r3, [r3, #28]
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	4313      	orrs	r3, r2
 800508e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68fa      	ldr	r2, [r7, #12]
 800509a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	4619      	mov	r1, r3
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7ff fdd3 	bl	8004c4e <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80050ae:	2300      	movs	r3, #0
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3718      	adds	r7, #24
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	40012c00 	.word	0x40012c00
 80050bc:	40013400 	.word	0x40013400
 80050c0:	40014000 	.word	0x40014000
 80050c4:	40014400 	.word	0x40014400
 80050c8:	40014800 	.word	0x40014800

080050cc <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b086      	sub	sp, #24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	69db      	ldr	r3, [r3, #28]
 80050f2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f023 0303 	bic.w	r3, r3, #3
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	6812      	ldr	r2, [r2, #0]
 800510a:	4313      	orrs	r3, r2
 800510c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	691b      	ldr	r3, [r3, #16]
 8005118:	021b      	lsls	r3, r3, #8
 800511a:	4313      	orrs	r3, r2
 800511c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	021b      	lsls	r3, r3, #8
 800512a:	4313      	orrs	r3, r2
 800512c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a23      	ldr	r2, [pc, #140]	; (80051c0 <OC3Config+0xf4>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d00f      	beq.n	8005156 <OC3Config+0x8a>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a22      	ldr	r2, [pc, #136]	; (80051c4 <OC3Config+0xf8>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d00b      	beq.n	8005156 <OC3Config+0x8a>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a21      	ldr	r2, [pc, #132]	; (80051c8 <OC3Config+0xfc>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d007      	beq.n	8005156 <OC3Config+0x8a>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a20      	ldr	r2, [pc, #128]	; (80051cc <OC3Config+0x100>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d003      	beq.n	8005156 <OC3Config+0x8a>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a1f      	ldr	r2, [pc, #124]	; (80051d0 <OC3Config+0x104>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d11f      	bne.n	8005196 <OC3Config+0xca>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	695b      	ldr	r3, [r3, #20]
 8005160:	029b      	lsls	r3, r3, #10
 8005162:	4313      	orrs	r3, r2
 8005164:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	029b      	lsls	r3, r3, #10
 8005172:	4313      	orrs	r3, r2
 8005174:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	4313      	orrs	r3, r2
 8005184:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	69db      	ldr	r3, [r3, #28]
 8005190:	015b      	lsls	r3, r3, #5
 8005192:	4313      	orrs	r3, r2
 8005194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	4619      	mov	r1, r3
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f7ff fd5e 	bl	8004c6a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3718      	adds	r7, #24
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	40012c00 	.word	0x40012c00
 80051c4:	40013400 	.word	0x40013400
 80051c8:	40014000 	.word	0x40014000
 80051cc:	40014400 	.word	0x40014400
 80051d0:	40014800 	.word	0x40014800

080051d4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b086      	sub	sp, #24
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800520a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800520e:	683a      	ldr	r2, [r7, #0]
 8005210:	6812      	ldr	r2, [r2, #0]
 8005212:	0212      	lsls	r2, r2, #8
 8005214:	4313      	orrs	r3, r2
 8005216:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	031b      	lsls	r3, r3, #12
 8005224:	4313      	orrs	r3, r2
 8005226:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	031b      	lsls	r3, r3, #12
 8005234:	4313      	orrs	r3, r2
 8005236:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a17      	ldr	r2, [pc, #92]	; (8005298 <OC4Config+0xc4>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d00f      	beq.n	8005260 <OC4Config+0x8c>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a16      	ldr	r2, [pc, #88]	; (800529c <OC4Config+0xc8>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d00b      	beq.n	8005260 <OC4Config+0x8c>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a15      	ldr	r2, [pc, #84]	; (80052a0 <OC4Config+0xcc>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d007      	beq.n	8005260 <OC4Config+0x8c>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a14      	ldr	r2, [pc, #80]	; (80052a4 <OC4Config+0xd0>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d003      	beq.n	8005260 <OC4Config+0x8c>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a13      	ldr	r2, [pc, #76]	; (80052a8 <OC4Config+0xd4>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d107      	bne.n	8005270 <OC4Config+0x9c>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	699b      	ldr	r3, [r3, #24]
 800526a:	019b      	lsls	r3, r3, #6
 800526c:	4313      	orrs	r3, r2
 800526e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	4619      	mov	r1, r3
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f7ff fcff 	bl	8004c86 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	693a      	ldr	r2, [r7, #16]
 800528c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3718      	adds	r7, #24
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	40012c00 	.word	0x40012c00
 800529c:	40013400 	.word	0x40013400
 80052a0:	40014000 	.word	0x40014000
 80052a4:	40014400 	.word	0x40014400
 80052a8:	40014800 	.word	0x40014800

080052ac <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a1b      	ldr	r3, [r3, #32]
 80052ba:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052cc:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	6812      	ldr	r2, [r2, #0]
 80052dc:	4313      	orrs	r3, r2
 80052de:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	041b      	lsls	r3, r3, #16
 80052ec:	4313      	orrs	r3, r2
 80052ee:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	041b      	lsls	r3, r3, #16
 80052fc:	4313      	orrs	r3, r2
 80052fe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a17      	ldr	r2, [pc, #92]	; (8005360 <OC5Config+0xb4>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d00f      	beq.n	8005328 <OC5Config+0x7c>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	4a16      	ldr	r2, [pc, #88]	; (8005364 <OC5Config+0xb8>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d00b      	beq.n	8005328 <OC5Config+0x7c>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a15      	ldr	r2, [pc, #84]	; (8005368 <OC5Config+0xbc>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d007      	beq.n	8005328 <OC5Config+0x7c>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a14      	ldr	r2, [pc, #80]	; (800536c <OC5Config+0xc0>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d003      	beq.n	8005328 <OC5Config+0x7c>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a13      	ldr	r2, [pc, #76]	; (8005370 <OC5Config+0xc4>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d109      	bne.n	800533c <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	699b      	ldr	r3, [r3, #24]
 8005334:	021b      	lsls	r3, r3, #8
 8005336:	431a      	orrs	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68ba      	ldr	r2, [r7, #8]
 8005340:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	4619      	mov	r1, r3
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f7ff fcaa 	bl	8004ca2 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3710      	adds	r7, #16
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	40012c00 	.word	0x40012c00
 8005364:	40013400 	.word	0x40013400
 8005368:	40014000 	.word	0x40014000
 800536c:	40014400 	.word	0x40014400
 8005370:	40014800 	.word	0x40014800

08005374 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a1b      	ldr	r3, [r3, #32]
 8005382:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a1b      	ldr	r3, [r3, #32]
 800538e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005394:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800539c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	6812      	ldr	r2, [r2, #0]
 80053a4:	0212      	lsls	r2, r2, #8
 80053a6:	4313      	orrs	r3, r2
 80053a8:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	691b      	ldr	r3, [r3, #16]
 80053b4:	051b      	lsls	r3, r3, #20
 80053b6:	4313      	orrs	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	051b      	lsls	r3, r3, #20
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a16      	ldr	r2, [pc, #88]	; (8005428 <OC6Config+0xb4>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d00f      	beq.n	80053f2 <OC6Config+0x7e>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a15      	ldr	r2, [pc, #84]	; (800542c <OC6Config+0xb8>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d00b      	beq.n	80053f2 <OC6Config+0x7e>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a14      	ldr	r2, [pc, #80]	; (8005430 <OC6Config+0xbc>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d007      	beq.n	80053f2 <OC6Config+0x7e>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a13      	ldr	r2, [pc, #76]	; (8005434 <OC6Config+0xc0>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d003      	beq.n	80053f2 <OC6Config+0x7e>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a12      	ldr	r2, [pc, #72]	; (8005438 <OC6Config+0xc4>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d109      	bne.n	8005406 <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	029b      	lsls	r3, r3, #10
 8005400:	431a      	orrs	r2, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	4619      	mov	r1, r3
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f7ff fc55 	bl	8004cc2 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3710      	adds	r7, #16
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	40012c00 	.word	0x40012c00
 800542c:	40013400 	.word	0x40013400
 8005430:	40014000 	.word	0x40014000
 8005434:	40014400 	.word	0x40014400
 8005438:	40014800 	.word	0x40014800

0800543c <LL_USART_IsEnabled>:
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b01      	cmp	r3, #1
 800544e:	d101      	bne.n	8005454 <LL_USART_IsEnabled+0x18>
 8005450:	2301      	movs	r3, #1
 8005452:	e000      	b.n	8005456 <LL_USART_IsEnabled+0x1a>
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	370c      	adds	r7, #12
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr

08005462 <LL_USART_SetStopBitsLength>:
{
 8005462:	b480      	push	{r7}
 8005464:	b083      	sub	sp, #12
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
 800546a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	605a      	str	r2, [r3, #4]
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <LL_USART_SetHWFlowCtrl>:
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	431a      	orrs	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	609a      	str	r2, [r3, #8]
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr

080054ae <LL_USART_SetBaudRate>:
{
 80054ae:	b480      	push	{r7}
 80054b0:	b087      	sub	sp, #28
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	60f8      	str	r0, [r7, #12]
 80054b6:	60b9      	str	r1, [r7, #8]
 80054b8:	607a      	str	r2, [r7, #4]
 80054ba:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054c2:	d11a      	bne.n	80054fa <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	005a      	lsls	r2, r3, #1
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	085b      	lsrs	r3, r3, #1
 80054cc:	441a      	add	r2, r3
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80054de:	4013      	ands	r3, r2
 80054e0:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	085b      	lsrs	r3, r3, #1
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	f003 0307 	and.w	r3, r3, #7
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	60da      	str	r2, [r3, #12]
}
 80054f8:	e00a      	b.n	8005510 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	085a      	lsrs	r2, r3, #1
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	441a      	add	r2, r3
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	fbb2 f3f3 	udiv	r3, r2, r3
 8005508:	b29b      	uxth	r3, r3
 800550a:	461a      	mov	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	60da      	str	r2, [r3, #12]
}
 8005510:	bf00      	nop
 8005512:	371c      	adds	r7, #28
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800552a:	2300      	movs	r3, #0
 800552c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f7ff ff84 	bl	800543c <LL_USART_IsEnabled>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d15b      	bne.n	80055f2 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	4b2f      	ldr	r3, [pc, #188]	; (80055fc <LL_USART_Init+0xe0>)
 8005540:	4013      	ands	r3, r2
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	6851      	ldr	r1, [r2, #4]
 8005546:	683a      	ldr	r2, [r7, #0]
 8005548:	68d2      	ldr	r2, [r2, #12]
 800554a:	4311      	orrs	r1, r2
 800554c:	683a      	ldr	r2, [r7, #0]
 800554e:	6912      	ldr	r2, [r2, #16]
 8005550:	4311      	orrs	r1, r2
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	6992      	ldr	r2, [r2, #24]
 8005556:	430a      	orrs	r2, r1
 8005558:	431a      	orrs	r2, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	4619      	mov	r1, r3
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f7ff ff7c 	bl	8005462 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	4619      	mov	r1, r3
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f7ff ff89 	bl	8005488 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a21      	ldr	r2, [pc, #132]	; (8005600 <LL_USART_Init+0xe4>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d104      	bne.n	8005588 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800557e:	2003      	movs	r0, #3
 8005580:	f7fe fff6 	bl	8004570 <LL_RCC_GetUSARTClockFreq>
 8005584:	60b8      	str	r0, [r7, #8]
 8005586:	e023      	b.n	80055d0 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a1e      	ldr	r2, [pc, #120]	; (8005604 <LL_USART_Init+0xe8>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d104      	bne.n	800559a <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8005590:	200c      	movs	r0, #12
 8005592:	f7fe ffed 	bl	8004570 <LL_RCC_GetUSARTClockFreq>
 8005596:	60b8      	str	r0, [r7, #8]
 8005598:	e01a      	b.n	80055d0 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a1a      	ldr	r2, [pc, #104]	; (8005608 <LL_USART_Init+0xec>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d104      	bne.n	80055ac <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80055a2:	2030      	movs	r0, #48	; 0x30
 80055a4:	f7fe ffe4 	bl	8004570 <LL_RCC_GetUSARTClockFreq>
 80055a8:	60b8      	str	r0, [r7, #8]
 80055aa:	e011      	b.n	80055d0 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	4a17      	ldr	r2, [pc, #92]	; (800560c <LL_USART_Init+0xf0>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d104      	bne.n	80055be <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80055b4:	20c0      	movs	r0, #192	; 0xc0
 80055b6:	f7ff f8bb 	bl	8004730 <LL_RCC_GetUARTClockFreq>
 80055ba:	60b8      	str	r0, [r7, #8]
 80055bc:	e008      	b.n	80055d0 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a13      	ldr	r2, [pc, #76]	; (8005610 <LL_USART_Init+0xf4>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d104      	bne.n	80055d0 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80055c6:	f44f 7040 	mov.w	r0, #768	; 0x300
 80055ca:	f7ff f8b1 	bl	8004730 <LL_RCC_GetUARTClockFreq>
 80055ce:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00d      	beq.n	80055f2 <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d009      	beq.n	80055f2 <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 80055de:	2300      	movs	r3, #0
 80055e0:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	699a      	ldr	r2, [r3, #24]
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68b9      	ldr	r1, [r7, #8]
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f7ff ff5e 	bl	80054ae <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80055f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	efff69f3 	.word	0xefff69f3
 8005600:	40013800 	.word	0x40013800
 8005604:	40004400 	.word	0x40004400
 8005608:	40004800 	.word	0x40004800
 800560c:	40004c00 	.word	0x40004c00
 8005610:	40005000 	.word	0x40005000

08005614 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	fbb2 f3f3 	udiv	r3, r2, r3
 8005626:	4a07      	ldr	r2, [pc, #28]	; (8005644 <LL_InitTick+0x30>)
 8005628:	3b01      	subs	r3, #1
 800562a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800562c:	4b05      	ldr	r3, [pc, #20]	; (8005644 <LL_InitTick+0x30>)
 800562e:	2200      	movs	r2, #0
 8005630:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005632:	4b04      	ldr	r3, [pc, #16]	; (8005644 <LL_InitTick+0x30>)
 8005634:	2205      	movs	r2, #5
 8005636:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8005638:	bf00      	nop
 800563a:	370c      	adds	r7, #12
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr
 8005644:	e000e010 	.word	0xe000e010

08005648 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8005650:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f7ff ffdd 	bl	8005614 <LL_InitTick>
}
 800565a:	bf00      	nop
 800565c:	3708      	adds	r7, #8
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
	...

08005664 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800566c:	4b0f      	ldr	r3, [pc, #60]	; (80056ac <LL_mDelay+0x48>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8005676:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800567e:	d00c      	beq.n	800569a <LL_mDelay+0x36>
  {
    tmpDelay++;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	3301      	adds	r3, #1
 8005684:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8005686:	e008      	b.n	800569a <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8005688:	4b08      	ldr	r3, [pc, #32]	; (80056ac <LL_mDelay+0x48>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d002      	beq.n	800569a <LL_mDelay+0x36>
    {
      tmpDelay--;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	3b01      	subs	r3, #1
 8005698:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1f3      	bne.n	8005688 <LL_mDelay+0x24>
    }
  }
}
 80056a0:	bf00      	nop
 80056a2:	3714      	adds	r7, #20
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr
 80056ac:	e000e010 	.word	0xe000e010

080056b0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80056b8:	4a04      	ldr	r2, [pc, #16]	; (80056cc <LL_SetSystemCoreClock+0x1c>)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6013      	str	r3, [r2, #0]
}
 80056be:	bf00      	nop
 80056c0:	370c      	adds	r7, #12
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	2000055c 	.word	0x2000055c

080056d0 <__errno>:
 80056d0:	4b01      	ldr	r3, [pc, #4]	; (80056d8 <__errno+0x8>)
 80056d2:	6818      	ldr	r0, [r3, #0]
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop
 80056d8:	20000560 	.word	0x20000560

080056dc <__libc_init_array>:
 80056dc:	b570      	push	{r4, r5, r6, lr}
 80056de:	4e0d      	ldr	r6, [pc, #52]	; (8005714 <__libc_init_array+0x38>)
 80056e0:	4c0d      	ldr	r4, [pc, #52]	; (8005718 <__libc_init_array+0x3c>)
 80056e2:	1ba4      	subs	r4, r4, r6
 80056e4:	10a4      	asrs	r4, r4, #2
 80056e6:	2500      	movs	r5, #0
 80056e8:	42a5      	cmp	r5, r4
 80056ea:	d109      	bne.n	8005700 <__libc_init_array+0x24>
 80056ec:	4e0b      	ldr	r6, [pc, #44]	; (800571c <__libc_init_array+0x40>)
 80056ee:	4c0c      	ldr	r4, [pc, #48]	; (8005720 <__libc_init_array+0x44>)
 80056f0:	f000 ff7a 	bl	80065e8 <_init>
 80056f4:	1ba4      	subs	r4, r4, r6
 80056f6:	10a4      	asrs	r4, r4, #2
 80056f8:	2500      	movs	r5, #0
 80056fa:	42a5      	cmp	r5, r4
 80056fc:	d105      	bne.n	800570a <__libc_init_array+0x2e>
 80056fe:	bd70      	pop	{r4, r5, r6, pc}
 8005700:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005704:	4798      	blx	r3
 8005706:	3501      	adds	r5, #1
 8005708:	e7ee      	b.n	80056e8 <__libc_init_array+0xc>
 800570a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800570e:	4798      	blx	r3
 8005710:	3501      	adds	r5, #1
 8005712:	e7f2      	b.n	80056fa <__libc_init_array+0x1e>
 8005714:	080075ec 	.word	0x080075ec
 8005718:	080075ec 	.word	0x080075ec
 800571c:	080075ec 	.word	0x080075ec
 8005720:	080075f0 	.word	0x080075f0

08005724 <memset>:
 8005724:	4402      	add	r2, r0
 8005726:	4603      	mov	r3, r0
 8005728:	4293      	cmp	r3, r2
 800572a:	d100      	bne.n	800572e <memset+0xa>
 800572c:	4770      	bx	lr
 800572e:	f803 1b01 	strb.w	r1, [r3], #1
 8005732:	e7f9      	b.n	8005728 <memset+0x4>

08005734 <iprintf>:
 8005734:	b40f      	push	{r0, r1, r2, r3}
 8005736:	4b0a      	ldr	r3, [pc, #40]	; (8005760 <iprintf+0x2c>)
 8005738:	b513      	push	{r0, r1, r4, lr}
 800573a:	681c      	ldr	r4, [r3, #0]
 800573c:	b124      	cbz	r4, 8005748 <iprintf+0x14>
 800573e:	69a3      	ldr	r3, [r4, #24]
 8005740:	b913      	cbnz	r3, 8005748 <iprintf+0x14>
 8005742:	4620      	mov	r0, r4
 8005744:	f000 fa34 	bl	8005bb0 <__sinit>
 8005748:	ab05      	add	r3, sp, #20
 800574a:	9a04      	ldr	r2, [sp, #16]
 800574c:	68a1      	ldr	r1, [r4, #8]
 800574e:	9301      	str	r3, [sp, #4]
 8005750:	4620      	mov	r0, r4
 8005752:	f000 fbed 	bl	8005f30 <_vfiprintf_r>
 8005756:	b002      	add	sp, #8
 8005758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800575c:	b004      	add	sp, #16
 800575e:	4770      	bx	lr
 8005760:	20000560 	.word	0x20000560

08005764 <_puts_r>:
 8005764:	b570      	push	{r4, r5, r6, lr}
 8005766:	460e      	mov	r6, r1
 8005768:	4605      	mov	r5, r0
 800576a:	b118      	cbz	r0, 8005774 <_puts_r+0x10>
 800576c:	6983      	ldr	r3, [r0, #24]
 800576e:	b90b      	cbnz	r3, 8005774 <_puts_r+0x10>
 8005770:	f000 fa1e 	bl	8005bb0 <__sinit>
 8005774:	69ab      	ldr	r3, [r5, #24]
 8005776:	68ac      	ldr	r4, [r5, #8]
 8005778:	b913      	cbnz	r3, 8005780 <_puts_r+0x1c>
 800577a:	4628      	mov	r0, r5
 800577c:	f000 fa18 	bl	8005bb0 <__sinit>
 8005780:	4b23      	ldr	r3, [pc, #140]	; (8005810 <_puts_r+0xac>)
 8005782:	429c      	cmp	r4, r3
 8005784:	d117      	bne.n	80057b6 <_puts_r+0x52>
 8005786:	686c      	ldr	r4, [r5, #4]
 8005788:	89a3      	ldrh	r3, [r4, #12]
 800578a:	071b      	lsls	r3, r3, #28
 800578c:	d51d      	bpl.n	80057ca <_puts_r+0x66>
 800578e:	6923      	ldr	r3, [r4, #16]
 8005790:	b1db      	cbz	r3, 80057ca <_puts_r+0x66>
 8005792:	3e01      	subs	r6, #1
 8005794:	68a3      	ldr	r3, [r4, #8]
 8005796:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800579a:	3b01      	subs	r3, #1
 800579c:	60a3      	str	r3, [r4, #8]
 800579e:	b9e9      	cbnz	r1, 80057dc <_puts_r+0x78>
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	da2e      	bge.n	8005802 <_puts_r+0x9e>
 80057a4:	4622      	mov	r2, r4
 80057a6:	210a      	movs	r1, #10
 80057a8:	4628      	mov	r0, r5
 80057aa:	f000 f851 	bl	8005850 <__swbuf_r>
 80057ae:	3001      	adds	r0, #1
 80057b0:	d011      	beq.n	80057d6 <_puts_r+0x72>
 80057b2:	200a      	movs	r0, #10
 80057b4:	e011      	b.n	80057da <_puts_r+0x76>
 80057b6:	4b17      	ldr	r3, [pc, #92]	; (8005814 <_puts_r+0xb0>)
 80057b8:	429c      	cmp	r4, r3
 80057ba:	d101      	bne.n	80057c0 <_puts_r+0x5c>
 80057bc:	68ac      	ldr	r4, [r5, #8]
 80057be:	e7e3      	b.n	8005788 <_puts_r+0x24>
 80057c0:	4b15      	ldr	r3, [pc, #84]	; (8005818 <_puts_r+0xb4>)
 80057c2:	429c      	cmp	r4, r3
 80057c4:	bf08      	it	eq
 80057c6:	68ec      	ldreq	r4, [r5, #12]
 80057c8:	e7de      	b.n	8005788 <_puts_r+0x24>
 80057ca:	4621      	mov	r1, r4
 80057cc:	4628      	mov	r0, r5
 80057ce:	f000 f891 	bl	80058f4 <__swsetup_r>
 80057d2:	2800      	cmp	r0, #0
 80057d4:	d0dd      	beq.n	8005792 <_puts_r+0x2e>
 80057d6:	f04f 30ff 	mov.w	r0, #4294967295
 80057da:	bd70      	pop	{r4, r5, r6, pc}
 80057dc:	2b00      	cmp	r3, #0
 80057de:	da04      	bge.n	80057ea <_puts_r+0x86>
 80057e0:	69a2      	ldr	r2, [r4, #24]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	dc06      	bgt.n	80057f4 <_puts_r+0x90>
 80057e6:	290a      	cmp	r1, #10
 80057e8:	d004      	beq.n	80057f4 <_puts_r+0x90>
 80057ea:	6823      	ldr	r3, [r4, #0]
 80057ec:	1c5a      	adds	r2, r3, #1
 80057ee:	6022      	str	r2, [r4, #0]
 80057f0:	7019      	strb	r1, [r3, #0]
 80057f2:	e7cf      	b.n	8005794 <_puts_r+0x30>
 80057f4:	4622      	mov	r2, r4
 80057f6:	4628      	mov	r0, r5
 80057f8:	f000 f82a 	bl	8005850 <__swbuf_r>
 80057fc:	3001      	adds	r0, #1
 80057fe:	d1c9      	bne.n	8005794 <_puts_r+0x30>
 8005800:	e7e9      	b.n	80057d6 <_puts_r+0x72>
 8005802:	6823      	ldr	r3, [r4, #0]
 8005804:	200a      	movs	r0, #10
 8005806:	1c5a      	adds	r2, r3, #1
 8005808:	6022      	str	r2, [r4, #0]
 800580a:	7018      	strb	r0, [r3, #0]
 800580c:	e7e5      	b.n	80057da <_puts_r+0x76>
 800580e:	bf00      	nop
 8005810:	08007570 	.word	0x08007570
 8005814:	08007590 	.word	0x08007590
 8005818:	08007550 	.word	0x08007550

0800581c <puts>:
 800581c:	4b02      	ldr	r3, [pc, #8]	; (8005828 <puts+0xc>)
 800581e:	4601      	mov	r1, r0
 8005820:	6818      	ldr	r0, [r3, #0]
 8005822:	f7ff bf9f 	b.w	8005764 <_puts_r>
 8005826:	bf00      	nop
 8005828:	20000560 	.word	0x20000560

0800582c <strncmp>:
 800582c:	b510      	push	{r4, lr}
 800582e:	b16a      	cbz	r2, 800584c <strncmp+0x20>
 8005830:	3901      	subs	r1, #1
 8005832:	1884      	adds	r4, r0, r2
 8005834:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005838:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800583c:	4293      	cmp	r3, r2
 800583e:	d103      	bne.n	8005848 <strncmp+0x1c>
 8005840:	42a0      	cmp	r0, r4
 8005842:	d001      	beq.n	8005848 <strncmp+0x1c>
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1f5      	bne.n	8005834 <strncmp+0x8>
 8005848:	1a98      	subs	r0, r3, r2
 800584a:	bd10      	pop	{r4, pc}
 800584c:	4610      	mov	r0, r2
 800584e:	e7fc      	b.n	800584a <strncmp+0x1e>

08005850 <__swbuf_r>:
 8005850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005852:	460e      	mov	r6, r1
 8005854:	4614      	mov	r4, r2
 8005856:	4605      	mov	r5, r0
 8005858:	b118      	cbz	r0, 8005862 <__swbuf_r+0x12>
 800585a:	6983      	ldr	r3, [r0, #24]
 800585c:	b90b      	cbnz	r3, 8005862 <__swbuf_r+0x12>
 800585e:	f000 f9a7 	bl	8005bb0 <__sinit>
 8005862:	4b21      	ldr	r3, [pc, #132]	; (80058e8 <__swbuf_r+0x98>)
 8005864:	429c      	cmp	r4, r3
 8005866:	d12a      	bne.n	80058be <__swbuf_r+0x6e>
 8005868:	686c      	ldr	r4, [r5, #4]
 800586a:	69a3      	ldr	r3, [r4, #24]
 800586c:	60a3      	str	r3, [r4, #8]
 800586e:	89a3      	ldrh	r3, [r4, #12]
 8005870:	071a      	lsls	r2, r3, #28
 8005872:	d52e      	bpl.n	80058d2 <__swbuf_r+0x82>
 8005874:	6923      	ldr	r3, [r4, #16]
 8005876:	b363      	cbz	r3, 80058d2 <__swbuf_r+0x82>
 8005878:	6923      	ldr	r3, [r4, #16]
 800587a:	6820      	ldr	r0, [r4, #0]
 800587c:	1ac0      	subs	r0, r0, r3
 800587e:	6963      	ldr	r3, [r4, #20]
 8005880:	b2f6      	uxtb	r6, r6
 8005882:	4283      	cmp	r3, r0
 8005884:	4637      	mov	r7, r6
 8005886:	dc04      	bgt.n	8005892 <__swbuf_r+0x42>
 8005888:	4621      	mov	r1, r4
 800588a:	4628      	mov	r0, r5
 800588c:	f000 f926 	bl	8005adc <_fflush_r>
 8005890:	bb28      	cbnz	r0, 80058de <__swbuf_r+0x8e>
 8005892:	68a3      	ldr	r3, [r4, #8]
 8005894:	3b01      	subs	r3, #1
 8005896:	60a3      	str	r3, [r4, #8]
 8005898:	6823      	ldr	r3, [r4, #0]
 800589a:	1c5a      	adds	r2, r3, #1
 800589c:	6022      	str	r2, [r4, #0]
 800589e:	701e      	strb	r6, [r3, #0]
 80058a0:	6963      	ldr	r3, [r4, #20]
 80058a2:	3001      	adds	r0, #1
 80058a4:	4283      	cmp	r3, r0
 80058a6:	d004      	beq.n	80058b2 <__swbuf_r+0x62>
 80058a8:	89a3      	ldrh	r3, [r4, #12]
 80058aa:	07db      	lsls	r3, r3, #31
 80058ac:	d519      	bpl.n	80058e2 <__swbuf_r+0x92>
 80058ae:	2e0a      	cmp	r6, #10
 80058b0:	d117      	bne.n	80058e2 <__swbuf_r+0x92>
 80058b2:	4621      	mov	r1, r4
 80058b4:	4628      	mov	r0, r5
 80058b6:	f000 f911 	bl	8005adc <_fflush_r>
 80058ba:	b190      	cbz	r0, 80058e2 <__swbuf_r+0x92>
 80058bc:	e00f      	b.n	80058de <__swbuf_r+0x8e>
 80058be:	4b0b      	ldr	r3, [pc, #44]	; (80058ec <__swbuf_r+0x9c>)
 80058c0:	429c      	cmp	r4, r3
 80058c2:	d101      	bne.n	80058c8 <__swbuf_r+0x78>
 80058c4:	68ac      	ldr	r4, [r5, #8]
 80058c6:	e7d0      	b.n	800586a <__swbuf_r+0x1a>
 80058c8:	4b09      	ldr	r3, [pc, #36]	; (80058f0 <__swbuf_r+0xa0>)
 80058ca:	429c      	cmp	r4, r3
 80058cc:	bf08      	it	eq
 80058ce:	68ec      	ldreq	r4, [r5, #12]
 80058d0:	e7cb      	b.n	800586a <__swbuf_r+0x1a>
 80058d2:	4621      	mov	r1, r4
 80058d4:	4628      	mov	r0, r5
 80058d6:	f000 f80d 	bl	80058f4 <__swsetup_r>
 80058da:	2800      	cmp	r0, #0
 80058dc:	d0cc      	beq.n	8005878 <__swbuf_r+0x28>
 80058de:	f04f 37ff 	mov.w	r7, #4294967295
 80058e2:	4638      	mov	r0, r7
 80058e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058e6:	bf00      	nop
 80058e8:	08007570 	.word	0x08007570
 80058ec:	08007590 	.word	0x08007590
 80058f0:	08007550 	.word	0x08007550

080058f4 <__swsetup_r>:
 80058f4:	4b32      	ldr	r3, [pc, #200]	; (80059c0 <__swsetup_r+0xcc>)
 80058f6:	b570      	push	{r4, r5, r6, lr}
 80058f8:	681d      	ldr	r5, [r3, #0]
 80058fa:	4606      	mov	r6, r0
 80058fc:	460c      	mov	r4, r1
 80058fe:	b125      	cbz	r5, 800590a <__swsetup_r+0x16>
 8005900:	69ab      	ldr	r3, [r5, #24]
 8005902:	b913      	cbnz	r3, 800590a <__swsetup_r+0x16>
 8005904:	4628      	mov	r0, r5
 8005906:	f000 f953 	bl	8005bb0 <__sinit>
 800590a:	4b2e      	ldr	r3, [pc, #184]	; (80059c4 <__swsetup_r+0xd0>)
 800590c:	429c      	cmp	r4, r3
 800590e:	d10f      	bne.n	8005930 <__swsetup_r+0x3c>
 8005910:	686c      	ldr	r4, [r5, #4]
 8005912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005916:	b29a      	uxth	r2, r3
 8005918:	0715      	lsls	r5, r2, #28
 800591a:	d42c      	bmi.n	8005976 <__swsetup_r+0x82>
 800591c:	06d0      	lsls	r0, r2, #27
 800591e:	d411      	bmi.n	8005944 <__swsetup_r+0x50>
 8005920:	2209      	movs	r2, #9
 8005922:	6032      	str	r2, [r6, #0]
 8005924:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005928:	81a3      	strh	r3, [r4, #12]
 800592a:	f04f 30ff 	mov.w	r0, #4294967295
 800592e:	e03e      	b.n	80059ae <__swsetup_r+0xba>
 8005930:	4b25      	ldr	r3, [pc, #148]	; (80059c8 <__swsetup_r+0xd4>)
 8005932:	429c      	cmp	r4, r3
 8005934:	d101      	bne.n	800593a <__swsetup_r+0x46>
 8005936:	68ac      	ldr	r4, [r5, #8]
 8005938:	e7eb      	b.n	8005912 <__swsetup_r+0x1e>
 800593a:	4b24      	ldr	r3, [pc, #144]	; (80059cc <__swsetup_r+0xd8>)
 800593c:	429c      	cmp	r4, r3
 800593e:	bf08      	it	eq
 8005940:	68ec      	ldreq	r4, [r5, #12]
 8005942:	e7e6      	b.n	8005912 <__swsetup_r+0x1e>
 8005944:	0751      	lsls	r1, r2, #29
 8005946:	d512      	bpl.n	800596e <__swsetup_r+0x7a>
 8005948:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800594a:	b141      	cbz	r1, 800595e <__swsetup_r+0x6a>
 800594c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005950:	4299      	cmp	r1, r3
 8005952:	d002      	beq.n	800595a <__swsetup_r+0x66>
 8005954:	4630      	mov	r0, r6
 8005956:	f000 fa19 	bl	8005d8c <_free_r>
 800595a:	2300      	movs	r3, #0
 800595c:	6363      	str	r3, [r4, #52]	; 0x34
 800595e:	89a3      	ldrh	r3, [r4, #12]
 8005960:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005964:	81a3      	strh	r3, [r4, #12]
 8005966:	2300      	movs	r3, #0
 8005968:	6063      	str	r3, [r4, #4]
 800596a:	6923      	ldr	r3, [r4, #16]
 800596c:	6023      	str	r3, [r4, #0]
 800596e:	89a3      	ldrh	r3, [r4, #12]
 8005970:	f043 0308 	orr.w	r3, r3, #8
 8005974:	81a3      	strh	r3, [r4, #12]
 8005976:	6923      	ldr	r3, [r4, #16]
 8005978:	b94b      	cbnz	r3, 800598e <__swsetup_r+0x9a>
 800597a:	89a3      	ldrh	r3, [r4, #12]
 800597c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005980:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005984:	d003      	beq.n	800598e <__swsetup_r+0x9a>
 8005986:	4621      	mov	r1, r4
 8005988:	4630      	mov	r0, r6
 800598a:	f000 f9bf 	bl	8005d0c <__smakebuf_r>
 800598e:	89a2      	ldrh	r2, [r4, #12]
 8005990:	f012 0301 	ands.w	r3, r2, #1
 8005994:	d00c      	beq.n	80059b0 <__swsetup_r+0xbc>
 8005996:	2300      	movs	r3, #0
 8005998:	60a3      	str	r3, [r4, #8]
 800599a:	6963      	ldr	r3, [r4, #20]
 800599c:	425b      	negs	r3, r3
 800599e:	61a3      	str	r3, [r4, #24]
 80059a0:	6923      	ldr	r3, [r4, #16]
 80059a2:	b953      	cbnz	r3, 80059ba <__swsetup_r+0xc6>
 80059a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059a8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80059ac:	d1ba      	bne.n	8005924 <__swsetup_r+0x30>
 80059ae:	bd70      	pop	{r4, r5, r6, pc}
 80059b0:	0792      	lsls	r2, r2, #30
 80059b2:	bf58      	it	pl
 80059b4:	6963      	ldrpl	r3, [r4, #20]
 80059b6:	60a3      	str	r3, [r4, #8]
 80059b8:	e7f2      	b.n	80059a0 <__swsetup_r+0xac>
 80059ba:	2000      	movs	r0, #0
 80059bc:	e7f7      	b.n	80059ae <__swsetup_r+0xba>
 80059be:	bf00      	nop
 80059c0:	20000560 	.word	0x20000560
 80059c4:	08007570 	.word	0x08007570
 80059c8:	08007590 	.word	0x08007590
 80059cc:	08007550 	.word	0x08007550

080059d0 <__sflush_r>:
 80059d0:	898a      	ldrh	r2, [r1, #12]
 80059d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059d6:	4605      	mov	r5, r0
 80059d8:	0710      	lsls	r0, r2, #28
 80059da:	460c      	mov	r4, r1
 80059dc:	d458      	bmi.n	8005a90 <__sflush_r+0xc0>
 80059de:	684b      	ldr	r3, [r1, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	dc05      	bgt.n	80059f0 <__sflush_r+0x20>
 80059e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	dc02      	bgt.n	80059f0 <__sflush_r+0x20>
 80059ea:	2000      	movs	r0, #0
 80059ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80059f2:	2e00      	cmp	r6, #0
 80059f4:	d0f9      	beq.n	80059ea <__sflush_r+0x1a>
 80059f6:	2300      	movs	r3, #0
 80059f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80059fc:	682f      	ldr	r7, [r5, #0]
 80059fe:	6a21      	ldr	r1, [r4, #32]
 8005a00:	602b      	str	r3, [r5, #0]
 8005a02:	d032      	beq.n	8005a6a <__sflush_r+0x9a>
 8005a04:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a06:	89a3      	ldrh	r3, [r4, #12]
 8005a08:	075a      	lsls	r2, r3, #29
 8005a0a:	d505      	bpl.n	8005a18 <__sflush_r+0x48>
 8005a0c:	6863      	ldr	r3, [r4, #4]
 8005a0e:	1ac0      	subs	r0, r0, r3
 8005a10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a12:	b10b      	cbz	r3, 8005a18 <__sflush_r+0x48>
 8005a14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a16:	1ac0      	subs	r0, r0, r3
 8005a18:	2300      	movs	r3, #0
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a1e:	6a21      	ldr	r1, [r4, #32]
 8005a20:	4628      	mov	r0, r5
 8005a22:	47b0      	blx	r6
 8005a24:	1c43      	adds	r3, r0, #1
 8005a26:	89a3      	ldrh	r3, [r4, #12]
 8005a28:	d106      	bne.n	8005a38 <__sflush_r+0x68>
 8005a2a:	6829      	ldr	r1, [r5, #0]
 8005a2c:	291d      	cmp	r1, #29
 8005a2e:	d848      	bhi.n	8005ac2 <__sflush_r+0xf2>
 8005a30:	4a29      	ldr	r2, [pc, #164]	; (8005ad8 <__sflush_r+0x108>)
 8005a32:	40ca      	lsrs	r2, r1
 8005a34:	07d6      	lsls	r6, r2, #31
 8005a36:	d544      	bpl.n	8005ac2 <__sflush_r+0xf2>
 8005a38:	2200      	movs	r2, #0
 8005a3a:	6062      	str	r2, [r4, #4]
 8005a3c:	04d9      	lsls	r1, r3, #19
 8005a3e:	6922      	ldr	r2, [r4, #16]
 8005a40:	6022      	str	r2, [r4, #0]
 8005a42:	d504      	bpl.n	8005a4e <__sflush_r+0x7e>
 8005a44:	1c42      	adds	r2, r0, #1
 8005a46:	d101      	bne.n	8005a4c <__sflush_r+0x7c>
 8005a48:	682b      	ldr	r3, [r5, #0]
 8005a4a:	b903      	cbnz	r3, 8005a4e <__sflush_r+0x7e>
 8005a4c:	6560      	str	r0, [r4, #84]	; 0x54
 8005a4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a50:	602f      	str	r7, [r5, #0]
 8005a52:	2900      	cmp	r1, #0
 8005a54:	d0c9      	beq.n	80059ea <__sflush_r+0x1a>
 8005a56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a5a:	4299      	cmp	r1, r3
 8005a5c:	d002      	beq.n	8005a64 <__sflush_r+0x94>
 8005a5e:	4628      	mov	r0, r5
 8005a60:	f000 f994 	bl	8005d8c <_free_r>
 8005a64:	2000      	movs	r0, #0
 8005a66:	6360      	str	r0, [r4, #52]	; 0x34
 8005a68:	e7c0      	b.n	80059ec <__sflush_r+0x1c>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	4628      	mov	r0, r5
 8005a6e:	47b0      	blx	r6
 8005a70:	1c41      	adds	r1, r0, #1
 8005a72:	d1c8      	bne.n	8005a06 <__sflush_r+0x36>
 8005a74:	682b      	ldr	r3, [r5, #0]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d0c5      	beq.n	8005a06 <__sflush_r+0x36>
 8005a7a:	2b1d      	cmp	r3, #29
 8005a7c:	d001      	beq.n	8005a82 <__sflush_r+0xb2>
 8005a7e:	2b16      	cmp	r3, #22
 8005a80:	d101      	bne.n	8005a86 <__sflush_r+0xb6>
 8005a82:	602f      	str	r7, [r5, #0]
 8005a84:	e7b1      	b.n	80059ea <__sflush_r+0x1a>
 8005a86:	89a3      	ldrh	r3, [r4, #12]
 8005a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a8c:	81a3      	strh	r3, [r4, #12]
 8005a8e:	e7ad      	b.n	80059ec <__sflush_r+0x1c>
 8005a90:	690f      	ldr	r7, [r1, #16]
 8005a92:	2f00      	cmp	r7, #0
 8005a94:	d0a9      	beq.n	80059ea <__sflush_r+0x1a>
 8005a96:	0793      	lsls	r3, r2, #30
 8005a98:	680e      	ldr	r6, [r1, #0]
 8005a9a:	bf08      	it	eq
 8005a9c:	694b      	ldreq	r3, [r1, #20]
 8005a9e:	600f      	str	r7, [r1, #0]
 8005aa0:	bf18      	it	ne
 8005aa2:	2300      	movne	r3, #0
 8005aa4:	eba6 0807 	sub.w	r8, r6, r7
 8005aa8:	608b      	str	r3, [r1, #8]
 8005aaa:	f1b8 0f00 	cmp.w	r8, #0
 8005aae:	dd9c      	ble.n	80059ea <__sflush_r+0x1a>
 8005ab0:	4643      	mov	r3, r8
 8005ab2:	463a      	mov	r2, r7
 8005ab4:	6a21      	ldr	r1, [r4, #32]
 8005ab6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005ab8:	4628      	mov	r0, r5
 8005aba:	47b0      	blx	r6
 8005abc:	2800      	cmp	r0, #0
 8005abe:	dc06      	bgt.n	8005ace <__sflush_r+0xfe>
 8005ac0:	89a3      	ldrh	r3, [r4, #12]
 8005ac2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ac6:	81a3      	strh	r3, [r4, #12]
 8005ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8005acc:	e78e      	b.n	80059ec <__sflush_r+0x1c>
 8005ace:	4407      	add	r7, r0
 8005ad0:	eba8 0800 	sub.w	r8, r8, r0
 8005ad4:	e7e9      	b.n	8005aaa <__sflush_r+0xda>
 8005ad6:	bf00      	nop
 8005ad8:	20400001 	.word	0x20400001

08005adc <_fflush_r>:
 8005adc:	b538      	push	{r3, r4, r5, lr}
 8005ade:	690b      	ldr	r3, [r1, #16]
 8005ae0:	4605      	mov	r5, r0
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	b1db      	cbz	r3, 8005b1e <_fflush_r+0x42>
 8005ae6:	b118      	cbz	r0, 8005af0 <_fflush_r+0x14>
 8005ae8:	6983      	ldr	r3, [r0, #24]
 8005aea:	b90b      	cbnz	r3, 8005af0 <_fflush_r+0x14>
 8005aec:	f000 f860 	bl	8005bb0 <__sinit>
 8005af0:	4b0c      	ldr	r3, [pc, #48]	; (8005b24 <_fflush_r+0x48>)
 8005af2:	429c      	cmp	r4, r3
 8005af4:	d109      	bne.n	8005b0a <_fflush_r+0x2e>
 8005af6:	686c      	ldr	r4, [r5, #4]
 8005af8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005afc:	b17b      	cbz	r3, 8005b1e <_fflush_r+0x42>
 8005afe:	4621      	mov	r1, r4
 8005b00:	4628      	mov	r0, r5
 8005b02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b06:	f7ff bf63 	b.w	80059d0 <__sflush_r>
 8005b0a:	4b07      	ldr	r3, [pc, #28]	; (8005b28 <_fflush_r+0x4c>)
 8005b0c:	429c      	cmp	r4, r3
 8005b0e:	d101      	bne.n	8005b14 <_fflush_r+0x38>
 8005b10:	68ac      	ldr	r4, [r5, #8]
 8005b12:	e7f1      	b.n	8005af8 <_fflush_r+0x1c>
 8005b14:	4b05      	ldr	r3, [pc, #20]	; (8005b2c <_fflush_r+0x50>)
 8005b16:	429c      	cmp	r4, r3
 8005b18:	bf08      	it	eq
 8005b1a:	68ec      	ldreq	r4, [r5, #12]
 8005b1c:	e7ec      	b.n	8005af8 <_fflush_r+0x1c>
 8005b1e:	2000      	movs	r0, #0
 8005b20:	bd38      	pop	{r3, r4, r5, pc}
 8005b22:	bf00      	nop
 8005b24:	08007570 	.word	0x08007570
 8005b28:	08007590 	.word	0x08007590
 8005b2c:	08007550 	.word	0x08007550

08005b30 <std>:
 8005b30:	2300      	movs	r3, #0
 8005b32:	b510      	push	{r4, lr}
 8005b34:	4604      	mov	r4, r0
 8005b36:	e9c0 3300 	strd	r3, r3, [r0]
 8005b3a:	6083      	str	r3, [r0, #8]
 8005b3c:	8181      	strh	r1, [r0, #12]
 8005b3e:	6643      	str	r3, [r0, #100]	; 0x64
 8005b40:	81c2      	strh	r2, [r0, #14]
 8005b42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b46:	6183      	str	r3, [r0, #24]
 8005b48:	4619      	mov	r1, r3
 8005b4a:	2208      	movs	r2, #8
 8005b4c:	305c      	adds	r0, #92	; 0x5c
 8005b4e:	f7ff fde9 	bl	8005724 <memset>
 8005b52:	4b05      	ldr	r3, [pc, #20]	; (8005b68 <std+0x38>)
 8005b54:	6263      	str	r3, [r4, #36]	; 0x24
 8005b56:	4b05      	ldr	r3, [pc, #20]	; (8005b6c <std+0x3c>)
 8005b58:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b5a:	4b05      	ldr	r3, [pc, #20]	; (8005b70 <std+0x40>)
 8005b5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b5e:	4b05      	ldr	r3, [pc, #20]	; (8005b74 <std+0x44>)
 8005b60:	6224      	str	r4, [r4, #32]
 8005b62:	6323      	str	r3, [r4, #48]	; 0x30
 8005b64:	bd10      	pop	{r4, pc}
 8005b66:	bf00      	nop
 8005b68:	0800648d 	.word	0x0800648d
 8005b6c:	080064af 	.word	0x080064af
 8005b70:	080064e7 	.word	0x080064e7
 8005b74:	0800650b 	.word	0x0800650b

08005b78 <_cleanup_r>:
 8005b78:	4901      	ldr	r1, [pc, #4]	; (8005b80 <_cleanup_r+0x8>)
 8005b7a:	f000 b885 	b.w	8005c88 <_fwalk_reent>
 8005b7e:	bf00      	nop
 8005b80:	08005add 	.word	0x08005add

08005b84 <__sfmoreglue>:
 8005b84:	b570      	push	{r4, r5, r6, lr}
 8005b86:	1e4a      	subs	r2, r1, #1
 8005b88:	2568      	movs	r5, #104	; 0x68
 8005b8a:	4355      	muls	r5, r2
 8005b8c:	460e      	mov	r6, r1
 8005b8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005b92:	f000 f949 	bl	8005e28 <_malloc_r>
 8005b96:	4604      	mov	r4, r0
 8005b98:	b140      	cbz	r0, 8005bac <__sfmoreglue+0x28>
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	e9c0 1600 	strd	r1, r6, [r0]
 8005ba0:	300c      	adds	r0, #12
 8005ba2:	60a0      	str	r0, [r4, #8]
 8005ba4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005ba8:	f7ff fdbc 	bl	8005724 <memset>
 8005bac:	4620      	mov	r0, r4
 8005bae:	bd70      	pop	{r4, r5, r6, pc}

08005bb0 <__sinit>:
 8005bb0:	6983      	ldr	r3, [r0, #24]
 8005bb2:	b510      	push	{r4, lr}
 8005bb4:	4604      	mov	r4, r0
 8005bb6:	bb33      	cbnz	r3, 8005c06 <__sinit+0x56>
 8005bb8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005bbc:	6503      	str	r3, [r0, #80]	; 0x50
 8005bbe:	4b12      	ldr	r3, [pc, #72]	; (8005c08 <__sinit+0x58>)
 8005bc0:	4a12      	ldr	r2, [pc, #72]	; (8005c0c <__sinit+0x5c>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6282      	str	r2, [r0, #40]	; 0x28
 8005bc6:	4298      	cmp	r0, r3
 8005bc8:	bf04      	itt	eq
 8005bca:	2301      	moveq	r3, #1
 8005bcc:	6183      	streq	r3, [r0, #24]
 8005bce:	f000 f81f 	bl	8005c10 <__sfp>
 8005bd2:	6060      	str	r0, [r4, #4]
 8005bd4:	4620      	mov	r0, r4
 8005bd6:	f000 f81b 	bl	8005c10 <__sfp>
 8005bda:	60a0      	str	r0, [r4, #8]
 8005bdc:	4620      	mov	r0, r4
 8005bde:	f000 f817 	bl	8005c10 <__sfp>
 8005be2:	2200      	movs	r2, #0
 8005be4:	60e0      	str	r0, [r4, #12]
 8005be6:	2104      	movs	r1, #4
 8005be8:	6860      	ldr	r0, [r4, #4]
 8005bea:	f7ff ffa1 	bl	8005b30 <std>
 8005bee:	2201      	movs	r2, #1
 8005bf0:	2109      	movs	r1, #9
 8005bf2:	68a0      	ldr	r0, [r4, #8]
 8005bf4:	f7ff ff9c 	bl	8005b30 <std>
 8005bf8:	2202      	movs	r2, #2
 8005bfa:	2112      	movs	r1, #18
 8005bfc:	68e0      	ldr	r0, [r4, #12]
 8005bfe:	f7ff ff97 	bl	8005b30 <std>
 8005c02:	2301      	movs	r3, #1
 8005c04:	61a3      	str	r3, [r4, #24]
 8005c06:	bd10      	pop	{r4, pc}
 8005c08:	0800754c 	.word	0x0800754c
 8005c0c:	08005b79 	.word	0x08005b79

08005c10 <__sfp>:
 8005c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c12:	4b1b      	ldr	r3, [pc, #108]	; (8005c80 <__sfp+0x70>)
 8005c14:	681e      	ldr	r6, [r3, #0]
 8005c16:	69b3      	ldr	r3, [r6, #24]
 8005c18:	4607      	mov	r7, r0
 8005c1a:	b913      	cbnz	r3, 8005c22 <__sfp+0x12>
 8005c1c:	4630      	mov	r0, r6
 8005c1e:	f7ff ffc7 	bl	8005bb0 <__sinit>
 8005c22:	3648      	adds	r6, #72	; 0x48
 8005c24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	d503      	bpl.n	8005c34 <__sfp+0x24>
 8005c2c:	6833      	ldr	r3, [r6, #0]
 8005c2e:	b133      	cbz	r3, 8005c3e <__sfp+0x2e>
 8005c30:	6836      	ldr	r6, [r6, #0]
 8005c32:	e7f7      	b.n	8005c24 <__sfp+0x14>
 8005c34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005c38:	b16d      	cbz	r5, 8005c56 <__sfp+0x46>
 8005c3a:	3468      	adds	r4, #104	; 0x68
 8005c3c:	e7f4      	b.n	8005c28 <__sfp+0x18>
 8005c3e:	2104      	movs	r1, #4
 8005c40:	4638      	mov	r0, r7
 8005c42:	f7ff ff9f 	bl	8005b84 <__sfmoreglue>
 8005c46:	6030      	str	r0, [r6, #0]
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	d1f1      	bne.n	8005c30 <__sfp+0x20>
 8005c4c:	230c      	movs	r3, #12
 8005c4e:	603b      	str	r3, [r7, #0]
 8005c50:	4604      	mov	r4, r0
 8005c52:	4620      	mov	r0, r4
 8005c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c56:	4b0b      	ldr	r3, [pc, #44]	; (8005c84 <__sfp+0x74>)
 8005c58:	6665      	str	r5, [r4, #100]	; 0x64
 8005c5a:	e9c4 5500 	strd	r5, r5, [r4]
 8005c5e:	60a5      	str	r5, [r4, #8]
 8005c60:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005c64:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005c68:	2208      	movs	r2, #8
 8005c6a:	4629      	mov	r1, r5
 8005c6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005c70:	f7ff fd58 	bl	8005724 <memset>
 8005c74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005c78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005c7c:	e7e9      	b.n	8005c52 <__sfp+0x42>
 8005c7e:	bf00      	nop
 8005c80:	0800754c 	.word	0x0800754c
 8005c84:	ffff0001 	.word	0xffff0001

08005c88 <_fwalk_reent>:
 8005c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c8c:	4680      	mov	r8, r0
 8005c8e:	4689      	mov	r9, r1
 8005c90:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005c94:	2600      	movs	r6, #0
 8005c96:	b914      	cbnz	r4, 8005c9e <_fwalk_reent+0x16>
 8005c98:	4630      	mov	r0, r6
 8005c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c9e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005ca2:	3f01      	subs	r7, #1
 8005ca4:	d501      	bpl.n	8005caa <_fwalk_reent+0x22>
 8005ca6:	6824      	ldr	r4, [r4, #0]
 8005ca8:	e7f5      	b.n	8005c96 <_fwalk_reent+0xe>
 8005caa:	89ab      	ldrh	r3, [r5, #12]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d907      	bls.n	8005cc0 <_fwalk_reent+0x38>
 8005cb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	d003      	beq.n	8005cc0 <_fwalk_reent+0x38>
 8005cb8:	4629      	mov	r1, r5
 8005cba:	4640      	mov	r0, r8
 8005cbc:	47c8      	blx	r9
 8005cbe:	4306      	orrs	r6, r0
 8005cc0:	3568      	adds	r5, #104	; 0x68
 8005cc2:	e7ee      	b.n	8005ca2 <_fwalk_reent+0x1a>

08005cc4 <__swhatbuf_r>:
 8005cc4:	b570      	push	{r4, r5, r6, lr}
 8005cc6:	460e      	mov	r6, r1
 8005cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ccc:	2900      	cmp	r1, #0
 8005cce:	b096      	sub	sp, #88	; 0x58
 8005cd0:	4614      	mov	r4, r2
 8005cd2:	461d      	mov	r5, r3
 8005cd4:	da07      	bge.n	8005ce6 <__swhatbuf_r+0x22>
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	602b      	str	r3, [r5, #0]
 8005cda:	89b3      	ldrh	r3, [r6, #12]
 8005cdc:	061a      	lsls	r2, r3, #24
 8005cde:	d410      	bmi.n	8005d02 <__swhatbuf_r+0x3e>
 8005ce0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ce4:	e00e      	b.n	8005d04 <__swhatbuf_r+0x40>
 8005ce6:	466a      	mov	r2, sp
 8005ce8:	f000 fc36 	bl	8006558 <_fstat_r>
 8005cec:	2800      	cmp	r0, #0
 8005cee:	dbf2      	blt.n	8005cd6 <__swhatbuf_r+0x12>
 8005cf0:	9a01      	ldr	r2, [sp, #4]
 8005cf2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005cf6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005cfa:	425a      	negs	r2, r3
 8005cfc:	415a      	adcs	r2, r3
 8005cfe:	602a      	str	r2, [r5, #0]
 8005d00:	e7ee      	b.n	8005ce0 <__swhatbuf_r+0x1c>
 8005d02:	2340      	movs	r3, #64	; 0x40
 8005d04:	2000      	movs	r0, #0
 8005d06:	6023      	str	r3, [r4, #0]
 8005d08:	b016      	add	sp, #88	; 0x58
 8005d0a:	bd70      	pop	{r4, r5, r6, pc}

08005d0c <__smakebuf_r>:
 8005d0c:	898b      	ldrh	r3, [r1, #12]
 8005d0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005d10:	079d      	lsls	r5, r3, #30
 8005d12:	4606      	mov	r6, r0
 8005d14:	460c      	mov	r4, r1
 8005d16:	d507      	bpl.n	8005d28 <__smakebuf_r+0x1c>
 8005d18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005d1c:	6023      	str	r3, [r4, #0]
 8005d1e:	6123      	str	r3, [r4, #16]
 8005d20:	2301      	movs	r3, #1
 8005d22:	6163      	str	r3, [r4, #20]
 8005d24:	b002      	add	sp, #8
 8005d26:	bd70      	pop	{r4, r5, r6, pc}
 8005d28:	ab01      	add	r3, sp, #4
 8005d2a:	466a      	mov	r2, sp
 8005d2c:	f7ff ffca 	bl	8005cc4 <__swhatbuf_r>
 8005d30:	9900      	ldr	r1, [sp, #0]
 8005d32:	4605      	mov	r5, r0
 8005d34:	4630      	mov	r0, r6
 8005d36:	f000 f877 	bl	8005e28 <_malloc_r>
 8005d3a:	b948      	cbnz	r0, 8005d50 <__smakebuf_r+0x44>
 8005d3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d40:	059a      	lsls	r2, r3, #22
 8005d42:	d4ef      	bmi.n	8005d24 <__smakebuf_r+0x18>
 8005d44:	f023 0303 	bic.w	r3, r3, #3
 8005d48:	f043 0302 	orr.w	r3, r3, #2
 8005d4c:	81a3      	strh	r3, [r4, #12]
 8005d4e:	e7e3      	b.n	8005d18 <__smakebuf_r+0xc>
 8005d50:	4b0d      	ldr	r3, [pc, #52]	; (8005d88 <__smakebuf_r+0x7c>)
 8005d52:	62b3      	str	r3, [r6, #40]	; 0x28
 8005d54:	89a3      	ldrh	r3, [r4, #12]
 8005d56:	6020      	str	r0, [r4, #0]
 8005d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d5c:	81a3      	strh	r3, [r4, #12]
 8005d5e:	9b00      	ldr	r3, [sp, #0]
 8005d60:	6163      	str	r3, [r4, #20]
 8005d62:	9b01      	ldr	r3, [sp, #4]
 8005d64:	6120      	str	r0, [r4, #16]
 8005d66:	b15b      	cbz	r3, 8005d80 <__smakebuf_r+0x74>
 8005d68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d6c:	4630      	mov	r0, r6
 8005d6e:	f000 fc05 	bl	800657c <_isatty_r>
 8005d72:	b128      	cbz	r0, 8005d80 <__smakebuf_r+0x74>
 8005d74:	89a3      	ldrh	r3, [r4, #12]
 8005d76:	f023 0303 	bic.w	r3, r3, #3
 8005d7a:	f043 0301 	orr.w	r3, r3, #1
 8005d7e:	81a3      	strh	r3, [r4, #12]
 8005d80:	89a3      	ldrh	r3, [r4, #12]
 8005d82:	431d      	orrs	r5, r3
 8005d84:	81a5      	strh	r5, [r4, #12]
 8005d86:	e7cd      	b.n	8005d24 <__smakebuf_r+0x18>
 8005d88:	08005b79 	.word	0x08005b79

08005d8c <_free_r>:
 8005d8c:	b538      	push	{r3, r4, r5, lr}
 8005d8e:	4605      	mov	r5, r0
 8005d90:	2900      	cmp	r1, #0
 8005d92:	d045      	beq.n	8005e20 <_free_r+0x94>
 8005d94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d98:	1f0c      	subs	r4, r1, #4
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	bfb8      	it	lt
 8005d9e:	18e4      	addlt	r4, r4, r3
 8005da0:	f000 fc0e 	bl	80065c0 <__malloc_lock>
 8005da4:	4a1f      	ldr	r2, [pc, #124]	; (8005e24 <_free_r+0x98>)
 8005da6:	6813      	ldr	r3, [r2, #0]
 8005da8:	4610      	mov	r0, r2
 8005daa:	b933      	cbnz	r3, 8005dba <_free_r+0x2e>
 8005dac:	6063      	str	r3, [r4, #4]
 8005dae:	6014      	str	r4, [r2, #0]
 8005db0:	4628      	mov	r0, r5
 8005db2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005db6:	f000 bc04 	b.w	80065c2 <__malloc_unlock>
 8005dba:	42a3      	cmp	r3, r4
 8005dbc:	d90c      	bls.n	8005dd8 <_free_r+0x4c>
 8005dbe:	6821      	ldr	r1, [r4, #0]
 8005dc0:	1862      	adds	r2, r4, r1
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	bf04      	itt	eq
 8005dc6:	681a      	ldreq	r2, [r3, #0]
 8005dc8:	685b      	ldreq	r3, [r3, #4]
 8005dca:	6063      	str	r3, [r4, #4]
 8005dcc:	bf04      	itt	eq
 8005dce:	1852      	addeq	r2, r2, r1
 8005dd0:	6022      	streq	r2, [r4, #0]
 8005dd2:	6004      	str	r4, [r0, #0]
 8005dd4:	e7ec      	b.n	8005db0 <_free_r+0x24>
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	b10a      	cbz	r2, 8005de0 <_free_r+0x54>
 8005ddc:	42a2      	cmp	r2, r4
 8005dde:	d9fa      	bls.n	8005dd6 <_free_r+0x4a>
 8005de0:	6819      	ldr	r1, [r3, #0]
 8005de2:	1858      	adds	r0, r3, r1
 8005de4:	42a0      	cmp	r0, r4
 8005de6:	d10b      	bne.n	8005e00 <_free_r+0x74>
 8005de8:	6820      	ldr	r0, [r4, #0]
 8005dea:	4401      	add	r1, r0
 8005dec:	1858      	adds	r0, r3, r1
 8005dee:	4282      	cmp	r2, r0
 8005df0:	6019      	str	r1, [r3, #0]
 8005df2:	d1dd      	bne.n	8005db0 <_free_r+0x24>
 8005df4:	6810      	ldr	r0, [r2, #0]
 8005df6:	6852      	ldr	r2, [r2, #4]
 8005df8:	605a      	str	r2, [r3, #4]
 8005dfa:	4401      	add	r1, r0
 8005dfc:	6019      	str	r1, [r3, #0]
 8005dfe:	e7d7      	b.n	8005db0 <_free_r+0x24>
 8005e00:	d902      	bls.n	8005e08 <_free_r+0x7c>
 8005e02:	230c      	movs	r3, #12
 8005e04:	602b      	str	r3, [r5, #0]
 8005e06:	e7d3      	b.n	8005db0 <_free_r+0x24>
 8005e08:	6820      	ldr	r0, [r4, #0]
 8005e0a:	1821      	adds	r1, r4, r0
 8005e0c:	428a      	cmp	r2, r1
 8005e0e:	bf04      	itt	eq
 8005e10:	6811      	ldreq	r1, [r2, #0]
 8005e12:	6852      	ldreq	r2, [r2, #4]
 8005e14:	6062      	str	r2, [r4, #4]
 8005e16:	bf04      	itt	eq
 8005e18:	1809      	addeq	r1, r1, r0
 8005e1a:	6021      	streq	r1, [r4, #0]
 8005e1c:	605c      	str	r4, [r3, #4]
 8005e1e:	e7c7      	b.n	8005db0 <_free_r+0x24>
 8005e20:	bd38      	pop	{r3, r4, r5, pc}
 8005e22:	bf00      	nop
 8005e24:	20000684 	.word	0x20000684

08005e28 <_malloc_r>:
 8005e28:	b570      	push	{r4, r5, r6, lr}
 8005e2a:	1ccd      	adds	r5, r1, #3
 8005e2c:	f025 0503 	bic.w	r5, r5, #3
 8005e30:	3508      	adds	r5, #8
 8005e32:	2d0c      	cmp	r5, #12
 8005e34:	bf38      	it	cc
 8005e36:	250c      	movcc	r5, #12
 8005e38:	2d00      	cmp	r5, #0
 8005e3a:	4606      	mov	r6, r0
 8005e3c:	db01      	blt.n	8005e42 <_malloc_r+0x1a>
 8005e3e:	42a9      	cmp	r1, r5
 8005e40:	d903      	bls.n	8005e4a <_malloc_r+0x22>
 8005e42:	230c      	movs	r3, #12
 8005e44:	6033      	str	r3, [r6, #0]
 8005e46:	2000      	movs	r0, #0
 8005e48:	bd70      	pop	{r4, r5, r6, pc}
 8005e4a:	f000 fbb9 	bl	80065c0 <__malloc_lock>
 8005e4e:	4a21      	ldr	r2, [pc, #132]	; (8005ed4 <_malloc_r+0xac>)
 8005e50:	6814      	ldr	r4, [r2, #0]
 8005e52:	4621      	mov	r1, r4
 8005e54:	b991      	cbnz	r1, 8005e7c <_malloc_r+0x54>
 8005e56:	4c20      	ldr	r4, [pc, #128]	; (8005ed8 <_malloc_r+0xb0>)
 8005e58:	6823      	ldr	r3, [r4, #0]
 8005e5a:	b91b      	cbnz	r3, 8005e64 <_malloc_r+0x3c>
 8005e5c:	4630      	mov	r0, r6
 8005e5e:	f000 fb05 	bl	800646c <_sbrk_r>
 8005e62:	6020      	str	r0, [r4, #0]
 8005e64:	4629      	mov	r1, r5
 8005e66:	4630      	mov	r0, r6
 8005e68:	f000 fb00 	bl	800646c <_sbrk_r>
 8005e6c:	1c43      	adds	r3, r0, #1
 8005e6e:	d124      	bne.n	8005eba <_malloc_r+0x92>
 8005e70:	230c      	movs	r3, #12
 8005e72:	6033      	str	r3, [r6, #0]
 8005e74:	4630      	mov	r0, r6
 8005e76:	f000 fba4 	bl	80065c2 <__malloc_unlock>
 8005e7a:	e7e4      	b.n	8005e46 <_malloc_r+0x1e>
 8005e7c:	680b      	ldr	r3, [r1, #0]
 8005e7e:	1b5b      	subs	r3, r3, r5
 8005e80:	d418      	bmi.n	8005eb4 <_malloc_r+0x8c>
 8005e82:	2b0b      	cmp	r3, #11
 8005e84:	d90f      	bls.n	8005ea6 <_malloc_r+0x7e>
 8005e86:	600b      	str	r3, [r1, #0]
 8005e88:	50cd      	str	r5, [r1, r3]
 8005e8a:	18cc      	adds	r4, r1, r3
 8005e8c:	4630      	mov	r0, r6
 8005e8e:	f000 fb98 	bl	80065c2 <__malloc_unlock>
 8005e92:	f104 000b 	add.w	r0, r4, #11
 8005e96:	1d23      	adds	r3, r4, #4
 8005e98:	f020 0007 	bic.w	r0, r0, #7
 8005e9c:	1ac3      	subs	r3, r0, r3
 8005e9e:	d0d3      	beq.n	8005e48 <_malloc_r+0x20>
 8005ea0:	425a      	negs	r2, r3
 8005ea2:	50e2      	str	r2, [r4, r3]
 8005ea4:	e7d0      	b.n	8005e48 <_malloc_r+0x20>
 8005ea6:	428c      	cmp	r4, r1
 8005ea8:	684b      	ldr	r3, [r1, #4]
 8005eaa:	bf16      	itet	ne
 8005eac:	6063      	strne	r3, [r4, #4]
 8005eae:	6013      	streq	r3, [r2, #0]
 8005eb0:	460c      	movne	r4, r1
 8005eb2:	e7eb      	b.n	8005e8c <_malloc_r+0x64>
 8005eb4:	460c      	mov	r4, r1
 8005eb6:	6849      	ldr	r1, [r1, #4]
 8005eb8:	e7cc      	b.n	8005e54 <_malloc_r+0x2c>
 8005eba:	1cc4      	adds	r4, r0, #3
 8005ebc:	f024 0403 	bic.w	r4, r4, #3
 8005ec0:	42a0      	cmp	r0, r4
 8005ec2:	d005      	beq.n	8005ed0 <_malloc_r+0xa8>
 8005ec4:	1a21      	subs	r1, r4, r0
 8005ec6:	4630      	mov	r0, r6
 8005ec8:	f000 fad0 	bl	800646c <_sbrk_r>
 8005ecc:	3001      	adds	r0, #1
 8005ece:	d0cf      	beq.n	8005e70 <_malloc_r+0x48>
 8005ed0:	6025      	str	r5, [r4, #0]
 8005ed2:	e7db      	b.n	8005e8c <_malloc_r+0x64>
 8005ed4:	20000684 	.word	0x20000684
 8005ed8:	20000688 	.word	0x20000688

08005edc <__sfputc_r>:
 8005edc:	6893      	ldr	r3, [r2, #8]
 8005ede:	3b01      	subs	r3, #1
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	b410      	push	{r4}
 8005ee4:	6093      	str	r3, [r2, #8]
 8005ee6:	da08      	bge.n	8005efa <__sfputc_r+0x1e>
 8005ee8:	6994      	ldr	r4, [r2, #24]
 8005eea:	42a3      	cmp	r3, r4
 8005eec:	db01      	blt.n	8005ef2 <__sfputc_r+0x16>
 8005eee:	290a      	cmp	r1, #10
 8005ef0:	d103      	bne.n	8005efa <__sfputc_r+0x1e>
 8005ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ef6:	f7ff bcab 	b.w	8005850 <__swbuf_r>
 8005efa:	6813      	ldr	r3, [r2, #0]
 8005efc:	1c58      	adds	r0, r3, #1
 8005efe:	6010      	str	r0, [r2, #0]
 8005f00:	7019      	strb	r1, [r3, #0]
 8005f02:	4608      	mov	r0, r1
 8005f04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f08:	4770      	bx	lr

08005f0a <__sfputs_r>:
 8005f0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f0c:	4606      	mov	r6, r0
 8005f0e:	460f      	mov	r7, r1
 8005f10:	4614      	mov	r4, r2
 8005f12:	18d5      	adds	r5, r2, r3
 8005f14:	42ac      	cmp	r4, r5
 8005f16:	d101      	bne.n	8005f1c <__sfputs_r+0x12>
 8005f18:	2000      	movs	r0, #0
 8005f1a:	e007      	b.n	8005f2c <__sfputs_r+0x22>
 8005f1c:	463a      	mov	r2, r7
 8005f1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f22:	4630      	mov	r0, r6
 8005f24:	f7ff ffda 	bl	8005edc <__sfputc_r>
 8005f28:	1c43      	adds	r3, r0, #1
 8005f2a:	d1f3      	bne.n	8005f14 <__sfputs_r+0xa>
 8005f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f30 <_vfiprintf_r>:
 8005f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f34:	460c      	mov	r4, r1
 8005f36:	b09d      	sub	sp, #116	; 0x74
 8005f38:	4617      	mov	r7, r2
 8005f3a:	461d      	mov	r5, r3
 8005f3c:	4606      	mov	r6, r0
 8005f3e:	b118      	cbz	r0, 8005f48 <_vfiprintf_r+0x18>
 8005f40:	6983      	ldr	r3, [r0, #24]
 8005f42:	b90b      	cbnz	r3, 8005f48 <_vfiprintf_r+0x18>
 8005f44:	f7ff fe34 	bl	8005bb0 <__sinit>
 8005f48:	4b7c      	ldr	r3, [pc, #496]	; (800613c <_vfiprintf_r+0x20c>)
 8005f4a:	429c      	cmp	r4, r3
 8005f4c:	d158      	bne.n	8006000 <_vfiprintf_r+0xd0>
 8005f4e:	6874      	ldr	r4, [r6, #4]
 8005f50:	89a3      	ldrh	r3, [r4, #12]
 8005f52:	0718      	lsls	r0, r3, #28
 8005f54:	d55e      	bpl.n	8006014 <_vfiprintf_r+0xe4>
 8005f56:	6923      	ldr	r3, [r4, #16]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d05b      	beq.n	8006014 <_vfiprintf_r+0xe4>
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8005f60:	2320      	movs	r3, #32
 8005f62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005f66:	2330      	movs	r3, #48	; 0x30
 8005f68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f6c:	9503      	str	r5, [sp, #12]
 8005f6e:	f04f 0b01 	mov.w	fp, #1
 8005f72:	46b8      	mov	r8, r7
 8005f74:	4645      	mov	r5, r8
 8005f76:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005f7a:	b10b      	cbz	r3, 8005f80 <_vfiprintf_r+0x50>
 8005f7c:	2b25      	cmp	r3, #37	; 0x25
 8005f7e:	d154      	bne.n	800602a <_vfiprintf_r+0xfa>
 8005f80:	ebb8 0a07 	subs.w	sl, r8, r7
 8005f84:	d00b      	beq.n	8005f9e <_vfiprintf_r+0x6e>
 8005f86:	4653      	mov	r3, sl
 8005f88:	463a      	mov	r2, r7
 8005f8a:	4621      	mov	r1, r4
 8005f8c:	4630      	mov	r0, r6
 8005f8e:	f7ff ffbc 	bl	8005f0a <__sfputs_r>
 8005f92:	3001      	adds	r0, #1
 8005f94:	f000 80c2 	beq.w	800611c <_vfiprintf_r+0x1ec>
 8005f98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f9a:	4453      	add	r3, sl
 8005f9c:	9309      	str	r3, [sp, #36]	; 0x24
 8005f9e:	f898 3000 	ldrb.w	r3, [r8]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	f000 80ba 	beq.w	800611c <_vfiprintf_r+0x1ec>
 8005fa8:	2300      	movs	r3, #0
 8005faa:	f04f 32ff 	mov.w	r2, #4294967295
 8005fae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fb2:	9304      	str	r3, [sp, #16]
 8005fb4:	9307      	str	r3, [sp, #28]
 8005fb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005fba:	931a      	str	r3, [sp, #104]	; 0x68
 8005fbc:	46a8      	mov	r8, r5
 8005fbe:	2205      	movs	r2, #5
 8005fc0:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005fc4:	485e      	ldr	r0, [pc, #376]	; (8006140 <_vfiprintf_r+0x210>)
 8005fc6:	f7fa f903 	bl	80001d0 <memchr>
 8005fca:	9b04      	ldr	r3, [sp, #16]
 8005fcc:	bb78      	cbnz	r0, 800602e <_vfiprintf_r+0xfe>
 8005fce:	06d9      	lsls	r1, r3, #27
 8005fd0:	bf44      	itt	mi
 8005fd2:	2220      	movmi	r2, #32
 8005fd4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005fd8:	071a      	lsls	r2, r3, #28
 8005fda:	bf44      	itt	mi
 8005fdc:	222b      	movmi	r2, #43	; 0x2b
 8005fde:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005fe2:	782a      	ldrb	r2, [r5, #0]
 8005fe4:	2a2a      	cmp	r2, #42	; 0x2a
 8005fe6:	d02a      	beq.n	800603e <_vfiprintf_r+0x10e>
 8005fe8:	9a07      	ldr	r2, [sp, #28]
 8005fea:	46a8      	mov	r8, r5
 8005fec:	2000      	movs	r0, #0
 8005fee:	250a      	movs	r5, #10
 8005ff0:	4641      	mov	r1, r8
 8005ff2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ff6:	3b30      	subs	r3, #48	; 0x30
 8005ff8:	2b09      	cmp	r3, #9
 8005ffa:	d969      	bls.n	80060d0 <_vfiprintf_r+0x1a0>
 8005ffc:	b360      	cbz	r0, 8006058 <_vfiprintf_r+0x128>
 8005ffe:	e024      	b.n	800604a <_vfiprintf_r+0x11a>
 8006000:	4b50      	ldr	r3, [pc, #320]	; (8006144 <_vfiprintf_r+0x214>)
 8006002:	429c      	cmp	r4, r3
 8006004:	d101      	bne.n	800600a <_vfiprintf_r+0xda>
 8006006:	68b4      	ldr	r4, [r6, #8]
 8006008:	e7a2      	b.n	8005f50 <_vfiprintf_r+0x20>
 800600a:	4b4f      	ldr	r3, [pc, #316]	; (8006148 <_vfiprintf_r+0x218>)
 800600c:	429c      	cmp	r4, r3
 800600e:	bf08      	it	eq
 8006010:	68f4      	ldreq	r4, [r6, #12]
 8006012:	e79d      	b.n	8005f50 <_vfiprintf_r+0x20>
 8006014:	4621      	mov	r1, r4
 8006016:	4630      	mov	r0, r6
 8006018:	f7ff fc6c 	bl	80058f4 <__swsetup_r>
 800601c:	2800      	cmp	r0, #0
 800601e:	d09d      	beq.n	8005f5c <_vfiprintf_r+0x2c>
 8006020:	f04f 30ff 	mov.w	r0, #4294967295
 8006024:	b01d      	add	sp, #116	; 0x74
 8006026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800602a:	46a8      	mov	r8, r5
 800602c:	e7a2      	b.n	8005f74 <_vfiprintf_r+0x44>
 800602e:	4a44      	ldr	r2, [pc, #272]	; (8006140 <_vfiprintf_r+0x210>)
 8006030:	1a80      	subs	r0, r0, r2
 8006032:	fa0b f000 	lsl.w	r0, fp, r0
 8006036:	4318      	orrs	r0, r3
 8006038:	9004      	str	r0, [sp, #16]
 800603a:	4645      	mov	r5, r8
 800603c:	e7be      	b.n	8005fbc <_vfiprintf_r+0x8c>
 800603e:	9a03      	ldr	r2, [sp, #12]
 8006040:	1d11      	adds	r1, r2, #4
 8006042:	6812      	ldr	r2, [r2, #0]
 8006044:	9103      	str	r1, [sp, #12]
 8006046:	2a00      	cmp	r2, #0
 8006048:	db01      	blt.n	800604e <_vfiprintf_r+0x11e>
 800604a:	9207      	str	r2, [sp, #28]
 800604c:	e004      	b.n	8006058 <_vfiprintf_r+0x128>
 800604e:	4252      	negs	r2, r2
 8006050:	f043 0302 	orr.w	r3, r3, #2
 8006054:	9207      	str	r2, [sp, #28]
 8006056:	9304      	str	r3, [sp, #16]
 8006058:	f898 3000 	ldrb.w	r3, [r8]
 800605c:	2b2e      	cmp	r3, #46	; 0x2e
 800605e:	d10e      	bne.n	800607e <_vfiprintf_r+0x14e>
 8006060:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006064:	2b2a      	cmp	r3, #42	; 0x2a
 8006066:	d138      	bne.n	80060da <_vfiprintf_r+0x1aa>
 8006068:	9b03      	ldr	r3, [sp, #12]
 800606a:	1d1a      	adds	r2, r3, #4
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	9203      	str	r2, [sp, #12]
 8006070:	2b00      	cmp	r3, #0
 8006072:	bfb8      	it	lt
 8006074:	f04f 33ff 	movlt.w	r3, #4294967295
 8006078:	f108 0802 	add.w	r8, r8, #2
 800607c:	9305      	str	r3, [sp, #20]
 800607e:	4d33      	ldr	r5, [pc, #204]	; (800614c <_vfiprintf_r+0x21c>)
 8006080:	f898 1000 	ldrb.w	r1, [r8]
 8006084:	2203      	movs	r2, #3
 8006086:	4628      	mov	r0, r5
 8006088:	f7fa f8a2 	bl	80001d0 <memchr>
 800608c:	b140      	cbz	r0, 80060a0 <_vfiprintf_r+0x170>
 800608e:	2340      	movs	r3, #64	; 0x40
 8006090:	1b40      	subs	r0, r0, r5
 8006092:	fa03 f000 	lsl.w	r0, r3, r0
 8006096:	9b04      	ldr	r3, [sp, #16]
 8006098:	4303      	orrs	r3, r0
 800609a:	f108 0801 	add.w	r8, r8, #1
 800609e:	9304      	str	r3, [sp, #16]
 80060a0:	f898 1000 	ldrb.w	r1, [r8]
 80060a4:	482a      	ldr	r0, [pc, #168]	; (8006150 <_vfiprintf_r+0x220>)
 80060a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80060aa:	2206      	movs	r2, #6
 80060ac:	f108 0701 	add.w	r7, r8, #1
 80060b0:	f7fa f88e 	bl	80001d0 <memchr>
 80060b4:	2800      	cmp	r0, #0
 80060b6:	d037      	beq.n	8006128 <_vfiprintf_r+0x1f8>
 80060b8:	4b26      	ldr	r3, [pc, #152]	; (8006154 <_vfiprintf_r+0x224>)
 80060ba:	bb1b      	cbnz	r3, 8006104 <_vfiprintf_r+0x1d4>
 80060bc:	9b03      	ldr	r3, [sp, #12]
 80060be:	3307      	adds	r3, #7
 80060c0:	f023 0307 	bic.w	r3, r3, #7
 80060c4:	3308      	adds	r3, #8
 80060c6:	9303      	str	r3, [sp, #12]
 80060c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060ca:	444b      	add	r3, r9
 80060cc:	9309      	str	r3, [sp, #36]	; 0x24
 80060ce:	e750      	b.n	8005f72 <_vfiprintf_r+0x42>
 80060d0:	fb05 3202 	mla	r2, r5, r2, r3
 80060d4:	2001      	movs	r0, #1
 80060d6:	4688      	mov	r8, r1
 80060d8:	e78a      	b.n	8005ff0 <_vfiprintf_r+0xc0>
 80060da:	2300      	movs	r3, #0
 80060dc:	f108 0801 	add.w	r8, r8, #1
 80060e0:	9305      	str	r3, [sp, #20]
 80060e2:	4619      	mov	r1, r3
 80060e4:	250a      	movs	r5, #10
 80060e6:	4640      	mov	r0, r8
 80060e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060ec:	3a30      	subs	r2, #48	; 0x30
 80060ee:	2a09      	cmp	r2, #9
 80060f0:	d903      	bls.n	80060fa <_vfiprintf_r+0x1ca>
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d0c3      	beq.n	800607e <_vfiprintf_r+0x14e>
 80060f6:	9105      	str	r1, [sp, #20]
 80060f8:	e7c1      	b.n	800607e <_vfiprintf_r+0x14e>
 80060fa:	fb05 2101 	mla	r1, r5, r1, r2
 80060fe:	2301      	movs	r3, #1
 8006100:	4680      	mov	r8, r0
 8006102:	e7f0      	b.n	80060e6 <_vfiprintf_r+0x1b6>
 8006104:	ab03      	add	r3, sp, #12
 8006106:	9300      	str	r3, [sp, #0]
 8006108:	4622      	mov	r2, r4
 800610a:	4b13      	ldr	r3, [pc, #76]	; (8006158 <_vfiprintf_r+0x228>)
 800610c:	a904      	add	r1, sp, #16
 800610e:	4630      	mov	r0, r6
 8006110:	f3af 8000 	nop.w
 8006114:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006118:	4681      	mov	r9, r0
 800611a:	d1d5      	bne.n	80060c8 <_vfiprintf_r+0x198>
 800611c:	89a3      	ldrh	r3, [r4, #12]
 800611e:	065b      	lsls	r3, r3, #25
 8006120:	f53f af7e 	bmi.w	8006020 <_vfiprintf_r+0xf0>
 8006124:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006126:	e77d      	b.n	8006024 <_vfiprintf_r+0xf4>
 8006128:	ab03      	add	r3, sp, #12
 800612a:	9300      	str	r3, [sp, #0]
 800612c:	4622      	mov	r2, r4
 800612e:	4b0a      	ldr	r3, [pc, #40]	; (8006158 <_vfiprintf_r+0x228>)
 8006130:	a904      	add	r1, sp, #16
 8006132:	4630      	mov	r0, r6
 8006134:	f000 f888 	bl	8006248 <_printf_i>
 8006138:	e7ec      	b.n	8006114 <_vfiprintf_r+0x1e4>
 800613a:	bf00      	nop
 800613c:	08007570 	.word	0x08007570
 8006140:	080075b0 	.word	0x080075b0
 8006144:	08007590 	.word	0x08007590
 8006148:	08007550 	.word	0x08007550
 800614c:	080075b6 	.word	0x080075b6
 8006150:	080075ba 	.word	0x080075ba
 8006154:	00000000 	.word	0x00000000
 8006158:	08005f0b 	.word	0x08005f0b

0800615c <_printf_common>:
 800615c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006160:	4691      	mov	r9, r2
 8006162:	461f      	mov	r7, r3
 8006164:	688a      	ldr	r2, [r1, #8]
 8006166:	690b      	ldr	r3, [r1, #16]
 8006168:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800616c:	4293      	cmp	r3, r2
 800616e:	bfb8      	it	lt
 8006170:	4613      	movlt	r3, r2
 8006172:	f8c9 3000 	str.w	r3, [r9]
 8006176:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800617a:	4606      	mov	r6, r0
 800617c:	460c      	mov	r4, r1
 800617e:	b112      	cbz	r2, 8006186 <_printf_common+0x2a>
 8006180:	3301      	adds	r3, #1
 8006182:	f8c9 3000 	str.w	r3, [r9]
 8006186:	6823      	ldr	r3, [r4, #0]
 8006188:	0699      	lsls	r1, r3, #26
 800618a:	bf42      	ittt	mi
 800618c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006190:	3302      	addmi	r3, #2
 8006192:	f8c9 3000 	strmi.w	r3, [r9]
 8006196:	6825      	ldr	r5, [r4, #0]
 8006198:	f015 0506 	ands.w	r5, r5, #6
 800619c:	d107      	bne.n	80061ae <_printf_common+0x52>
 800619e:	f104 0a19 	add.w	sl, r4, #25
 80061a2:	68e3      	ldr	r3, [r4, #12]
 80061a4:	f8d9 2000 	ldr.w	r2, [r9]
 80061a8:	1a9b      	subs	r3, r3, r2
 80061aa:	42ab      	cmp	r3, r5
 80061ac:	dc28      	bgt.n	8006200 <_printf_common+0xa4>
 80061ae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80061b2:	6822      	ldr	r2, [r4, #0]
 80061b4:	3300      	adds	r3, #0
 80061b6:	bf18      	it	ne
 80061b8:	2301      	movne	r3, #1
 80061ba:	0692      	lsls	r2, r2, #26
 80061bc:	d42d      	bmi.n	800621a <_printf_common+0xbe>
 80061be:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061c2:	4639      	mov	r1, r7
 80061c4:	4630      	mov	r0, r6
 80061c6:	47c0      	blx	r8
 80061c8:	3001      	adds	r0, #1
 80061ca:	d020      	beq.n	800620e <_printf_common+0xb2>
 80061cc:	6823      	ldr	r3, [r4, #0]
 80061ce:	68e5      	ldr	r5, [r4, #12]
 80061d0:	f8d9 2000 	ldr.w	r2, [r9]
 80061d4:	f003 0306 	and.w	r3, r3, #6
 80061d8:	2b04      	cmp	r3, #4
 80061da:	bf08      	it	eq
 80061dc:	1aad      	subeq	r5, r5, r2
 80061de:	68a3      	ldr	r3, [r4, #8]
 80061e0:	6922      	ldr	r2, [r4, #16]
 80061e2:	bf0c      	ite	eq
 80061e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061e8:	2500      	movne	r5, #0
 80061ea:	4293      	cmp	r3, r2
 80061ec:	bfc4      	itt	gt
 80061ee:	1a9b      	subgt	r3, r3, r2
 80061f0:	18ed      	addgt	r5, r5, r3
 80061f2:	f04f 0900 	mov.w	r9, #0
 80061f6:	341a      	adds	r4, #26
 80061f8:	454d      	cmp	r5, r9
 80061fa:	d11a      	bne.n	8006232 <_printf_common+0xd6>
 80061fc:	2000      	movs	r0, #0
 80061fe:	e008      	b.n	8006212 <_printf_common+0xb6>
 8006200:	2301      	movs	r3, #1
 8006202:	4652      	mov	r2, sl
 8006204:	4639      	mov	r1, r7
 8006206:	4630      	mov	r0, r6
 8006208:	47c0      	blx	r8
 800620a:	3001      	adds	r0, #1
 800620c:	d103      	bne.n	8006216 <_printf_common+0xba>
 800620e:	f04f 30ff 	mov.w	r0, #4294967295
 8006212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006216:	3501      	adds	r5, #1
 8006218:	e7c3      	b.n	80061a2 <_printf_common+0x46>
 800621a:	18e1      	adds	r1, r4, r3
 800621c:	1c5a      	adds	r2, r3, #1
 800621e:	2030      	movs	r0, #48	; 0x30
 8006220:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006224:	4422      	add	r2, r4
 8006226:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800622a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800622e:	3302      	adds	r3, #2
 8006230:	e7c5      	b.n	80061be <_printf_common+0x62>
 8006232:	2301      	movs	r3, #1
 8006234:	4622      	mov	r2, r4
 8006236:	4639      	mov	r1, r7
 8006238:	4630      	mov	r0, r6
 800623a:	47c0      	blx	r8
 800623c:	3001      	adds	r0, #1
 800623e:	d0e6      	beq.n	800620e <_printf_common+0xb2>
 8006240:	f109 0901 	add.w	r9, r9, #1
 8006244:	e7d8      	b.n	80061f8 <_printf_common+0x9c>
	...

08006248 <_printf_i>:
 8006248:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800624c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006250:	460c      	mov	r4, r1
 8006252:	7e09      	ldrb	r1, [r1, #24]
 8006254:	b085      	sub	sp, #20
 8006256:	296e      	cmp	r1, #110	; 0x6e
 8006258:	4617      	mov	r7, r2
 800625a:	4606      	mov	r6, r0
 800625c:	4698      	mov	r8, r3
 800625e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006260:	f000 80b3 	beq.w	80063ca <_printf_i+0x182>
 8006264:	d822      	bhi.n	80062ac <_printf_i+0x64>
 8006266:	2963      	cmp	r1, #99	; 0x63
 8006268:	d036      	beq.n	80062d8 <_printf_i+0x90>
 800626a:	d80a      	bhi.n	8006282 <_printf_i+0x3a>
 800626c:	2900      	cmp	r1, #0
 800626e:	f000 80b9 	beq.w	80063e4 <_printf_i+0x19c>
 8006272:	2958      	cmp	r1, #88	; 0x58
 8006274:	f000 8083 	beq.w	800637e <_printf_i+0x136>
 8006278:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800627c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006280:	e032      	b.n	80062e8 <_printf_i+0xa0>
 8006282:	2964      	cmp	r1, #100	; 0x64
 8006284:	d001      	beq.n	800628a <_printf_i+0x42>
 8006286:	2969      	cmp	r1, #105	; 0x69
 8006288:	d1f6      	bne.n	8006278 <_printf_i+0x30>
 800628a:	6820      	ldr	r0, [r4, #0]
 800628c:	6813      	ldr	r3, [r2, #0]
 800628e:	0605      	lsls	r5, r0, #24
 8006290:	f103 0104 	add.w	r1, r3, #4
 8006294:	d52a      	bpl.n	80062ec <_printf_i+0xa4>
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	6011      	str	r1, [r2, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	da03      	bge.n	80062a6 <_printf_i+0x5e>
 800629e:	222d      	movs	r2, #45	; 0x2d
 80062a0:	425b      	negs	r3, r3
 80062a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80062a6:	486f      	ldr	r0, [pc, #444]	; (8006464 <_printf_i+0x21c>)
 80062a8:	220a      	movs	r2, #10
 80062aa:	e039      	b.n	8006320 <_printf_i+0xd8>
 80062ac:	2973      	cmp	r1, #115	; 0x73
 80062ae:	f000 809d 	beq.w	80063ec <_printf_i+0x1a4>
 80062b2:	d808      	bhi.n	80062c6 <_printf_i+0x7e>
 80062b4:	296f      	cmp	r1, #111	; 0x6f
 80062b6:	d020      	beq.n	80062fa <_printf_i+0xb2>
 80062b8:	2970      	cmp	r1, #112	; 0x70
 80062ba:	d1dd      	bne.n	8006278 <_printf_i+0x30>
 80062bc:	6823      	ldr	r3, [r4, #0]
 80062be:	f043 0320 	orr.w	r3, r3, #32
 80062c2:	6023      	str	r3, [r4, #0]
 80062c4:	e003      	b.n	80062ce <_printf_i+0x86>
 80062c6:	2975      	cmp	r1, #117	; 0x75
 80062c8:	d017      	beq.n	80062fa <_printf_i+0xb2>
 80062ca:	2978      	cmp	r1, #120	; 0x78
 80062cc:	d1d4      	bne.n	8006278 <_printf_i+0x30>
 80062ce:	2378      	movs	r3, #120	; 0x78
 80062d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062d4:	4864      	ldr	r0, [pc, #400]	; (8006468 <_printf_i+0x220>)
 80062d6:	e055      	b.n	8006384 <_printf_i+0x13c>
 80062d8:	6813      	ldr	r3, [r2, #0]
 80062da:	1d19      	adds	r1, r3, #4
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	6011      	str	r1, [r2, #0]
 80062e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80062e8:	2301      	movs	r3, #1
 80062ea:	e08c      	b.n	8006406 <_printf_i+0x1be>
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6011      	str	r1, [r2, #0]
 80062f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80062f4:	bf18      	it	ne
 80062f6:	b21b      	sxthne	r3, r3
 80062f8:	e7cf      	b.n	800629a <_printf_i+0x52>
 80062fa:	6813      	ldr	r3, [r2, #0]
 80062fc:	6825      	ldr	r5, [r4, #0]
 80062fe:	1d18      	adds	r0, r3, #4
 8006300:	6010      	str	r0, [r2, #0]
 8006302:	0628      	lsls	r0, r5, #24
 8006304:	d501      	bpl.n	800630a <_printf_i+0xc2>
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	e002      	b.n	8006310 <_printf_i+0xc8>
 800630a:	0668      	lsls	r0, r5, #25
 800630c:	d5fb      	bpl.n	8006306 <_printf_i+0xbe>
 800630e:	881b      	ldrh	r3, [r3, #0]
 8006310:	4854      	ldr	r0, [pc, #336]	; (8006464 <_printf_i+0x21c>)
 8006312:	296f      	cmp	r1, #111	; 0x6f
 8006314:	bf14      	ite	ne
 8006316:	220a      	movne	r2, #10
 8006318:	2208      	moveq	r2, #8
 800631a:	2100      	movs	r1, #0
 800631c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006320:	6865      	ldr	r5, [r4, #4]
 8006322:	60a5      	str	r5, [r4, #8]
 8006324:	2d00      	cmp	r5, #0
 8006326:	f2c0 8095 	blt.w	8006454 <_printf_i+0x20c>
 800632a:	6821      	ldr	r1, [r4, #0]
 800632c:	f021 0104 	bic.w	r1, r1, #4
 8006330:	6021      	str	r1, [r4, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d13d      	bne.n	80063b2 <_printf_i+0x16a>
 8006336:	2d00      	cmp	r5, #0
 8006338:	f040 808e 	bne.w	8006458 <_printf_i+0x210>
 800633c:	4665      	mov	r5, ip
 800633e:	2a08      	cmp	r2, #8
 8006340:	d10b      	bne.n	800635a <_printf_i+0x112>
 8006342:	6823      	ldr	r3, [r4, #0]
 8006344:	07db      	lsls	r3, r3, #31
 8006346:	d508      	bpl.n	800635a <_printf_i+0x112>
 8006348:	6923      	ldr	r3, [r4, #16]
 800634a:	6862      	ldr	r2, [r4, #4]
 800634c:	429a      	cmp	r2, r3
 800634e:	bfde      	ittt	le
 8006350:	2330      	movle	r3, #48	; 0x30
 8006352:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006356:	f105 35ff 	addle.w	r5, r5, #4294967295
 800635a:	ebac 0305 	sub.w	r3, ip, r5
 800635e:	6123      	str	r3, [r4, #16]
 8006360:	f8cd 8000 	str.w	r8, [sp]
 8006364:	463b      	mov	r3, r7
 8006366:	aa03      	add	r2, sp, #12
 8006368:	4621      	mov	r1, r4
 800636a:	4630      	mov	r0, r6
 800636c:	f7ff fef6 	bl	800615c <_printf_common>
 8006370:	3001      	adds	r0, #1
 8006372:	d14d      	bne.n	8006410 <_printf_i+0x1c8>
 8006374:	f04f 30ff 	mov.w	r0, #4294967295
 8006378:	b005      	add	sp, #20
 800637a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800637e:	4839      	ldr	r0, [pc, #228]	; (8006464 <_printf_i+0x21c>)
 8006380:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006384:	6813      	ldr	r3, [r2, #0]
 8006386:	6821      	ldr	r1, [r4, #0]
 8006388:	1d1d      	adds	r5, r3, #4
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	6015      	str	r5, [r2, #0]
 800638e:	060a      	lsls	r2, r1, #24
 8006390:	d50b      	bpl.n	80063aa <_printf_i+0x162>
 8006392:	07ca      	lsls	r2, r1, #31
 8006394:	bf44      	itt	mi
 8006396:	f041 0120 	orrmi.w	r1, r1, #32
 800639a:	6021      	strmi	r1, [r4, #0]
 800639c:	b91b      	cbnz	r3, 80063a6 <_printf_i+0x15e>
 800639e:	6822      	ldr	r2, [r4, #0]
 80063a0:	f022 0220 	bic.w	r2, r2, #32
 80063a4:	6022      	str	r2, [r4, #0]
 80063a6:	2210      	movs	r2, #16
 80063a8:	e7b7      	b.n	800631a <_printf_i+0xd2>
 80063aa:	064d      	lsls	r5, r1, #25
 80063ac:	bf48      	it	mi
 80063ae:	b29b      	uxthmi	r3, r3
 80063b0:	e7ef      	b.n	8006392 <_printf_i+0x14a>
 80063b2:	4665      	mov	r5, ip
 80063b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80063b8:	fb02 3311 	mls	r3, r2, r1, r3
 80063bc:	5cc3      	ldrb	r3, [r0, r3]
 80063be:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80063c2:	460b      	mov	r3, r1
 80063c4:	2900      	cmp	r1, #0
 80063c6:	d1f5      	bne.n	80063b4 <_printf_i+0x16c>
 80063c8:	e7b9      	b.n	800633e <_printf_i+0xf6>
 80063ca:	6813      	ldr	r3, [r2, #0]
 80063cc:	6825      	ldr	r5, [r4, #0]
 80063ce:	6961      	ldr	r1, [r4, #20]
 80063d0:	1d18      	adds	r0, r3, #4
 80063d2:	6010      	str	r0, [r2, #0]
 80063d4:	0628      	lsls	r0, r5, #24
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	d501      	bpl.n	80063de <_printf_i+0x196>
 80063da:	6019      	str	r1, [r3, #0]
 80063dc:	e002      	b.n	80063e4 <_printf_i+0x19c>
 80063de:	066a      	lsls	r2, r5, #25
 80063e0:	d5fb      	bpl.n	80063da <_printf_i+0x192>
 80063e2:	8019      	strh	r1, [r3, #0]
 80063e4:	2300      	movs	r3, #0
 80063e6:	6123      	str	r3, [r4, #16]
 80063e8:	4665      	mov	r5, ip
 80063ea:	e7b9      	b.n	8006360 <_printf_i+0x118>
 80063ec:	6813      	ldr	r3, [r2, #0]
 80063ee:	1d19      	adds	r1, r3, #4
 80063f0:	6011      	str	r1, [r2, #0]
 80063f2:	681d      	ldr	r5, [r3, #0]
 80063f4:	6862      	ldr	r2, [r4, #4]
 80063f6:	2100      	movs	r1, #0
 80063f8:	4628      	mov	r0, r5
 80063fa:	f7f9 fee9 	bl	80001d0 <memchr>
 80063fe:	b108      	cbz	r0, 8006404 <_printf_i+0x1bc>
 8006400:	1b40      	subs	r0, r0, r5
 8006402:	6060      	str	r0, [r4, #4]
 8006404:	6863      	ldr	r3, [r4, #4]
 8006406:	6123      	str	r3, [r4, #16]
 8006408:	2300      	movs	r3, #0
 800640a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800640e:	e7a7      	b.n	8006360 <_printf_i+0x118>
 8006410:	6923      	ldr	r3, [r4, #16]
 8006412:	462a      	mov	r2, r5
 8006414:	4639      	mov	r1, r7
 8006416:	4630      	mov	r0, r6
 8006418:	47c0      	blx	r8
 800641a:	3001      	adds	r0, #1
 800641c:	d0aa      	beq.n	8006374 <_printf_i+0x12c>
 800641e:	6823      	ldr	r3, [r4, #0]
 8006420:	079b      	lsls	r3, r3, #30
 8006422:	d413      	bmi.n	800644c <_printf_i+0x204>
 8006424:	68e0      	ldr	r0, [r4, #12]
 8006426:	9b03      	ldr	r3, [sp, #12]
 8006428:	4298      	cmp	r0, r3
 800642a:	bfb8      	it	lt
 800642c:	4618      	movlt	r0, r3
 800642e:	e7a3      	b.n	8006378 <_printf_i+0x130>
 8006430:	2301      	movs	r3, #1
 8006432:	464a      	mov	r2, r9
 8006434:	4639      	mov	r1, r7
 8006436:	4630      	mov	r0, r6
 8006438:	47c0      	blx	r8
 800643a:	3001      	adds	r0, #1
 800643c:	d09a      	beq.n	8006374 <_printf_i+0x12c>
 800643e:	3501      	adds	r5, #1
 8006440:	68e3      	ldr	r3, [r4, #12]
 8006442:	9a03      	ldr	r2, [sp, #12]
 8006444:	1a9b      	subs	r3, r3, r2
 8006446:	42ab      	cmp	r3, r5
 8006448:	dcf2      	bgt.n	8006430 <_printf_i+0x1e8>
 800644a:	e7eb      	b.n	8006424 <_printf_i+0x1dc>
 800644c:	2500      	movs	r5, #0
 800644e:	f104 0919 	add.w	r9, r4, #25
 8006452:	e7f5      	b.n	8006440 <_printf_i+0x1f8>
 8006454:	2b00      	cmp	r3, #0
 8006456:	d1ac      	bne.n	80063b2 <_printf_i+0x16a>
 8006458:	7803      	ldrb	r3, [r0, #0]
 800645a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800645e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006462:	e76c      	b.n	800633e <_printf_i+0xf6>
 8006464:	080075c1 	.word	0x080075c1
 8006468:	080075d2 	.word	0x080075d2

0800646c <_sbrk_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	4c06      	ldr	r4, [pc, #24]	; (8006488 <_sbrk_r+0x1c>)
 8006470:	2300      	movs	r3, #0
 8006472:	4605      	mov	r5, r0
 8006474:	4608      	mov	r0, r1
 8006476:	6023      	str	r3, [r4, #0]
 8006478:	f7fc fe2e 	bl	80030d8 <_sbrk>
 800647c:	1c43      	adds	r3, r0, #1
 800647e:	d102      	bne.n	8006486 <_sbrk_r+0x1a>
 8006480:	6823      	ldr	r3, [r4, #0]
 8006482:	b103      	cbz	r3, 8006486 <_sbrk_r+0x1a>
 8006484:	602b      	str	r3, [r5, #0]
 8006486:	bd38      	pop	{r3, r4, r5, pc}
 8006488:	20000690 	.word	0x20000690

0800648c <__sread>:
 800648c:	b510      	push	{r4, lr}
 800648e:	460c      	mov	r4, r1
 8006490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006494:	f000 f896 	bl	80065c4 <_read_r>
 8006498:	2800      	cmp	r0, #0
 800649a:	bfab      	itete	ge
 800649c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800649e:	89a3      	ldrhlt	r3, [r4, #12]
 80064a0:	181b      	addge	r3, r3, r0
 80064a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80064a6:	bfac      	ite	ge
 80064a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80064aa:	81a3      	strhlt	r3, [r4, #12]
 80064ac:	bd10      	pop	{r4, pc}

080064ae <__swrite>:
 80064ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064b2:	461f      	mov	r7, r3
 80064b4:	898b      	ldrh	r3, [r1, #12]
 80064b6:	05db      	lsls	r3, r3, #23
 80064b8:	4605      	mov	r5, r0
 80064ba:	460c      	mov	r4, r1
 80064bc:	4616      	mov	r6, r2
 80064be:	d505      	bpl.n	80064cc <__swrite+0x1e>
 80064c0:	2302      	movs	r3, #2
 80064c2:	2200      	movs	r2, #0
 80064c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064c8:	f000 f868 	bl	800659c <_lseek_r>
 80064cc:	89a3      	ldrh	r3, [r4, #12]
 80064ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064d6:	81a3      	strh	r3, [r4, #12]
 80064d8:	4632      	mov	r2, r6
 80064da:	463b      	mov	r3, r7
 80064dc:	4628      	mov	r0, r5
 80064de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064e2:	f000 b817 	b.w	8006514 <_write_r>

080064e6 <__sseek>:
 80064e6:	b510      	push	{r4, lr}
 80064e8:	460c      	mov	r4, r1
 80064ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064ee:	f000 f855 	bl	800659c <_lseek_r>
 80064f2:	1c43      	adds	r3, r0, #1
 80064f4:	89a3      	ldrh	r3, [r4, #12]
 80064f6:	bf15      	itete	ne
 80064f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80064fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80064fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006502:	81a3      	strheq	r3, [r4, #12]
 8006504:	bf18      	it	ne
 8006506:	81a3      	strhne	r3, [r4, #12]
 8006508:	bd10      	pop	{r4, pc}

0800650a <__sclose>:
 800650a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800650e:	f000 b813 	b.w	8006538 <_close_r>
	...

08006514 <_write_r>:
 8006514:	b538      	push	{r3, r4, r5, lr}
 8006516:	4c07      	ldr	r4, [pc, #28]	; (8006534 <_write_r+0x20>)
 8006518:	4605      	mov	r5, r0
 800651a:	4608      	mov	r0, r1
 800651c:	4611      	mov	r1, r2
 800651e:	2200      	movs	r2, #0
 8006520:	6022      	str	r2, [r4, #0]
 8006522:	461a      	mov	r2, r3
 8006524:	f7fc fd88 	bl	8003038 <_write>
 8006528:	1c43      	adds	r3, r0, #1
 800652a:	d102      	bne.n	8006532 <_write_r+0x1e>
 800652c:	6823      	ldr	r3, [r4, #0]
 800652e:	b103      	cbz	r3, 8006532 <_write_r+0x1e>
 8006530:	602b      	str	r3, [r5, #0]
 8006532:	bd38      	pop	{r3, r4, r5, pc}
 8006534:	20000690 	.word	0x20000690

08006538 <_close_r>:
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	4c06      	ldr	r4, [pc, #24]	; (8006554 <_close_r+0x1c>)
 800653c:	2300      	movs	r3, #0
 800653e:	4605      	mov	r5, r0
 8006540:	4608      	mov	r0, r1
 8006542:	6023      	str	r3, [r4, #0]
 8006544:	f7fc fd94 	bl	8003070 <_close>
 8006548:	1c43      	adds	r3, r0, #1
 800654a:	d102      	bne.n	8006552 <_close_r+0x1a>
 800654c:	6823      	ldr	r3, [r4, #0]
 800654e:	b103      	cbz	r3, 8006552 <_close_r+0x1a>
 8006550:	602b      	str	r3, [r5, #0]
 8006552:	bd38      	pop	{r3, r4, r5, pc}
 8006554:	20000690 	.word	0x20000690

08006558 <_fstat_r>:
 8006558:	b538      	push	{r3, r4, r5, lr}
 800655a:	4c07      	ldr	r4, [pc, #28]	; (8006578 <_fstat_r+0x20>)
 800655c:	2300      	movs	r3, #0
 800655e:	4605      	mov	r5, r0
 8006560:	4608      	mov	r0, r1
 8006562:	4611      	mov	r1, r2
 8006564:	6023      	str	r3, [r4, #0]
 8006566:	f7fc fd8f 	bl	8003088 <_fstat>
 800656a:	1c43      	adds	r3, r0, #1
 800656c:	d102      	bne.n	8006574 <_fstat_r+0x1c>
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	b103      	cbz	r3, 8006574 <_fstat_r+0x1c>
 8006572:	602b      	str	r3, [r5, #0]
 8006574:	bd38      	pop	{r3, r4, r5, pc}
 8006576:	bf00      	nop
 8006578:	20000690 	.word	0x20000690

0800657c <_isatty_r>:
 800657c:	b538      	push	{r3, r4, r5, lr}
 800657e:	4c06      	ldr	r4, [pc, #24]	; (8006598 <_isatty_r+0x1c>)
 8006580:	2300      	movs	r3, #0
 8006582:	4605      	mov	r5, r0
 8006584:	4608      	mov	r0, r1
 8006586:	6023      	str	r3, [r4, #0]
 8006588:	f7fc fd8e 	bl	80030a8 <_isatty>
 800658c:	1c43      	adds	r3, r0, #1
 800658e:	d102      	bne.n	8006596 <_isatty_r+0x1a>
 8006590:	6823      	ldr	r3, [r4, #0]
 8006592:	b103      	cbz	r3, 8006596 <_isatty_r+0x1a>
 8006594:	602b      	str	r3, [r5, #0]
 8006596:	bd38      	pop	{r3, r4, r5, pc}
 8006598:	20000690 	.word	0x20000690

0800659c <_lseek_r>:
 800659c:	b538      	push	{r3, r4, r5, lr}
 800659e:	4c07      	ldr	r4, [pc, #28]	; (80065bc <_lseek_r+0x20>)
 80065a0:	4605      	mov	r5, r0
 80065a2:	4608      	mov	r0, r1
 80065a4:	4611      	mov	r1, r2
 80065a6:	2200      	movs	r2, #0
 80065a8:	6022      	str	r2, [r4, #0]
 80065aa:	461a      	mov	r2, r3
 80065ac:	f7fc fd87 	bl	80030be <_lseek>
 80065b0:	1c43      	adds	r3, r0, #1
 80065b2:	d102      	bne.n	80065ba <_lseek_r+0x1e>
 80065b4:	6823      	ldr	r3, [r4, #0]
 80065b6:	b103      	cbz	r3, 80065ba <_lseek_r+0x1e>
 80065b8:	602b      	str	r3, [r5, #0]
 80065ba:	bd38      	pop	{r3, r4, r5, pc}
 80065bc:	20000690 	.word	0x20000690

080065c0 <__malloc_lock>:
 80065c0:	4770      	bx	lr

080065c2 <__malloc_unlock>:
 80065c2:	4770      	bx	lr

080065c4 <_read_r>:
 80065c4:	b538      	push	{r3, r4, r5, lr}
 80065c6:	4c07      	ldr	r4, [pc, #28]	; (80065e4 <_read_r+0x20>)
 80065c8:	4605      	mov	r5, r0
 80065ca:	4608      	mov	r0, r1
 80065cc:	4611      	mov	r1, r2
 80065ce:	2200      	movs	r2, #0
 80065d0:	6022      	str	r2, [r4, #0]
 80065d2:	461a      	mov	r2, r3
 80065d4:	f7fc fd13 	bl	8002ffe <_read>
 80065d8:	1c43      	adds	r3, r0, #1
 80065da:	d102      	bne.n	80065e2 <_read_r+0x1e>
 80065dc:	6823      	ldr	r3, [r4, #0]
 80065de:	b103      	cbz	r3, 80065e2 <_read_r+0x1e>
 80065e0:	602b      	str	r3, [r5, #0]
 80065e2:	bd38      	pop	{r3, r4, r5, pc}
 80065e4:	20000690 	.word	0x20000690

080065e8 <_init>:
 80065e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ea:	bf00      	nop
 80065ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ee:	bc08      	pop	{r3}
 80065f0:	469e      	mov	lr, r3
 80065f2:	4770      	bx	lr

080065f4 <_fini>:
 80065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f6:	bf00      	nop
 80065f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065fa:	bc08      	pop	{r3}
 80065fc:	469e      	mov	lr, r3
 80065fe:	4770      	bx	lr
