Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Sep 19 23:27:36 2024
| Host         : DESKTOP-HIIQ18E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    9           
LUTAR-1    Warning           LUT drives async reset alert   5           
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (9)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk_enable/led_enable_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.730        0.000                      0                  881        0.146        0.000                      0                  881        4.500        0.000                       0                   483  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.730        0.000                      0                  842        0.146        0.000                      0                  842        4.500        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.844        0.000                      0                   39        0.627        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_wall_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 2.176ns (26.476%)  route 6.043ns (73.524%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT5=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.819     9.864    motion/leqOp_inferred__0/i__carry__0
    SLICE_X8Y116         LUT5 (Prop_lut5_I1_O)        0.352    10.216 r  motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.216    collision/FSM_sequential_state[0]_i_2__0[0]
    SLICE_X8Y116         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.569 f  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.517    11.086    motion/CO[0]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.367    11.453 f  motion/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.662    12.116    collision/hit_wall_o_reg[2]_3
    SLICE_X7Y116         LUT5 (Prop_lut5_I1_O)        0.124    12.240 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.615    12.855    motion/FSM_sequential_state_reg[2]_1
    SLICE_X7Y115         LUT3 (Prop_lut3_I0_O)        0.124    12.979 r  motion/hit_wall_o[0]_i_1/O
                         net (fo=1, routed)           0.471    13.450    collision/D[0]
    SLICE_X7Y115         FDCE                                         r  collision/hit_wall_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.581    15.003    collision/clock_IBUF_BUFG
    SLICE_X7Y115         FDCE                                         r  collision/hit_wall_o_reg[0]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X7Y115         FDCE (Setup_fdce_C_D)       -0.047    15.180    collision/hit_wall_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -13.450    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_racket_l_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.191ns  (logic 2.335ns (28.507%)  route 5.856ns (71.493%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT3 (Prop_lut3_I1_O)        0.152     7.161 r  motion/i__carry_i_20/O
                         net (fo=2, routed)           0.530     7.692    motion/i__carry_i_20_n_0
    SLICE_X28Y113        LUT5 (Prop_lut5_I3_O)        0.326     8.018 r  motion/i__carry_i_15/O
                         net (fo=48, routed)          1.402     9.419    motion/racket_y_pos_o_reg[5]_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.543 r  motion/i__carry_i_1__7/O
                         net (fo=1, routed)           0.330     9.873    collision/ltOp_inferred__3/i__carry__0_0[3]
    SLICE_X13Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.258 r  collision/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.258    collision/ltOp_inferred__3/i__carry_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.529 r  collision/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=2, routed)           0.869    11.398    motion/hit_racket_l_o_reg[1][0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.373    11.771 r  motion/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.433    12.204    motion/hit_racket_l_o[0]_i_3_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.328 f  motion/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.970    13.298    motion/hit_racket_l_o[0]_i_2_n_0
    SLICE_X8Y114         LUT2 (Prop_lut2_I1_O)        0.124    13.422 r  motion/hit_racket_l_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.422    collision/hit_racket_l_o_reg[1]_2[0]
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_l_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.503    14.925    collision/clock_IBUF_BUFG
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_l_o_reg[0]/C
                         clock pessimism              0.277    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y114         FDCE (Setup_fdce_C_D)        0.077    15.244    collision/hit_racket_l_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -13.422    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.119ns (26.000%)  route 6.031ns (74.000%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.866     7.999    motion/i__carry_i_19_n_0
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124     8.123 r  motion/i__carry_i_10__0/O
                         net (fo=32, routed)          1.332     9.455    motion/racket_y_pos_o_reg[6]_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.579 r  motion/i__carry_i_1__6/O
                         net (fo=1, routed)           0.473    10.052    collision/geqOp_inferred__3/i__carry__0_0[3]
    SLICE_X12Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.448 r  collision/geqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.448    collision/geqOp_inferred__3/i__carry_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.702 r  collision/geqOp_inferred__3/i__carry__0/CO[0]
                         net (fo=2, routed)           0.695    11.397    motion/hit_racket_l_o_reg[0]_2[0]
    SLICE_X15Y109        LUT4 (Prop_lut4_I1_O)        0.367    11.764 r  motion/hit_racket_l_o[1]_i_4/O
                         net (fo=1, routed)           0.263    12.027    motion/hit_racket_l_o[1]_i_4_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.151 f  motion/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           1.080    13.231    motion/hit_racket_l_o[1]_i_3_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I1_O)        0.150    13.381 r  motion/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.381    collision/hit_racket_r_o_reg[1]_2[1]
    SLICE_X6Y115         FDCE                                         r  collision/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.581    15.003    collision/clock_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  collision/hit_racket_r_o_reg[1]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X6Y115         FDCE (Setup_fdce_C_D)        0.118    15.345    collision/hit_racket_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_wall_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.176ns (27.365%)  route 5.776ns (72.635%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT5=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.819     9.864    motion/leqOp_inferred__0/i__carry__0
    SLICE_X8Y116         LUT5 (Prop_lut5_I1_O)        0.352    10.216 r  motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.216    collision/FSM_sequential_state[0]_i_2__0[0]
    SLICE_X8Y116         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.569 f  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.517    11.086    motion/CO[0]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.367    11.453 f  motion/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.662    12.116    collision/hit_wall_o_reg[2]_3
    SLICE_X7Y116         LUT5 (Prop_lut5_I1_O)        0.124    12.240 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.440    12.680    motion/FSM_sequential_state_reg[2]_1
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124    12.804 r  motion/hit_wall_o[1]_i_1/O
                         net (fo=1, routed)           0.379    13.183    collision/D[1]
    SLICE_X7Y114         FDCE                                         r  collision/hit_wall_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.582    15.004    collision/clock_IBUF_BUFG
    SLICE_X7Y114         FDCE                                         r  collision/hit_wall_o_reg[1]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X7Y114         FDCE (Setup_fdce_C_D)       -0.047    15.181    collision/hit_wall_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_racket_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.016ns  (logic 2.335ns (29.128%)  route 5.681ns (70.872%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT3 (Prop_lut3_I1_O)        0.152     7.161 r  motion/i__carry_i_20/O
                         net (fo=2, routed)           0.530     7.692    motion/i__carry_i_20_n_0
    SLICE_X28Y113        LUT5 (Prop_lut5_I3_O)        0.326     8.018 r  motion/i__carry_i_15/O
                         net (fo=48, routed)          1.402     9.419    motion/racket_y_pos_o_reg[5]_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.543 r  motion/i__carry_i_1__7/O
                         net (fo=1, routed)           0.330     9.873    collision/ltOp_inferred__3/i__carry__0_0[3]
    SLICE_X13Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.258 r  collision/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.258    collision/ltOp_inferred__3/i__carry_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.529 r  collision/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=2, routed)           0.869    11.398    motion/hit_racket_l_o_reg[1][0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.373    11.771 r  motion/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.433    12.204    motion/hit_racket_l_o[0]_i_3_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.328 f  motion/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.796    13.124    motion/hit_racket_l_o[0]_i_2_n_0
    SLICE_X8Y114         LUT2 (Prop_lut2_I1_O)        0.124    13.248 r  motion/hit_racket_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.248    collision/hit_racket_r_o_reg[1]_2[0]
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.503    14.925    collision/clock_IBUF_BUFG
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_r_o_reg[0]/C
                         clock pessimism              0.277    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y114         FDCE (Setup_fdce_C_D)        0.081    15.248    collision/hit_racket_r_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 2.176ns (27.728%)  route 5.672ns (72.272%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.819     9.864    motion/leqOp_inferred__0/i__carry__0
    SLICE_X8Y116         LUT5 (Prop_lut5_I1_O)        0.352    10.216 r  motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.216    collision/FSM_sequential_state[0]_i_2__0[0]
    SLICE_X8Y116         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.569 r  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.902    11.471    motion/CO[0]
    SLICE_X7Y116         LUT6 (Prop_lut6_I0_O)        0.367    11.838 f  motion/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.321    12.159    motion/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I3_O)        0.124    12.283 r  motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.672    12.955    motion/FSM_sequential_state[2]_i_4_n_0
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    13.079 r  motion/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.079    collision/FSM_sequential_state_reg[0]_1
    SLICE_X6Y115         FDCE                                         r  collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.581    15.003    collision/clock_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  collision/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X6Y115         FDCE (Setup_fdce_C_D)        0.081    15.308    collision/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 2.085ns (26.650%)  route 5.739ns (73.350%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.866     7.999    motion/i__carry_i_19_n_0
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124     8.123 r  motion/i__carry_i_10__0/O
                         net (fo=32, routed)          1.332     9.455    motion/racket_y_pos_o_reg[6]_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.579 r  motion/i__carry_i_1__6/O
                         net (fo=1, routed)           0.473    10.052    collision/geqOp_inferred__3/i__carry__0_0[3]
    SLICE_X12Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.448 r  collision/geqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.448    collision/geqOp_inferred__3/i__carry_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.702 r  collision/geqOp_inferred__3/i__carry__0/CO[0]
                         net (fo=2, routed)           0.695    11.397    motion/hit_racket_l_o_reg[0]_2[0]
    SLICE_X15Y109        LUT4 (Prop_lut4_I1_O)        0.367    11.764 r  motion/hit_racket_l_o[1]_i_4/O
                         net (fo=1, routed)           0.263    12.027    motion/hit_racket_l_o[1]_i_4_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.151 f  motion/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           0.788    12.939    motion/hit_racket_l_o[1]_i_3_n_0
    SLICE_X8Y114         LUT2 (Prop_lut2_I1_O)        0.116    13.055 r  motion/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.055    collision/hit_racket_l_o_reg[1]_2[1]
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.503    14.925    collision/clock_IBUF_BUFG
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_l_o_reg[1]/C
                         clock pessimism              0.277    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y114         FDCE (Setup_fdce_C_D)        0.118    15.285    collision/hit_racket_l_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_wall_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.569ns  (logic 2.176ns (28.750%)  route 5.393ns (71.250%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT5=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.819     9.864    motion/leqOp_inferred__0/i__carry__0
    SLICE_X8Y116         LUT5 (Prop_lut5_I1_O)        0.352    10.216 r  motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.216    collision/FSM_sequential_state[0]_i_2__0[0]
    SLICE_X8Y116         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.569 f  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.517    11.086    motion/CO[0]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.367    11.453 f  motion/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.662    12.116    collision/hit_wall_o_reg[2]_3
    SLICE_X7Y116         LUT5 (Prop_lut5_I1_O)        0.124    12.240 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.436    12.676    collision/FSM_sequential_state_reg[1]_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124    12.800 r  collision/hit_wall_o[2]_i_1/O
                         net (fo=1, routed)           0.000    12.800    collision/hit_wall_o[2]_i_1_n_0
    SLICE_X7Y114         FDCE                                         r  collision/hit_wall_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.582    15.004    collision/clock_IBUF_BUFG
    SLICE_X7Y114         FDCE                                         r  collision/hit_wall_o_reg[2]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X7Y114         FDCE (Setup_fdce_C_D)        0.029    15.257    collision/hit_wall_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 2.176ns (28.782%)  route 5.384ns (71.218%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT5=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.819     9.864    motion/leqOp_inferred__0/i__carry__0
    SLICE_X8Y116         LUT5 (Prop_lut5_I1_O)        0.352    10.216 r  motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.216    collision/FSM_sequential_state[0]_i_2__0[0]
    SLICE_X8Y116         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.569 f  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.517    11.086    motion/CO[0]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.367    11.453 f  motion/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.662    12.116    collision/hit_wall_o_reg[2]_3
    SLICE_X7Y116         LUT5 (Prop_lut5_I1_O)        0.124    12.240 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.428    12.668    motion/FSM_sequential_state_reg[2]_1
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.124    12.792 r  motion/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.792    collision/FSM_sequential_state_reg[2]_1
    SLICE_X7Y115         FDCE                                         r  collision/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.581    15.003    collision/clock_IBUF_BUFG
    SLICE_X7Y115         FDCE                                         r  collision/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X7Y115         FDCE (Setup_fdce_C_D)        0.031    15.258    collision/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 2.176ns (28.849%)  route 5.367ns (71.151%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.819     9.864    motion/leqOp_inferred__0/i__carry__0
    SLICE_X8Y116         LUT5 (Prop_lut5_I1_O)        0.352    10.216 r  motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.216    collision/FSM_sequential_state[0]_i_2__0[0]
    SLICE_X8Y116         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.569 r  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.902    11.471    motion/CO[0]
    SLICE_X7Y116         LUT6 (Prop_lut6_I0_O)        0.367    11.838 f  motion/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.321    12.159    motion/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I3_O)        0.124    12.283 r  motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.367    12.650    motion/FSM_sequential_state[2]_i_4_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I4_O)        0.124    12.774 r  motion/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.774    collision/FSM_sequential_state_reg[1]_2
    SLICE_X7Y115         FDCE                                         r  collision/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.581    15.003    collision/clock_IBUF_BUFG
    SLICE_X7Y115         FDCE                                         r  collision/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X7Y115         FDCE (Setup_fdce_C_D)        0.029    15.256    collision/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                  2.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 motion/tmp_hit_racket_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/tmp_hit_racket_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X4Y116         FDCE                                         r  motion/tmp_hit_racket_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  motion/tmp_hit_racket_r_reg[1]/Q
                         net (fo=7, routed)           0.065     1.718    motion/tmp_hit_racket_r[1]
    SLICE_X5Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.763 r  motion/tmp_hit_racket[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    motion/tmp_hit_racket[1]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  motion/tmp_hit_racket_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.860     2.026    motion/clock_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  motion/tmp_hit_racket_reg[1]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.092     1.616    motion/tmp_hit_racket_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 visualization/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            visualization/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.568     1.487    visualization/clock_IBUF_BUFG
    SLICE_X8Y109         FDCE                                         r  visualization/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  visualization/Hcnt_reg[4]/Q
                         net (fo=12, routed)          0.062     1.714    visualization/Hcnt_reg[9]_0[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  visualization/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.759    visualization/p_0_in__1[5]
    SLICE_X9Y109         FDCE                                         r  visualization/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.839     2.004    visualization/clock_IBUF_BUFG
    SLICE_X9Y109         FDCE                                         r  visualization/Hcnt_reg[5]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X9Y109         FDCE (Hold_fdce_C_D)         0.092     1.592    visualization/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 score_display_inst/player_right_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_inst/seven_segment/player_right_score_first_digit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.812%)  route 0.142ns (50.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.598     1.517    score_display_inst/clock_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  score_display_inst/player_right_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  score_display_inst/player_right_score_reg[0]/Q
                         net (fo=7, routed)           0.142     1.800    score_display_inst/seven_segment/Q[0]
    SLICE_X4Y104         FDCE                                         r  score_display_inst/seven_segment/player_right_score_first_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  score_display_inst/seven_segment/player_right_score_first_digit_reg[0]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y104         FDCE (Hold_fdce_C_D)         0.075     1.628    score_display_inst/seven_segment/player_right_score_first_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 score_display_inst/player_left_score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_inst/seven_segment/player_left_score_first_digit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.918%)  route 0.096ns (34.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.597     1.516    score_display_inst/clock_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  score_display_inst/player_left_score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  score_display_inst/player_left_score_reg[4]/Q
                         net (fo=11, routed)          0.096     1.754    score_display_inst/seven_segment/player_left_score_second_digit_reg[3]_0[4]
    SLICE_X5Y106         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  score_display_inst/seven_segment/player_left_score_first_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    score_display_inst/seven_segment/player_left_score_first_digit[3]_i_1_n_0
    SLICE_X5Y106         FDCE                                         r  score_display_inst/seven_segment/player_left_score_first_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  score_display_inst/seven_segment/player_left_score_first_digit_reg[3]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.092     1.621    score_display_inst/seven_segment/player_left_score_first_digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 score_display_inst/player_right_score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_inst/seven_segment/player_right_score_second_digit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.704%)  route 0.101ns (35.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.597     1.516    score_display_inst/clock_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  score_display_inst/player_right_score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  score_display_inst/player_right_score_reg[5]/Q
                         net (fo=10, routed)          0.101     1.759    score_display_inst/seven_segment/Q[5]
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  score_display_inst/seven_segment/player_right_score_second_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    score_display_inst/seven_segment/player_right_score_second_digit[0]_i_1_n_0
    SLICE_X5Y105         FDCE                                         r  score_display_inst/seven_segment/player_right_score_second_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  score_display_inst/seven_segment/player_right_score_second_digit_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X5Y105         FDCE (Hold_fdce_C_D)         0.091     1.620    score_display_inst/seven_segment/player_right_score_second_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 controller_interface2/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_interface2/prev_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.334%)  route 0.094ns (30.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.559     1.478    controller_interface2/clock_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  controller_interface2/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  controller_interface2/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.094     1.737    controller_interface2/current_state[1]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.049     1.786 r  controller_interface2/prev_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    controller_interface2/current_state_reg[1]
    SLICE_X13Y127        FDRE                                         r  controller_interface2/prev_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.827     1.992    controller_interface2/clock_IBUF_BUFG
    SLICE_X13Y127        FDRE                                         r  controller_interface2/prev_state_reg[1]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.107     1.598    controller_interface2/prev_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 motion/delta_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/delta_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.619%)  route 0.143ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.596     1.515    motion/clock_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  motion/delta_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  motion/delta_y_reg[1]/Q
                         net (fo=16, routed)          0.143     1.799    motion/delta_y_reg_n_0_[1]
    SLICE_X2Y110         LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  motion/delta_y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    motion/delta_y[3]
    SLICE_X2Y110         FDCE                                         r  motion/delta_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.869     2.034    motion/clock_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  motion/delta_y_reg[3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.121     1.652    motion/delta_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clk_enable/count_vga_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_enable/vga_enable_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.568     1.487    clk_enable/clock_IBUF_BUFG
    SLICE_X10Y108        FDPE                                         r  clk_enable/count_vga_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDPE (Prop_fdpe_C_Q)         0.148     1.635 f  clk_enable/count_vga_reg[1]/Q
                         net (fo=2, routed)           0.071     1.707    clk_enable/count_vga_reg[1]
    SLICE_X10Y108        LUT2 (Prop_lut2_I1_O)        0.098     1.805 r  clk_enable/vga_enable_i_1/O
                         net (fo=1, routed)           0.000     1.805    clk_enable/load
    SLICE_X10Y108        FDCE                                         r  clk_enable/vga_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.839     2.004    clk_enable/clock_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  clk_enable/vga_enable_reg/C
                         clock pessimism             -0.516     1.487    
    SLICE_X10Y108        FDCE (Hold_fdce_C_D)         0.121     1.608    clk_enable/vga_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 controller_interface2/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_interface2/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.559     1.478    controller_interface2/clock_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  controller_interface2/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  controller_interface2/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.094     1.737    controller_interface2/current_state[1]
    SLICE_X13Y127        LUT4 (Prop_lut4_I2_O)        0.045     1.782 r  controller_interface2/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    controller_interface2/next_state[0]
    SLICE_X13Y127        FDRE                                         r  controller_interface2/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.827     1.992    controller_interface2/clock_IBUF_BUFG
    SLICE_X13Y127        FDRE                                         r  controller_interface2/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.092     1.583    controller_interface2/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 score_display_inst/player_left_score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_inst/seven_segment/player_left_score_first_digit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.597     1.516    score_display_inst/clock_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  score_display_inst/player_left_score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  score_display_inst/player_left_score_reg[5]/Q
                         net (fo=10, routed)          0.120     1.777    score_display_inst/seven_segment/player_left_score_second_digit_reg[3]_0[5]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  score_display_inst/seven_segment/player_left_score_first_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    score_display_inst/seven_segment/player_left_score_first_digit[1]_i_1_n_0
    SLICE_X5Y106         FDCE                                         r  score_display_inst/seven_segment/player_left_score_first_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  score_display_inst/seven_segment/player_left_score_first_digit_reg[1]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.091     1.620    score_display_inst/seven_segment/player_left_score_first_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    clk_enable/count_led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    clk_enable/count_led_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    clk_enable/count_led_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    clk_enable/count_led_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    clk_enable/count_led_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    clk_enable/count_led_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    clk_enable/count_led_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    clk_enable/count_led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    clk_enable/count_led_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    clk_enable/count_led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    clk_enable/count_led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    clk_enable/count_led_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    clk_enable/count_led_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    clk_enable/count_led_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    clk_enable/count_led_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    clk_enable/count_led_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    clk_enable/count_led_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    clk_enable/count_led_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    clk_enable/count_led_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    clk_enable/count_led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    clk_enable/count_led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    clk_enable/count_led_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    clk_enable/count_led_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    clk_enable/count_led_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    clk_enable/count_led_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    clk_enable/count_led_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    clk_enable/count_led_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    clk_enable/count_led_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    clk_enable/count_led_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 score_display_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/speed_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.605ns (24.378%)  route 1.877ns (75.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.706     5.308    score_display_inst/clock_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  score_display_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  score_display_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.027     6.791    score_display_inst/game_over
    SLICE_X5Y116         LUT2 (Prop_lut2_I0_O)        0.149     6.940 f  score_display_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.850     7.790    motion/count_hits_reg[1]_0[0]
    SLICE_X4Y111         FDCE                                         f  motion/speed_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.584    15.006    motion/clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  motion/speed_reg[0]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y111         FDCE (Recov_fdce_C_CLR)     -0.613    14.634    motion/speed_reg[0]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 score_display_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/speed_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.605ns (24.378%)  route 1.877ns (75.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.706     5.308    score_display_inst/clock_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  score_display_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  score_display_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.027     6.791    score_display_inst/game_over
    SLICE_X5Y116         LUT2 (Prop_lut2_I0_O)        0.149     6.940 f  score_display_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.850     7.790    motion/count_hits_reg[1]_0[0]
    SLICE_X4Y111         FDCE                                         f  motion/speed_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.584    15.006    motion/clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  motion/speed_reg[1]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y111         FDCE (Recov_fdce_C_CLR)     -0.613    14.634    motion/speed_reg[1]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 score_display_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/speed_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.605ns (24.378%)  route 1.877ns (75.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.706     5.308    score_display_inst/clock_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  score_display_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  score_display_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.027     6.791    score_display_inst/game_over
    SLICE_X5Y116         LUT2 (Prop_lut2_I0_O)        0.149     6.940 f  score_display_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.850     7.790    motion/count_hits_reg[1]_0[0]
    SLICE_X4Y111         FDCE                                         f  motion/speed_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.584    15.006    motion/clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  motion/speed_reg[2]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y111         FDCE (Recov_fdce_C_CLR)     -0.613    14.634    motion/speed_reg[2]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 score_display_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/speed_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.605ns (24.378%)  route 1.877ns (75.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.706     5.308    score_display_inst/clock_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  score_display_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  score_display_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.027     6.791    score_display_inst/game_over
    SLICE_X5Y116         LUT2 (Prop_lut2_I0_O)        0.149     6.940 f  score_display_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.850     7.790    motion/count_hits_reg[1]_0[0]
    SLICE_X4Y111         FDCE                                         f  motion/speed_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.584    15.006    motion/clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  motion/speed_reg[3]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y111         FDCE (Recov_fdce_C_CLR)     -0.613    14.634    motion/speed_reg[3]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 score_display_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/speed_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.605ns (24.378%)  route 1.877ns (75.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.706     5.308    score_display_inst/clock_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  score_display_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  score_display_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.027     6.791    score_display_inst/game_over
    SLICE_X5Y116         LUT2 (Prop_lut2_I0_O)        0.149     6.940 f  score_display_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.850     7.790    motion/count_hits_reg[1]_0[0]
    SLICE_X4Y111         FDCE                                         f  motion/speed_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.584    15.006    motion/clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  motion/speed_reg[4]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y111         FDCE (Recov_fdce_C_CLR)     -0.613    14.634    motion/speed_reg[4]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 score_display_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/speed_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.605ns (24.378%)  route 1.877ns (75.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.706     5.308    score_display_inst/clock_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  score_display_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  score_display_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.027     6.791    score_display_inst/game_over
    SLICE_X5Y116         LUT2 (Prop_lut2_I0_O)        0.149     6.940 f  score_display_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.850     7.790    motion/count_hits_reg[1]_0[0]
    SLICE_X4Y111         FDCE                                         f  motion/speed_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.584    15.006    motion/clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  motion/speed_reg[5]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y111         FDCE (Recov_fdce_C_CLR)     -0.613    14.634    motion/speed_reg[5]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.718ns (27.645%)  route 1.879ns (72.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.700     5.302    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.419     5.721 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.433     6.155    motion/restart_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.299     6.454 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.446     7.899    motion/ball_x0
    SLICE_X11Y109        FDCE                                         f  motion/ball_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.509    14.931    motion/clock_IBUF_BUFG
    SLICE_X11Y109        FDCE                                         r  motion/ball_y_reg[0]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.750    motion/ball_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.718ns (27.645%)  route 1.879ns (72.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.700     5.302    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.419     5.721 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.433     6.155    motion/restart_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.299     6.454 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.446     7.899    motion/ball_x0
    SLICE_X11Y109        FDPE                                         f  motion/ball_y_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.509    14.931    motion/clock_IBUF_BUFG
    SLICE_X11Y109        FDPE                                         r  motion/ball_y_reg[4]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y109        FDPE (Recov_fdpe_C_PRE)     -0.359    14.796    motion/ball_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  6.896    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 score_display_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/speed_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.605ns (26.319%)  route 1.694ns (73.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.706     5.308    score_display_inst/clock_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  score_display_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  score_display_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.027     6.791    score_display_inst/game_over
    SLICE_X5Y116         LUT2 (Prop_lut2_I0_O)        0.149     6.940 f  score_display_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.667     7.607    motion/count_hits_reg[1]_0[0]
    SLICE_X4Y112         FDCE                                         f  motion/speed_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.583    15.005    motion/clock_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  motion/speed_reg[6]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y112         FDCE (Recov_fdce_C_CLR)     -0.613    14.633    motion/speed_reg[6]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 score_display_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/speed_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.605ns (26.319%)  route 1.694ns (73.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.706     5.308    score_display_inst/clock_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  score_display_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  score_display_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.027     6.791    score_display_inst/game_over
    SLICE_X5Y116         LUT2 (Prop_lut2_I0_O)        0.149     6.940 f  score_display_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.667     7.607    motion/count_hits_reg[1]_0[0]
    SLICE_X4Y112         FDCE                                         f  motion/speed_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.583    15.005    motion/clock_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  motion/speed_reg[7]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y112         FDCE (Recov_fdce_C_CLR)     -0.613    14.633    motion/speed_reg[7]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.227ns (37.835%)  route 0.373ns (62.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128     1.639 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.779    motion/restart_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.099     1.878 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.234     2.111    motion/ball_x0
    SLICE_X6Y111         FDCE                                         f  motion/ball_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.866     2.031    motion/clock_IBUF_BUFG
    SLICE_X6Y111         FDCE                                         r  motion/ball_y_reg[9]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X6Y111         FDCE (Remov_fdce_C_CLR)     -0.067     1.484    motion/ball_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.227ns (37.835%)  route 0.373ns (62.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128     1.639 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.779    motion/restart_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.099     1.878 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.234     2.111    motion/ball_x0
    SLICE_X6Y111         FDPE                                         f  motion/ball_y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.866     2.031    motion/clock_IBUF_BUFG
    SLICE_X6Y111         FDPE                                         r  motion/ball_y_reg[6]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X6Y111         FDPE (Remov_fdpe_C_PRE)     -0.071     1.480    motion/ball_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.227ns (37.835%)  route 0.373ns (62.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128     1.639 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.779    motion/restart_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.099     1.878 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.234     2.111    motion/ball_x0
    SLICE_X7Y111         FDCE                                         f  motion/ball_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.866     2.031    motion/clock_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  motion/ball_y_reg[8]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X7Y111         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    motion/ball_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.227ns (37.835%)  route 0.373ns (62.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128     1.639 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.779    motion/restart_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.099     1.878 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.234     2.111    motion/ball_x0
    SLICE_X7Y111         FDPE                                         f  motion/ball_y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.866     2.031    motion/clock_IBUF_BUFG
    SLICE_X7Y111         FDPE                                         r  motion/ball_y_reg[5]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X7Y111         FDPE (Remov_fdpe_C_PRE)     -0.095     1.456    motion/ball_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.227ns (37.835%)  route 0.373ns (62.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128     1.639 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.779    motion/restart_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.099     1.878 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.234     2.111    motion/ball_x0
    SLICE_X7Y111         FDPE                                         f  motion/ball_y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.866     2.031    motion/clock_IBUF_BUFG
    SLICE_X7Y111         FDPE                                         r  motion/ball_y_reg[7]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X7Y111         FDPE (Remov_fdpe_C_PRE)     -0.095     1.456    motion/ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 motion/clearflag_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/tmp_hit_racket_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.183ns (31.221%)  route 0.403ns (68.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/clearflag_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.141     1.652 f  motion/clearflag_right_reg/Q
                         net (fo=1, routed)           0.219     1.872    motion/clearflag_right_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.042     1.914 f  motion/tmp_hit_racket_r[1]_i_2/O
                         net (fo=2, routed)           0.184     2.098    motion/tmp_hit_racket_r0
    SLICE_X4Y116         FDCE                                         f  motion/tmp_hit_racket_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.860     2.026    motion/clock_IBUF_BUFG
    SLICE_X4Y116         FDCE                                         r  motion/tmp_hit_racket_r_reg[0]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y116         FDCE (Remov_fdce_C_CLR)     -0.157     1.389    motion/tmp_hit_racket_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 motion/clearflag_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/tmp_hit_racket_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.183ns (31.221%)  route 0.403ns (68.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/clearflag_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.141     1.652 f  motion/clearflag_right_reg/Q
                         net (fo=1, routed)           0.219     1.872    motion/clearflag_right_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.042     1.914 f  motion/tmp_hit_racket_r[1]_i_2/O
                         net (fo=2, routed)           0.184     2.098    motion/tmp_hit_racket_r0
    SLICE_X4Y116         FDCE                                         f  motion/tmp_hit_racket_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.860     2.026    motion/clock_IBUF_BUFG
    SLICE_X4Y116         FDCE                                         r  motion/tmp_hit_racket_r_reg[1]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y116         FDCE (Remov_fdce_C_CLR)     -0.157     1.389    motion/tmp_hit_racket_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_x_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.227ns (33.790%)  route 0.445ns (66.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128     1.639 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.779    motion/restart_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.099     1.878 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.305     2.183    motion/ball_x0
    SLICE_X1Y113         FDCE                                         f  motion/ball_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.866     2.031    motion/clock_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  motion/ball_x_reg[0]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    motion/ball_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_x_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.227ns (33.790%)  route 0.445ns (66.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128     1.639 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.779    motion/restart_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.099     1.878 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.305     2.183    motion/ball_x0
    SLICE_X1Y113         FDCE                                         f  motion/ball_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.866     2.031    motion/clock_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  motion/ball_x_reg[1]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    motion/ball_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_x_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.227ns (33.790%)  route 0.445ns (66.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.592     1.511    motion/clock_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128     1.639 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.779    motion/restart_reg_n_0
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.099     1.878 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.305     2.183    motion/ball_x0
    SLICE_X1Y113         FDCE                                         f  motion/ball_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.866     2.031    motion/clock_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  motion/ball_x_reg[2]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    motion/ball_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.747    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            green_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.520ns  (logic 6.938ns (35.541%)  route 12.582ns (64.459%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.732     4.210    motion/slide_sw_i_IBUF[0]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.146     4.356 f  motion/i__carry_i_15__0/O
                         net (fo=17, routed)          1.027     5.383    motion/racket_y_pos_o_reg[3]_0
    SLICE_X9Y114         LUT4 (Prop_lut4_I2_O)        0.328     5.711 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.626     6.337    motion/i__carry__0_i_5_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.461 r  motion/i__carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     6.461    visualization/red_o_OBUF[2]_inst_i_4_0[1]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.953 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.726     7.679    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X10Y112        LUT5 (Prop_lut5_I2_O)        0.332     8.011 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811     8.822    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152     8.974 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950     9.924    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    10.272 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.710    15.982    blue_o_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    19.520 r  green_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.520    green_o[0]
    C6                                                                r  green_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            red_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.376ns  (logic 6.935ns (35.790%)  route 12.441ns (64.210%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.732     4.210    motion/slide_sw_i_IBUF[0]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.146     4.356 f  motion/i__carry_i_15__0/O
                         net (fo=17, routed)          1.027     5.383    motion/racket_y_pos_o_reg[3]_0
    SLICE_X9Y114         LUT4 (Prop_lut4_I2_O)        0.328     5.711 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.626     6.337    motion/i__carry__0_i_5_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.461 r  motion/i__carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     6.461    visualization/red_o_OBUF[2]_inst_i_4_0[1]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.953 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.726     7.679    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X10Y112        LUT5 (Prop_lut5_I2_O)        0.332     8.011 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811     8.822    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152     8.974 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950     9.924    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    10.272 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.569    15.841    blue_o_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    19.376 r  red_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.376    red_o[2]
    C5                                                                r  red_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            blue_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.237ns  (logic 6.947ns (36.110%)  route 12.290ns (63.890%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.732     4.210    motion/slide_sw_i_IBUF[0]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.146     4.356 f  motion/i__carry_i_15__0/O
                         net (fo=17, routed)          1.027     5.383    motion/racket_y_pos_o_reg[3]_0
    SLICE_X9Y114         LUT4 (Prop_lut4_I2_O)        0.328     5.711 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.626     6.337    motion/i__carry__0_i_5_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.461 r  motion/i__carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     6.461    visualization/red_o_OBUF[2]_inst_i_4_0[1]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.953 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.726     7.679    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X10Y112        LUT5 (Prop_lut5_I2_O)        0.332     8.011 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811     8.822    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152     8.974 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950     9.924    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    10.272 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.418    15.690    blue_o_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    19.237 r  blue_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.237    blue_o[0]
    B7                                                                r  blue_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            green_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.085ns  (logic 6.946ns (36.394%)  route 12.140ns (63.606%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.732     4.210    motion/slide_sw_i_IBUF[0]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.146     4.356 f  motion/i__carry_i_15__0/O
                         net (fo=17, routed)          1.027     5.383    motion/racket_y_pos_o_reg[3]_0
    SLICE_X9Y114         LUT4 (Prop_lut4_I2_O)        0.328     5.711 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.626     6.337    motion/i__carry__0_i_5_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.461 r  motion/i__carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     6.461    visualization/red_o_OBUF[2]_inst_i_4_0[1]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.953 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.726     7.679    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X10Y112        LUT5 (Prop_lut5_I2_O)        0.332     8.011 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811     8.822    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152     8.974 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950     9.924    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    10.272 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.267    15.539    blue_o_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.085 r  green_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.085    green_o[2]
    B6                                                                r  green_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            green_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.932ns  (logic 6.944ns (36.679%)  route 11.988ns (63.321%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.732     4.210    motion/slide_sw_i_IBUF[0]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.146     4.356 f  motion/i__carry_i_15__0/O
                         net (fo=17, routed)          1.027     5.383    motion/racket_y_pos_o_reg[3]_0
    SLICE_X9Y114         LUT4 (Prop_lut4_I2_O)        0.328     5.711 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.626     6.337    motion/i__carry__0_i_5_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.461 r  motion/i__carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     6.461    visualization/red_o_OBUF[2]_inst_i_4_0[1]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.953 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.726     7.679    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X10Y112        LUT5 (Prop_lut5_I2_O)        0.332     8.011 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811     8.822    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152     8.974 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950     9.924    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    10.272 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.116    15.388    blue_o_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    18.932 r  green_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.932    green_o[1]
    A5                                                                r  green_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            blue_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.788ns  (logic 6.951ns (36.997%)  route 11.837ns (63.003%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.732     4.210    motion/slide_sw_i_IBUF[0]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.146     4.356 f  motion/i__carry_i_15__0/O
                         net (fo=17, routed)          1.027     5.383    motion/racket_y_pos_o_reg[3]_0
    SLICE_X9Y114         LUT4 (Prop_lut4_I2_O)        0.328     5.711 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.626     6.337    motion/i__carry__0_i_5_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.461 r  motion/i__carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     6.461    visualization/red_o_OBUF[2]_inst_i_4_0[1]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.953 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.726     7.679    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X10Y112        LUT5 (Prop_lut5_I2_O)        0.332     8.011 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811     8.822    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152     8.974 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950     9.924    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    10.272 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.964    15.237    blue_o_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    18.788 r  blue_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.788    blue_o[1]
    C7                                                                r  blue_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            blue_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.467ns  (logic 6.923ns (37.490%)  route 11.543ns (62.510%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.732     4.210    motion/slide_sw_i_IBUF[0]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.146     4.356 f  motion/i__carry_i_15__0/O
                         net (fo=17, routed)          1.027     5.383    motion/racket_y_pos_o_reg[3]_0
    SLICE_X9Y114         LUT4 (Prop_lut4_I2_O)        0.328     5.711 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.626     6.337    motion/i__carry__0_i_5_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.461 r  motion/i__carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     6.461    visualization/red_o_OBUF[2]_inst_i_4_0[1]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.953 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.726     7.679    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X10Y112        LUT5 (Prop_lut5_I2_O)        0.332     8.011 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811     8.822    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152     8.974 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950     9.924    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    10.272 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.671    14.943    blue_o_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    18.467 r  blue_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.467    blue_o[2]
    D7                                                                r  blue_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            red_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.340ns  (logic 6.948ns (37.884%)  route 11.392ns (62.116%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.732     4.210    motion/slide_sw_i_IBUF[0]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.146     4.356 f  motion/i__carry_i_15__0/O
                         net (fo=17, routed)          1.027     5.383    motion/racket_y_pos_o_reg[3]_0
    SLICE_X9Y114         LUT4 (Prop_lut4_I2_O)        0.328     5.711 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.626     6.337    motion/i__carry__0_i_5_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.461 r  motion/i__carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     6.461    visualization/red_o_OBUF[2]_inst_i_4_0[1]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.953 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.726     7.679    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X10Y112        LUT5 (Prop_lut5_I2_O)        0.332     8.011 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811     8.822    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152     8.974 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950     9.924    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    10.272 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.519    14.792    blue_o_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    18.340 r  red_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.340    red_o[1]
    B4                                                                r  red_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            red_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.194ns  (logic 6.953ns (38.218%)  route 11.241ns (61.782%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.732     4.210    motion/slide_sw_i_IBUF[0]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.146     4.356 f  motion/i__carry_i_15__0/O
                         net (fo=17, routed)          1.027     5.383    motion/racket_y_pos_o_reg[3]_0
    SLICE_X9Y114         LUT4 (Prop_lut4_I2_O)        0.328     5.711 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.626     6.337    motion/i__carry__0_i_5_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.461 r  motion/i__carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     6.461    visualization/red_o_OBUF[2]_inst_i_4_0[1]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.953 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.726     7.679    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X10Y112        LUT5 (Prop_lut5_I2_O)        0.332     8.011 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811     8.822    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152     8.974 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950     9.924    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    10.272 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.368    14.640    blue_o_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    18.194 r  red_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.194    red_o[0]
    A3                                                                r  red_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 1.659ns (20.333%)  route 6.500ns (79.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=14, routed)          2.733     4.240    clk_enable/reset_IBUF
    SLICE_X3Y116         LUT1 (Prop_lut1_I0_O)        0.152     4.392 f  clk_enable/vga_enable_i_2/O
                         net (fo=133, routed)         3.767     8.159    score_display_inst/seven_segment/AR[0]
    SLICE_X5Y104         FDCE                                         f  score_display_inst/seven_segment/seg_sel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.158%)  route 0.140ns (49.842%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[4]/C
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[4]/Q
                         net (fo=8, routed)           0.140     0.281    score_display_inst/seven_segment/seg_sel_reg[5]_0[4]
    SLICE_X5Y103         FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.227ns (66.480%)  route 0.114ns (33.520%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[3]/C
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  score_display_inst/seven_segment/seg_sel_reg[3]/Q
                         net (fo=6, routed)           0.114     0.242    score_display_inst/seven_segment/seg_sel_reg[5]_0[3]
    SLICE_X5Y103         LUT6 (Prop_lut6_I0_O)        0.099     0.341 r  score_display_inst/seven_segment/seg_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    score_display_inst/seven_segment/seg_sel[0]
    SLICE_X5Y103         FDPE                                         r  score_display_inst/seven_segment/seg_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.128ns (35.197%)  route 0.236ns (64.803%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[3]/C
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  score_display_inst/seven_segment/seg_sel_reg[3]/Q
                         net (fo=6, routed)           0.236     0.364    score_display_inst/seven_segment/seg_sel_reg[5]_0[3]
    SLICE_X3Y103         FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[4]/C
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[4]/Q
                         net (fo=8, routed)           0.223     0.364    score_display_inst/seven_segment/seg_sel_reg[5]_0[4]
    SLICE_X5Y103         FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.128ns (33.731%)  route 0.251ns (66.269%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[3]/C
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  score_display_inst/seven_segment/seg_sel_reg[3]/Q
                         net (fo=6, routed)           0.251     0.379    score_display_inst/seven_segment/seg_sel_reg[5]_0[3]
    SLICE_X5Y103         FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.141ns (37.113%)  route 0.239ns (62.887%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[2]/C
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[2]/Q
                         net (fo=7, routed)           0.239     0.380    score_display_inst/seven_segment/seg_sel_reg[5]_0[2]
    SLICE_X5Y103         FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.141ns (33.963%)  route 0.274ns (66.037%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[0]/C
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[0]/Q
                         net (fo=8, routed)           0.274     0.415    score_display_inst/seven_segment/seg_sel_reg[5]_0[0]
    SLICE_X1Y103         FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.141ns (32.843%)  route 0.288ns (67.157%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[2]/C
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[2]/Q
                         net (fo=7, routed)           0.288     0.429    score_display_inst/seven_segment/seg_sel_reg[5]_0[2]
    SLICE_X1Y103         FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.141ns (31.662%)  route 0.304ns (68.338%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[1]/C
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[1]/Q
                         net (fo=8, routed)           0.304     0.445    score_display_inst/seven_segment/seg_sel_reg[5]_0[1]
    SLICE_X5Y104         FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            nseven_seg_sel_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.377ns (76.612%)  route 0.421ns (23.388%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[0]/C
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[0]/Q
                         net (fo=8, routed)           0.421     0.562    nseven_seg_sel_o_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.798 r  nseven_seg_sel_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.798    nseven_seg_sel_o[0]
    J18                                                               r  nseven_seg_sel_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.719ns  (logic 5.957ns (33.620%)  route 11.762ns (66.380%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.722     9.767    visualization/geqOp_inferred__6/i__carry__0_1
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.326    10.093 r  visualization/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000    10.093    visualization/i__carry__0_i_2__7_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.457 r  visualization/geqOp_inferred__6/i__carry__0/CO[0]
                         net (fo=1, routed)           0.611    11.068    visualization/geqOp5_in
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.373    11.441 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811    12.252    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152    12.404 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950    13.355    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    13.703 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.710    19.412    blue_o_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    22.950 r  green_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.950    green_o[0]
    C6                                                                r  green_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.575ns  (logic 5.954ns (33.878%)  route 11.621ns (66.122%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.722     9.767    visualization/geqOp_inferred__6/i__carry__0_1
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.326    10.093 r  visualization/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000    10.093    visualization/i__carry__0_i_2__7_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.457 r  visualization/geqOp_inferred__6/i__carry__0/CO[0]
                         net (fo=1, routed)           0.611    11.068    visualization/geqOp5_in
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.373    11.441 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811    12.252    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152    12.404 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950    13.355    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    13.703 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.569    19.271    blue_o_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    22.806 r  red_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.806    red_o[2]
    C5                                                                r  red_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.436ns  (logic 5.966ns (34.217%)  route 11.470ns (65.783%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.722     9.767    visualization/geqOp_inferred__6/i__carry__0_1
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.326    10.093 r  visualization/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000    10.093    visualization/i__carry__0_i_2__7_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.457 r  visualization/geqOp_inferred__6/i__carry__0/CO[0]
                         net (fo=1, routed)           0.611    11.068    visualization/geqOp5_in
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.373    11.441 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811    12.252    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152    12.404 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950    13.355    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    13.703 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.418    19.120    blue_o_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.667 r  blue_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.667    blue_o[0]
    B7                                                                r  blue_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.284ns  (logic 5.965ns (34.513%)  route 11.319ns (65.487%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.722     9.767    visualization/geqOp_inferred__6/i__carry__0_1
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.326    10.093 r  visualization/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000    10.093    visualization/i__carry__0_i_2__7_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.457 r  visualization/geqOp_inferred__6/i__carry__0/CO[0]
                         net (fo=1, routed)           0.611    11.068    visualization/geqOp5_in
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.373    11.441 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811    12.252    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152    12.404 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950    13.355    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    13.703 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.267    18.969    blue_o_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.516 r  green_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.516    green_o[2]
    B6                                                                r  green_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.131ns  (logic 5.964ns (34.811%)  route 11.168ns (65.189%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.722     9.767    visualization/geqOp_inferred__6/i__carry__0_1
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.326    10.093 r  visualization/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000    10.093    visualization/i__carry__0_i_2__7_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.457 r  visualization/geqOp_inferred__6/i__carry__0/CO[0]
                         net (fo=1, routed)           0.611    11.068    visualization/geqOp5_in
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.373    11.441 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811    12.252    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152    12.404 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950    13.355    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    13.703 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.116    18.818    blue_o_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    22.363 r  green_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.363    green_o[1]
    A5                                                                r  green_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.987ns  (logic 5.970ns (35.147%)  route 11.016ns (64.853%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.722     9.767    visualization/geqOp_inferred__6/i__carry__0_1
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.326    10.093 r  visualization/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000    10.093    visualization/i__carry__0_i_2__7_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.457 r  visualization/geqOp_inferred__6/i__carry__0/CO[0]
                         net (fo=1, routed)           0.611    11.068    visualization/geqOp5_in
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.373    11.441 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811    12.252    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152    12.404 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950    13.355    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    13.703 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.964    18.667    blue_o_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.218 r  blue_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.218    blue_o[1]
    C7                                                                r  blue_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.665ns  (logic 5.942ns (35.657%)  route 10.723ns (64.343%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.722     9.767    visualization/geqOp_inferred__6/i__carry__0_1
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.326    10.093 r  visualization/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000    10.093    visualization/i__carry__0_i_2__7_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.457 r  visualization/geqOp_inferred__6/i__carry__0/CO[0]
                         net (fo=1, routed)           0.611    11.068    visualization/geqOp5_in
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.373    11.441 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811    12.252    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152    12.404 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950    13.355    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    13.703 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.671    18.373    blue_o_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    21.897 r  blue_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.897    blue_o[2]
    D7                                                                r  blue_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.539ns  (logic 5.967ns (36.080%)  route 10.572ns (63.920%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.722     9.767    visualization/geqOp_inferred__6/i__carry__0_1
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.326    10.093 r  visualization/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000    10.093    visualization/i__carry__0_i_2__7_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.457 r  visualization/geqOp_inferred__6/i__carry__0/CO[0]
                         net (fo=1, routed)           0.611    11.068    visualization/geqOp5_in
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.373    11.441 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811    12.252    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152    12.404 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950    13.355    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    13.703 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.519    18.222    blue_o_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.770 r  red_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.770    red_o[1]
    B4                                                                r  red_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.393ns  (logic 5.973ns (36.435%)  route 10.420ns (63.565%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  motion/ball_y_reg[1]/Q
                         net (fo=80, routed)          1.322     7.009    motion/ball_y_reg[9]_0[1]
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.657     7.790    motion/i__carry_i_19_n_0
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  motion/i__carry__0_i_6/O
                         net (fo=2, routed)           0.979     8.893    controller_interface2/i__carry__0_i_2
    SLICE_X11Y116        LUT3 (Prop_lut3_I2_O)        0.152     9.045 r  controller_interface2/i__carry__0_i_3__4/O
                         net (fo=7, routed)           0.722     9.767    visualization/geqOp_inferred__6/i__carry__0_1
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.326    10.093 r  visualization/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000    10.093    visualization/i__carry__0_i_2__7_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.457 r  visualization/geqOp_inferred__6/i__carry__0/CO[0]
                         net (fo=1, routed)           0.611    11.068    visualization/geqOp5_in
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.373    11.441 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.811    12.252    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.152    12.404 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.950    13.355    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.348    13.703 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.368    18.071    blue_o_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    21.624 r  red_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.624    red_o[0]
    A3                                                                r  red_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.737ns  (logic 4.368ns (50.000%)  route 4.368ns (50.000%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.708     5.310    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  score_display_inst/seven_segment/current_number_to_display_reg[2]/Q
                         net (fo=7, routed)           0.845     6.612    score_display_inst/seven_segment/current_number_to_display__0[2]
    SLICE_X3Y103         LUT4 (Prop_lut4_I2_O)        0.154     6.766 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.523    10.289    nseven_seg_leds_o_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    14.047 r  nseven_seg_leds_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.047    nseven_seg_leds_o[5]
    R10                                                               r  nseven_seg_leds_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.380ns (68.662%)  route 0.630ns (31.338%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.597     1.516    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  score_display_inst/seven_segment/current_number_to_display_reg[0]/Q
                         net (fo=7, routed)           0.227     1.885    score_display_inst/seven_segment/current_number_to_display__0[0]
    SLICE_X3Y103         LUT4 (Prop_lut4_I2_O)        0.045     1.930 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.332    nseven_seg_leds_o_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.527 r  nseven_seg_leds_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.527    nseven_seg_leds_o[4]
    K16                                                               r  nseven_seg_leds_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.424ns (67.746%)  route 0.678ns (32.254%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.597     1.516    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  score_display_inst/seven_segment/current_number_to_display_reg[2]/Q
                         net (fo=7, routed)           0.172     1.830    score_display_inst/seven_segment/current_number_to_display__0[2]
    SLICE_X3Y103         LUT4 (Prop_lut4_I1_O)        0.045     1.875 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.380    nseven_seg_leds_o_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.619 r  nseven_seg_leds_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.619    nseven_seg_leds_o[0]
    L18                                                               r  nseven_seg_leds_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.508ns (69.212%)  route 0.671ns (30.788%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.597     1.516    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  score_display_inst/seven_segment/current_number_to_display_reg[2]/Q
                         net (fo=7, routed)           0.173     1.831    score_display_inst/seven_segment/current_number_to_display__0[2]
    SLICE_X3Y103         LUT4 (Prop_lut4_I2_O)        0.049     1.880 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.497     2.377    nseven_seg_leds_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.695 r  nseven_seg_leds_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.695    nseven_seg_leds_o[3]
    K13                                                               r  nseven_seg_leds_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 visualization/v_sync_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.430ns (62.527%)  route 0.857ns (37.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.567     1.486    visualization/clock_IBUF_BUFG
    SLICE_X10Y111        FDCE                                         r  visualization/v_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDCE (Prop_fdce_C_Q)         0.164     1.650 r  visualization/v_sync_o_reg/Q
                         net (fo=1, routed)           0.857     2.507    v_sync_o_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.773 r  v_sync_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.773    v_sync_o
    B12                                                               r  v_sync_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.420ns (61.324%)  route 0.896ns (38.676%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.597     1.516    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  score_display_inst/seven_segment/current_number_to_display_reg[2]/Q
                         net (fo=7, routed)           0.173     1.831    score_display_inst/seven_segment/current_number_to_display__0[2]
    SLICE_X3Y103         LUT4 (Prop_lut4_I1_O)        0.045     1.876 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.598    nseven_seg_leds_o_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.833 r  nseven_seg_leds_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.833    nseven_seg_leds_o[2]
    P15                                                               r  nseven_seg_leds_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 visualization/h_sync_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.429ns (60.342%)  route 0.939ns (39.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.567     1.486    visualization/clock_IBUF_BUFG
    SLICE_X10Y111        FDCE                                         r  visualization/h_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDCE (Prop_fdce_C_Q)         0.164     1.650 r  visualization/h_sync_o_reg/Q
                         net (fo=1, routed)           0.939     2.590    h_sync_o_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.855 r  h_sync_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.855    h_sync_o
    B11                                                               r  h_sync_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.512ns (57.307%)  route 1.127ns (42.693%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.597     1.516    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  score_display_inst/seven_segment/current_number_to_display_reg[2]/Q
                         net (fo=7, routed)           0.172     1.830    score_display_inst/seven_segment/current_number_to_display__0[2]
    SLICE_X3Y103         LUT4 (Prop_lut4_I2_O)        0.048     1.878 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.954     2.832    nseven_seg_leds_o_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.323     4.155 r  nseven_seg_leds_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.155    nseven_seg_leds_o[1]
    T11                                                               r  nseven_seg_leds_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.463ns (53.595%)  route 1.267ns (46.405%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.597     1.516    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  score_display_inst/seven_segment/current_number_to_display_reg[3]/Q
                         net (fo=7, routed)           0.143     1.801    score_display_inst/seven_segment/current_number_to_display__0[3]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.124     2.970    nseven_seg_leds_o_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.247 r  nseven_seg_leds_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.247    nseven_seg_leds_o[6]
    T10                                                               r  nseven_seg_leds_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.507ns (52.685%)  route 1.353ns (47.315%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.597     1.516    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  score_display_inst/seven_segment/current_number_to_display_reg[0]/Q
                         net (fo=7, routed)           0.227     1.885    score_display_inst/seven_segment/current_number_to_display__0[0]
    SLICE_X3Y103         LUT4 (Prop_lut4_I1_O)        0.045     1.930 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.126     3.056    nseven_seg_leds_o_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.321     4.377 r  nseven_seg_leds_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.377    nseven_seg_leds_o[5]
    R10                                                               r  nseven_seg_leds_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 visualization/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.503ns  (logic 1.485ns (42.405%)  route 2.018ns (57.595%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.568     1.487    visualization/clock_IBUF_BUFG
    SLICE_X9Y109         FDCE                                         r  visualization/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  visualization/Hcnt_reg[2]/Q
                         net (fo=14, routed)          0.273     1.902    visualization/Hcnt_reg[9]_0[2]
    SLICE_X10Y112        LUT6 (Prop_lut6_I3_O)        0.045     1.947 r  visualization/red_o_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.140     2.087    visualization/red_o_OBUF[2]_inst_i_3_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I1_O)        0.045     2.132 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           1.604     3.736    blue_o_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     4.990 r  red_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.990    red_o[0]
    A3                                                                r  red_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           377 Endpoints
Min Delay           377 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_wall_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.543ns  (logic 3.451ns (29.893%)  route 8.092ns (70.107%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT3=2 LUT4=3 LUT5=2)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          4.035     5.514    motion/slide_sw_i_IBUF[1]
    SLICE_X14Y111        LUT4 (Prop_lut4_I1_O)        0.150     5.664 f  motion/i__carry_i_16__0/O
                         net (fo=23, routed)          0.563     6.227    motion/racket_y_pos1[0]
    SLICE_X13Y113        LUT4 (Prop_lut4_I0_O)        0.328     6.555 f  motion/i__carry_i_12__0/O
                         net (fo=4, routed)           0.471     7.026    motion/i__carry_i_12__0_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.150 r  motion/i__carry_i_11/O
                         net (fo=2, routed)           0.607     7.757    motion/i__carry_i_11_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I2_O)        0.124     7.881 r  motion/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.881    collision/leqOp_inferred__1/i__carry__0_1[3]
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.257 r  collision/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.257    collision/leqOp_inferred__1/i__carry_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.511 f  collision/leqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.904     9.415    motion/FSM_sequential_state_reg[1]_3[0]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.367     9.782 f  motion/hit_racket_l_o[1]_i_2/O
                         net (fo=4, routed)           0.427    10.209    collision/hit_wall_o_reg[2]_2
    SLICE_X7Y116         LUT5 (Prop_lut5_I0_O)        0.124    10.333 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.615    10.948    motion/FSM_sequential_state_reg[2]_1
    SLICE_X7Y115         LUT3 (Prop_lut3_I0_O)        0.124    11.072 r  motion/hit_wall_o[0]_i_1/O
                         net (fo=1, routed)           0.471    11.543    collision/D[0]
    SLICE_X7Y115         FDCE                                         r  collision/hit_wall_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.581     5.003    collision/clock_IBUF_BUFG
    SLICE_X7Y115         FDCE                                         r  collision/hit_wall_o_reg[0]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_racket_l_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.296ns  (logic 3.085ns (27.307%)  route 8.211ns (72.693%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          4.035     5.514    motion/slide_sw_i_IBUF[1]
    SLICE_X14Y111        LUT4 (Prop_lut4_I1_O)        0.150     5.664 r  motion/i__carry_i_16__0/O
                         net (fo=23, routed)          1.371     7.035    motion/racket_y_pos1[0]
    SLICE_X28Y109        LUT6 (Prop_lut6_I3_O)        0.328     7.363 r  motion/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.753     8.116    motion/i__carry__0_i_3__1_n_0
    SLICE_X13Y108        LUT5 (Prop_lut5_I0_O)        0.150     8.266 r  motion/i__carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     8.266    collision/hit_racket_l_o[0]_i_3_3[0]
    SLICE_X13Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.622 r  collision/ltOp_inferred__5/i__carry__0/CO[0]
                         net (fo=2, routed)           0.650     9.272    motion/hit_racket_l_o_reg[1]_1[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I1_O)        0.373     9.645 r  motion/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.433    10.078    motion/hit_racket_l_o[0]_i_3_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124    10.202 f  motion/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.970    11.172    motion/hit_racket_l_o[0]_i_2_n_0
    SLICE_X8Y114         LUT2 (Prop_lut2_I1_O)        0.124    11.296 r  motion/hit_racket_l_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.296    collision/hit_racket_l_o_reg[1]_2[0]
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_l_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.503     4.925    collision/clock_IBUF_BUFG
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_l_o_reg[0]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_wall_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.276ns  (logic 3.451ns (30.601%)  route 7.825ns (69.399%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT3=1 LUT4=4 LUT5=2)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          4.035     5.514    motion/slide_sw_i_IBUF[1]
    SLICE_X14Y111        LUT4 (Prop_lut4_I1_O)        0.150     5.664 f  motion/i__carry_i_16__0/O
                         net (fo=23, routed)          0.563     6.227    motion/racket_y_pos1[0]
    SLICE_X13Y113        LUT4 (Prop_lut4_I0_O)        0.328     6.555 f  motion/i__carry_i_12__0/O
                         net (fo=4, routed)           0.471     7.026    motion/i__carry_i_12__0_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.150 r  motion/i__carry_i_11/O
                         net (fo=2, routed)           0.607     7.757    motion/i__carry_i_11_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I2_O)        0.124     7.881 r  motion/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.881    collision/leqOp_inferred__1/i__carry__0_1[3]
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.257 r  collision/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.257    collision/leqOp_inferred__1/i__carry_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.511 f  collision/leqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.904     9.415    motion/FSM_sequential_state_reg[1]_3[0]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.367     9.782 f  motion/hit_racket_l_o[1]_i_2/O
                         net (fo=4, routed)           0.427    10.209    collision/hit_wall_o_reg[2]_2
    SLICE_X7Y116         LUT5 (Prop_lut5_I0_O)        0.124    10.333 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.440    10.773    motion/FSM_sequential_state_reg[2]_1
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124    10.897 r  motion/hit_wall_o[1]_i_1/O
                         net (fo=1, routed)           0.379    11.276    collision/D[1]
    SLICE_X7Y114         FDCE                                         r  collision/hit_wall_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.582     5.004    collision/clock_IBUF_BUFG
    SLICE_X7Y114         FDCE                                         r  collision/hit_wall_o_reg[1]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.207ns  (logic 3.111ns (27.757%)  route 8.096ns (72.243%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          4.035     5.514    motion/slide_sw_i_IBUF[1]
    SLICE_X14Y111        LUT4 (Prop_lut4_I1_O)        0.150     5.664 r  motion/i__carry_i_16__0/O
                         net (fo=23, routed)          1.371     7.035    motion/racket_y_pos1[0]
    SLICE_X28Y109        LUT6 (Prop_lut6_I3_O)        0.328     7.363 r  motion/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.747     8.110    motion/i__carry__0_i_3__1_n_0
    SLICE_X15Y108        LUT5 (Prop_lut5_I1_O)        0.150     8.260 r  motion/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     8.260    collision/hit_racket_l_o[1]_i_4_4[0]
    SLICE_X15Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.616 r  collision/geqOp_inferred__5/i__carry__0/CO[0]
                         net (fo=3, routed)           0.601     9.217    motion/hit_racket_l_o_reg[0]_0[0]
    SLICE_X15Y109        LUT4 (Prop_lut4_I2_O)        0.373     9.590 r  motion/hit_racket_l_o[1]_i_4/O
                         net (fo=1, routed)           0.263     9.853    motion/hit_racket_l_o[1]_i_4_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.977 f  motion/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           1.080    11.057    motion/hit_racket_l_o[1]_i_3_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I1_O)        0.150    11.207 r  motion/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    11.207    collision/hit_racket_r_o_reg[1]_2[1]
    SLICE_X6Y115         FDCE                                         r  collision/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.581     5.003    collision/clock_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  collision/hit_racket_r_o_reg[1]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.144ns  (logic 3.451ns (30.964%)  route 7.693ns (69.036%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          4.035     5.514    motion/slide_sw_i_IBUF[1]
    SLICE_X14Y111        LUT4 (Prop_lut4_I1_O)        0.150     5.664 f  motion/i__carry_i_16__0/O
                         net (fo=23, routed)          0.563     6.227    motion/racket_y_pos1[0]
    SLICE_X13Y113        LUT4 (Prop_lut4_I0_O)        0.328     6.555 f  motion/i__carry_i_12__0/O
                         net (fo=4, routed)           0.471     7.026    motion/i__carry_i_12__0_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.150 r  motion/i__carry_i_11/O
                         net (fo=2, routed)           0.607     7.757    motion/i__carry_i_11_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I2_O)        0.124     7.881 r  motion/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.881    collision/leqOp_inferred__1/i__carry__0_1[3]
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.257 r  collision/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.257    collision/leqOp_inferred__1/i__carry_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.511 r  collision/leqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.025     9.536    motion/FSM_sequential_state_reg[1]_3[0]
    SLICE_X7Y116         LUT6 (Prop_lut6_I3_O)        0.367     9.903 f  motion/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.321    10.224    motion/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I3_O)        0.124    10.348 r  motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.672    11.020    motion/FSM_sequential_state[2]_i_4_n_0
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    11.144 r  motion/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.144    collision/FSM_sequential_state_reg[0]_1
    SLICE_X6Y115         FDCE                                         r  collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.581     5.003    collision/clock_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  collision/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_racket_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.121ns  (logic 3.085ns (27.735%)  route 8.037ns (72.265%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          4.035     5.514    motion/slide_sw_i_IBUF[1]
    SLICE_X14Y111        LUT4 (Prop_lut4_I1_O)        0.150     5.664 r  motion/i__carry_i_16__0/O
                         net (fo=23, routed)          1.371     7.035    motion/racket_y_pos1[0]
    SLICE_X28Y109        LUT6 (Prop_lut6_I3_O)        0.328     7.363 r  motion/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.753     8.116    motion/i__carry__0_i_3__1_n_0
    SLICE_X13Y108        LUT5 (Prop_lut5_I0_O)        0.150     8.266 r  motion/i__carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     8.266    collision/hit_racket_l_o[0]_i_3_3[0]
    SLICE_X13Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.622 r  collision/ltOp_inferred__5/i__carry__0/CO[0]
                         net (fo=2, routed)           0.650     9.272    motion/hit_racket_l_o_reg[1]_1[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I1_O)        0.373     9.645 r  motion/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.433    10.078    motion/hit_racket_l_o[0]_i_3_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124    10.202 f  motion/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.796    10.997    motion/hit_racket_l_o[0]_i_2_n_0
    SLICE_X8Y114         LUT2 (Prop_lut2_I1_O)        0.124    11.121 r  motion/hit_racket_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.121    collision/hit_racket_r_o_reg[1]_2[0]
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.503     4.925    collision/clock_IBUF_BUFG
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_r_o_reg[0]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.004ns  (logic 3.353ns (30.466%)  route 7.652ns (69.534%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          4.035     5.514    motion/slide_sw_i_IBUF[1]
    SLICE_X14Y111        LUT4 (Prop_lut4_I1_O)        0.150     5.664 f  motion/i__carry_i_16__0/O
                         net (fo=23, routed)          0.563     6.227    motion/racket_y_pos1[0]
    SLICE_X13Y113        LUT4 (Prop_lut4_I0_O)        0.328     6.555 f  motion/i__carry_i_12__0/O
                         net (fo=4, routed)           0.471     7.026    motion/i__carry_i_12__0_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.150 r  motion/i__carry_i_11/O
                         net (fo=2, routed)           0.607     7.757    motion/i__carry_i_11_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I2_O)        0.124     7.881 r  motion/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.881    collision/leqOp_inferred__1/i__carry__0_1[3]
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.257 r  collision/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.257    collision/leqOp_inferred__1/i__carry_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.511 r  collision/leqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.904     9.415    motion/FSM_sequential_state_reg[1]_3[0]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.367     9.782 r  motion/hit_racket_l_o[1]_i_2/O
                         net (fo=4, routed)           1.072    10.854    motion/ball_x_reg[1]_1
    SLICE_X8Y114         LUT2 (Prop_lut2_I0_O)        0.150    11.004 r  motion/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000    11.004    collision/hit_racket_l_o_reg[1]_2[1]
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.503     4.925    collision/clock_IBUF_BUFG
    SLICE_X8Y114         FDCE                                         r  collision/hit_racket_l_o_reg[1]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_wall_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.893ns  (logic 3.451ns (31.677%)  route 7.442ns (68.323%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          4.035     5.514    motion/slide_sw_i_IBUF[1]
    SLICE_X14Y111        LUT4 (Prop_lut4_I1_O)        0.150     5.664 f  motion/i__carry_i_16__0/O
                         net (fo=23, routed)          0.563     6.227    motion/racket_y_pos1[0]
    SLICE_X13Y113        LUT4 (Prop_lut4_I0_O)        0.328     6.555 f  motion/i__carry_i_12__0/O
                         net (fo=4, routed)           0.471     7.026    motion/i__carry_i_12__0_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.150 r  motion/i__carry_i_11/O
                         net (fo=2, routed)           0.607     7.757    motion/i__carry_i_11_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I2_O)        0.124     7.881 r  motion/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.881    collision/leqOp_inferred__1/i__carry__0_1[3]
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.257 r  collision/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.257    collision/leqOp_inferred__1/i__carry_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.511 f  collision/leqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.904     9.415    motion/FSM_sequential_state_reg[1]_3[0]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.367     9.782 f  motion/hit_racket_l_o[1]_i_2/O
                         net (fo=4, routed)           0.427    10.209    collision/hit_wall_o_reg[2]_2
    SLICE_X7Y116         LUT5 (Prop_lut5_I0_O)        0.124    10.333 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.436    10.769    collision/FSM_sequential_state_reg[1]_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124    10.893 r  collision/hit_wall_o[2]_i_1/O
                         net (fo=1, routed)           0.000    10.893    collision/hit_wall_o[2]_i_1_n_0
    SLICE_X7Y114         FDCE                                         r  collision/hit_wall_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.582     5.004    collision/clock_IBUF_BUFG
    SLICE_X7Y114         FDCE                                         r  collision/hit_wall_o_reg[2]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.885ns  (logic 3.451ns (31.701%)  route 7.434ns (68.299%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT3=1 LUT4=4 LUT5=2)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          4.035     5.514    motion/slide_sw_i_IBUF[1]
    SLICE_X14Y111        LUT4 (Prop_lut4_I1_O)        0.150     5.664 f  motion/i__carry_i_16__0/O
                         net (fo=23, routed)          0.563     6.227    motion/racket_y_pos1[0]
    SLICE_X13Y113        LUT4 (Prop_lut4_I0_O)        0.328     6.555 f  motion/i__carry_i_12__0/O
                         net (fo=4, routed)           0.471     7.026    motion/i__carry_i_12__0_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.150 r  motion/i__carry_i_11/O
                         net (fo=2, routed)           0.607     7.757    motion/i__carry_i_11_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I2_O)        0.124     7.881 r  motion/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.881    collision/leqOp_inferred__1/i__carry__0_1[3]
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.257 r  collision/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.257    collision/leqOp_inferred__1/i__carry_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.511 f  collision/leqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.904     9.415    motion/FSM_sequential_state_reg[1]_3[0]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.367     9.782 f  motion/hit_racket_l_o[1]_i_2/O
                         net (fo=4, routed)           0.427    10.209    collision/hit_wall_o_reg[2]_2
    SLICE_X7Y116         LUT5 (Prop_lut5_I0_O)        0.124    10.333 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.428    10.761    motion/FSM_sequential_state_reg[2]_1
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.124    10.885 r  motion/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.885    collision/FSM_sequential_state_reg[2]_1
    SLICE_X7Y115         FDCE                                         r  collision/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.581     5.003    collision/clock_IBUF_BUFG
    SLICE_X7Y115         FDCE                                         r  collision/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.839ns  (logic 3.451ns (31.835%)  route 7.388ns (68.165%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          4.035     5.514    motion/slide_sw_i_IBUF[1]
    SLICE_X14Y111        LUT4 (Prop_lut4_I1_O)        0.150     5.664 f  motion/i__carry_i_16__0/O
                         net (fo=23, routed)          0.563     6.227    motion/racket_y_pos1[0]
    SLICE_X13Y113        LUT4 (Prop_lut4_I0_O)        0.328     6.555 f  motion/i__carry_i_12__0/O
                         net (fo=4, routed)           0.471     7.026    motion/i__carry_i_12__0_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.150 r  motion/i__carry_i_11/O
                         net (fo=2, routed)           0.607     7.757    motion/i__carry_i_11_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I2_O)        0.124     7.881 r  motion/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.881    collision/leqOp_inferred__1/i__carry__0_1[3]
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.257 r  collision/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.257    collision/leqOp_inferred__1/i__carry_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.511 r  collision/leqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.025     9.536    motion/FSM_sequential_state_reg[1]_3[0]
    SLICE_X7Y116         LUT6 (Prop_lut6_I3_O)        0.367     9.903 f  motion/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.321    10.224    motion/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I3_O)        0.124    10.348 r  motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.367    10.715    motion/FSM_sequential_state[2]_i_4_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I4_O)        0.124    10.839 r  motion/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.839    collision/FSM_sequential_state_reg[1]_2
    SLICE_X7Y115         FDCE                                         r  collision/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.581     5.003    collision/clock_IBUF_BUFG
    SLICE_X7Y115         FDCE                                         r  collision/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            score_display_inst/seven_segment/current_number_to_display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.054%)  route 0.165ns (46.946%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[0]/C
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[0]/Q
                         net (fo=8, routed)           0.165     0.306    score_display_inst/seven_segment/seg_sel_reg[5]_0[0]
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.045     0.351 r  score_display_inst/seven_segment/current_number_to_display[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    score_display_inst/seven_segment/current_number_to_display__0_0[1]
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[1]/C

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            score_display_inst/seven_segment/current_number_to_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.903%)  route 0.166ns (47.097%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[0]/C
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[0]/Q
                         net (fo=8, routed)           0.166     0.307    score_display_inst/seven_segment/seg_sel_reg[5]_0[0]
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.045     0.352 r  score_display_inst/seven_segment/current_number_to_display[2]_i_1/O
                         net (fo=1, routed)           0.000     0.352    score_display_inst/seven_segment/current_number_to_display__0_0[2]
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/C

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            score_display_inst/seven_segment/current_number_to_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.008%)  route 0.291ns (60.992%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[0]/C
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[0]/Q
                         net (fo=8, routed)           0.291     0.432    score_display_inst/seven_segment/seg_sel_reg[5]_0[0]
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.045     0.477 r  score_display_inst/seven_segment/current_number_to_display[0]_i_1/O
                         net (fo=1, routed)           0.000     0.477    score_display_inst/seven_segment/current_number_to_display__0_0[0]
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[0]/C

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            score_display_inst/seven_segment/current_number_to_display_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.789%)  route 0.294ns (61.211%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[0]/C
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[0]/Q
                         net (fo=8, routed)           0.294     0.435    score_display_inst/seven_segment/seg_sel_reg[5]_0[0]
    SLICE_X4Y103         LUT4 (Prop_lut4_I0_O)        0.045     0.480 r  score_display_inst/seven_segment/current_number_to_display[3]_i_1/O
                         net (fo=1, routed)           0.000     0.480    score_display_inst/seven_segment/current_number_to_display__0_0[3]
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[3]/C

Slack:                    inf
  Source:                 rot_enc2_i[0]
                            (input port)
  Destination:            controller_interface2/g_debounce_signals[0].debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.249ns (37.024%)  route 0.424ns (62.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rot_enc2_i[0] (IN)
                         net (fo=0)                   0.000     0.000    rot_enc2_i[0]
    D17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rot_enc2_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.424     0.673    controller_interface2/g_debounce_signals[0].debounce_signal/rot_enc_i[0]
    SLICE_X4Y119         FDRE                                         r  controller_interface2/g_debounce_signals[0].debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.857     2.023    controller_interface2/g_debounce_signals[0].debounce_signal/clock_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  controller_interface2/g_debounce_signals[0].debounce_signal/sync_in_reg/C

Slack:                    inf
  Source:                 push_button2_i
                            (input port)
  Destination:            controller_interface2/debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.251ns (30.304%)  route 0.577ns (69.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  push_button2_i (IN)
                         net (fo=0)                   0.000     0.000    push_button2_i
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  push_button2_i_IBUF_inst/O
                         net (fo=1, routed)           0.577     0.827    controller_interface2/debounce_signal/push_but_i
    SLICE_X4Y119         FDRE                                         r  controller_interface2/debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.857     2.023    controller_interface2/debounce_signal/clock_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  controller_interface2/debounce_signal/sync_in_reg/C

Slack:                    inf
  Source:                 rot_enc2_i[1]
                            (input port)
  Destination:            controller_interface2/g_debounce_signals[1].debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.251ns (29.894%)  route 0.588ns (70.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  rot_enc2_i[1] (IN)
                         net (fo=0)                   0.000     0.000    rot_enc2_i[1]
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rot_enc2_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.588     0.838    controller_interface2/g_debounce_signals[1].debounce_signal/rot_enc_i[0]
    SLICE_X1Y127         FDRE                                         r  controller_interface2/g_debounce_signals[1].debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.858     2.023    controller_interface2/g_debounce_signals[1].debounce_signal/clock_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  controller_interface2/g_debounce_signals[1].debounce_signal/sync_in_reg/C

Slack:                    inf
  Source:                 push_button1_i
                            (input port)
  Destination:            controller_interface1/debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.261ns (29.723%)  route 0.617ns (70.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  push_button1_i (IN)
                         net (fo=0)                   0.000     0.000    push_button1_i
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  push_button1_i_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.877    controller_interface1/debounce_signal/push_but_i
    SLICE_X1Y118         FDRE                                         r  controller_interface1/debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.862     2.027    controller_interface1/debounce_signal/clock_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  controller_interface1/debounce_signal/sync_in_reg/C

Slack:                    inf
  Source:                 rot_enc1_i[0]
                            (input port)
  Destination:            controller_interface1/g_debounce_signals[0].debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.278ns (25.888%)  route 0.795ns (74.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  rot_enc1_i[0] (IN)
                         net (fo=0)                   0.000     0.000    rot_enc1_i[0]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rot_enc1_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.795     1.073    controller_interface1/g_debounce_signals[0].debounce_signal/rot_enc_i[0]
    SLICE_X12Y120        FDRE                                         r  controller_interface1/g_debounce_signals[0].debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.829     1.994    controller_interface1/g_debounce_signals[0].debounce_signal/clock_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  controller_interface1/g_debounce_signals[0].debounce_signal/sync_in_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller_interface2/g_debounce_signals[1].debounce_signal/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.320ns (28.103%)  route 0.818ns (71.897%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=14, routed)          0.690     0.965    controller_interface2/g_debounce_signals[1].debounce_signal/reset_IBUF
    SLICE_X2Y131         LUT5 (Prop_lut5_I4_O)        0.045     1.010 r  controller_interface2/g_debounce_signals[1].debounce_signal/counter[31]_i_1__3/O
                         net (fo=32, routed)          0.127     1.137    controller_interface2/g_debounce_signals[1].debounce_signal/counter[31]_i_1__3_n_0
    SLICE_X2Y131         FDRE                                         r  controller_interface2/g_debounce_signals[1].debounce_signal/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.862     2.027    controller_interface2/g_debounce_signals[1].debounce_signal/clock_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  controller_interface2/g_debounce_signals[1].debounce_signal/counter_reg[0]/C





