<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Program Files/Xilinx/10.1/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>SerialDivider.rpt</ascFile><devFile>C:/Program Files/Xilinx/10.1/ISE/xc9500/data/xc95108.chp</devFile><mfdFile>SerialDivider.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date="12-11-2016" design="SerialDivider" device="XC95108" eqnType="1" pkg="PC84" speed="-7" status="0" statusStr="Placement Failed" swVersion="K.39" time="  3:56PM" version="1.0"/><inputs id="Reset" userloc="P4"/><inputs id="InDivisor" userloc="P6"/><inputs id="Calculate" userloc="P5"/><inputs id="KeypadRDY" userloc="P33"/><inputs id="Keypad0_SPECSIG" userloc="P25"/><inputs id="Keypad1_SPECSIG" userloc="P26"/><inputs id="Keypad2_SPECSIG" userloc="P31"/><inputs id="Keypad3_SPECSIG" userloc="P32"/><pin id="FB1_MC2_PIN1" pinnum="1" signal="Dividend10_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC3_PIN2" pinnum="2" signal="MuxCntr3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC5_PIN3" pinnum="3" signal="Divisor3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC6_PIN4" pinnum="4" signal="Reset" use="I"/><pin id="FB1_MC8_PIN5" pinnum="5" signal="Calculate" use="I"/><pin id="FB1_MC9_PIN6" pinnum="6" signal="InDivisor" use="I"/><pin id="FB1_MC11_PIN7" pinnum="7" use="b_SPECSIG"/><pin id="FB1_MC12_PIN9" pinnum="9" signal="CLK" use="GCK"/><pin id="FB1_MC14_PIN10" pinnum="10" signal="Dividend12_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC15_PIN11" pinnum="11" use="b_SPECSIG"/><pin id="FB1_MC16_PIN12" pinnum="12" use="b_SPECSIG"/><pin id="FB1_MC17_PIN13" pinnum="13" use="b_SPECSIG"/><pin id="FB2_MC2_PIN71" pinnum="71" signal="Segments5_SPECSIG" use="O"/><pin id="FB2_MC3_PIN72" pinnum="72" signal="Segments6_SPECSIG" use="O"/><pin id="FB2_MC5_PIN74" pinnum="74" use="b_SPECSIG"/><pin id="FB2_MC6_PIN75" pinnum="75" signal="Divisor15_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC8_PIN76" pinnum="76" signal="Divisor13_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC9_PIN77" pinnum="77" signal="Dividend6_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC11_PIN79" pinnum="79" signal="Dividend7_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC12_PIN80" pinnum="80" use="b_SPECSIG"/><pin id="FB2_MC14_PIN81" pinnum="81" use="b_SPECSIG"/><pin id="FB2_MC15_PIN82" pinnum="82" signal="Dividend5_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC16_PIN83" pinnum="83" signal="Divisor1_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC17_PIN84" pinnum="84" signal="MuxCntr4_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC2_PIN14" pinnum="14" signal="HexDigits3_BUFR_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC3_PIN15" pinnum="15" signal="KeypadCols0_SPECSIG" use="O"/><pin id="FB3_MC5_PIN17" pinnum="17" signal="KeypadCols1_SPECSIG" use="O"/><pin id="FB3_MC6_PIN18" pinnum="18" signal="KeypadCols2_SPECSIG" use="O"/><pin id="FB3_MC8_PIN19" pinnum="19" signal="KeypadCols3_SPECSIG" use="O"/><pin id="FB3_MC9_PIN20" pinnum="20" signal="HexDigits3_SPECSIG" use="O"/><pin id="FB3_MC11_PIN21" pinnum="21" signal="HexDigits2_SPECSIG" use="O"/><pin id="FB3_MC12_PIN23" pinnum="23" signal="HexDigits1_SPECSIG" use="O"/><pin id="FB3_MC14_PIN24" pinnum="24" signal="HexDigits0_SPECSIG" use="O"/><pin id="FB3_MC15_PIN25" pinnum="25" signal="Keypad0_SPECSIG" use="I"/><pin id="FB3_MC16_PIN26" pinnum="26" signal="Keypad1_SPECSIG" use="I"/><pin id="FB3_MC17_PIN31" pinnum="31" signal="Keypad2_SPECSIG" use="I"/><pin id="FB4_MC2_PIN57" pinnum="57" signal="Digits0_SPECSIG" use="O"/><pin id="FB4_MC3_PIN58" pinnum="58" signal="Divisor0_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC5_PIN61" pinnum="61" signal="Quotient8_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC6_PIN62" pinnum="62" signal="Quotient7_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC8_PIN63" pinnum="63" signal="Segments0_SPECSIG" use="O"/><pin id="FB4_MC9_PIN65" pinnum="65" signal="Segments1_SPECSIG" use="O"/><pin id="FB4_MC11_PIN66" pinnum="66" signal="Segments2_SPECSIG" use="O"/><pin id="FB4_MC12_PIN67" pinnum="67" signal="Quotient14_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC14_PIN68" pinnum="68" signal="Quotient12_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC15_PIN69" pinnum="69" signal="Segments3_SPECSIG" use="O"/><pin id="FB4_MC17_PIN70" pinnum="70" signal="Segments4_SPECSIG" use="O"/><pin id="FB5_MC2_PIN32" pinnum="32" signal="Keypad3_SPECSIG" use="I"/><pin id="FB5_MC3_PIN33" pinnum="33" signal="KeypadRDY" use="I"/><pin id="FB5_MC5_PIN34" pinnum="34" signal="MuxCntr5_SPECSIG" use="b_SPECSIG"/><pin id="FB5_MC6_PIN35" pinnum="35" signal="Divisor7_SPECSIG" use="b_SPECSIG"/><pin id="FB5_MC8_PIN36" pinnum="36" signal="Divisor5_SPECSIG" use="b_SPECSIG"/><pin id="FB5_MC9_PIN37" pinnum="37" signal="KeypadRDYS" use="b_SPECSIG"/><pin id="FB5_MC11_PIN39" pinnum="39" signal="DecoderCntr3_SPECSIG" use="O"/><pin id="FB5_MC12_PIN40" pinnum="40" signal="DecoderCntr2_SPECSIG" use="O"/><pin id="FB5_MC14_PIN41" pinnum="41" signal="DecoderCntr1_SPECSIG" use="O"/><pin id="FB5_MC15_PIN43" pinnum="43" signal="DecoderCntr0_SPECSIG" use="O"/><pin id="FB5_MC17_PIN44" pinnum="44" signal="DecoderEn" use="O"/><pin id="FB6_MC2_PIN45" pinnum="45" signal="Digits11_SPECSIG" use="O"/><pin id="FB6_MC3_PIN46" pinnum="46" signal="Digits10_SPECSIG" use="O"/><pin id="FB6_MC5_PIN47" pinnum="47" signal="Digits9_SPECSIG" use="O"/><pin id="FB6_MC6_PIN48" pinnum="48" signal="Digits8_SPECSIG" use="O"/><pin id="FB6_MC8_PIN50" pinnum="50" signal="Digits7_SPECSIG" use="O"/><pin id="FB6_MC9_PIN51" pinnum="51" signal="Digits6_SPECSIG" use="O"/><pin id="FB6_MC11_PIN52" pinnum="52" signal="Digits5_SPECSIG" use="O"/><pin id="FB6_MC12_PIN53" pinnum="53" signal="Digits4_SPECSIG" use="O"/><pin id="FB6_MC14_PIN54" pinnum="54" signal="Digits3_SPECSIG" use="O"/><pin id="FB6_MC15_PIN55" pinnum="55" signal="Digits2_SPECSIG" use="O"/><pin id="FB6_MC17_PIN56" pinnum="56" signal="Digits1_SPECSIG" use="O"/><fblock id="FB1" inputUse="34" pinUse="0"><macrocell id="FB1_MC1"><pterms pt1="FB1_1_1" pt2="FB1_1_2" pt3="FB1_1_3" pt4="FB1_1_4" pt5="FB1_1_5"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="15" signal="Dividend10_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3" pt4="FB1_2_4" pt5="FB1_2_5"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN2" sigUse="4" signal="MuxCntr3_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2" pt3="FB1_3_3" pt4="FB1_3_4" pt5="FB1_3_5"/></macrocell><macrocell id="FB1_MC4" sigUse="7" signal="Divisor4_SPECSIG"><pterms pt1="FB1_4_1" pt2="FB1_4_2" pt3="FB1_4_3" pt4="FB1_4_4" pt5="FB1_4_5"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN3" sigUse="7" signal="Divisor3_SPECSIG"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3" pt4="FB1_5_4" pt5="FB1_5_5"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN4" sigUse="7" signal="Divisor2_SPECSIG"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3" pt4="FB1_6_4" pt5="FB1_6_5"/></macrocell><macrocell id="FB1_MC7" sigUse="8" signal="Quotient0_SPECSIG"><pterms pt1="FB1_7_1" pt2="FB1_7_2" pt3="FB1_7_3" pt4="FB1_7_4" pt5="FB1_7_5"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN5"><pterms pt1="FB1_8_1" pt2="FB1_8_2" pt3="FB1_8_3" pt4="FB1_8_4" pt5="FB1_8_5"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN6"><pterms pt1="FB1_9_1" pt2="FB1_9_2" pt3="FB1_9_3" pt4="FB1_9_4" pt5="FB1_9_5"/></macrocell><macrocell id="FB1_MC10" sigUse="15" signal="Dividend9_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2" pt3="FB1_10_3" pt4="FB1_10_4" pt5="FB1_10_5"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN7"><pterms pt1="FB1_11_1" pt2="FB1_11_2" pt3="FB1_11_3" pt4="FB1_11_4" pt5="FB1_11_5"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN9"><pterms pt1="FB1_12_1" pt2="FB1_12_2" pt3="FB1_12_3" pt4="FB1_12_4" pt5="FB1_12_5"/></macrocell><macrocell id="FB1_MC13" sigUse="15" signal="Dividend13_SPECSIG"><pterms pt1="FB1_13_1" pt2="FB1_13_2" pt3="FB1_13_3" pt4="FB1_13_4" pt5="FB1_13_5"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN10" sigUse="15" signal="Dividend12_SPECSIG"><pterms pt1="FB1_14_1" pt2="FB1_14_2" pt3="FB1_14_3" pt4="FB1_14_4" pt5="FB1_14_5"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN11"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3" pt4="FB1_15_4" pt5="FB1_15_5"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN12"><pterms pt1="FB1_16_1" pt2="FB1_16_2" pt3="FB1_16_3" pt4="FB1_16_4" pt5="FB1_16_5"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN13"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3" pt4="FB1_17_4" pt5="FB1_17_5"/></macrocell><macrocell id="FB1_MC18" sigUse="15" signal="Dividend11_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3" pt4="FB1_18_4" pt5="FB1_18_5"/></macrocell><fbinput id="FB1_I1" signal="DecoderCntr0_SPECSIG"/><fbinput id="FB1_I2" signal="DecoderCntr1_SPECSIG"/><fbinput id="FB1_I3" signal="DecoderCntr2_SPECSIG"/><fbinput id="FB1_I4" signal="DecoderCntr3_SPECSIG"/><fbinput id="FB1_I5" signal="Dividend10_SPECSIG"/><fbinput id="FB1_I6" signal="Dividend11_SPECSIG"/><fbinput id="FB1_I7" signal="Dividend12_SPECSIG"/><fbinput id="FB1_I8" signal="Dividend13_SPECSIG"/><fbinput id="FB1_I9" signal="Dividend14_SPECSIG"/><fbinput id="FB1_I10" signal="Dividend15_SPECSIG"/><fbinput id="FB1_I11" signal="Dividend8_SPECSIG"/><fbinput id="FB1_I12" signal="Dividend9_SPECSIG"/><fbinput id="FB1_I13" signal="Divider_FSM_FFd1"/><fbinput id="FB1_I14" signal="Divider_FSM_FFd2"/><fbinput id="FB1_I15" signal="Divider_FSM_FFd3"/><fbinput id="FB1_I16" signal="Divisor0_SPECSIG"/><fbinput id="FB1_I17" signal="Divisor2_SPECSIG"/><fbinput id="FB1_I18" signal="Divisor3_SPECSIG"/><fbinput id="FB1_I19" signal="Divisor4_SPECSIG"/><fbinput id="FB1_I20" signal="Divisor5_SPECSIG"/><fbinput id="FB1_I21" signal="Divisor6_SPECSIG"/><fbinput id="FB1_I22" signal="Divisor7_SPECSIG"/><fbinput id="FB1_I23" signal="Divisor8_SPECSIG"/><fbinput id="FB1_I24" signal="HexDigits0_SPECSIG"/><fbinput id="FB1_I25" signal="InDivisor"/><fbinput id="FB1_I26" signal="KeypadRDYS"/><fbinput id="FB1_I27" signal="KeypadRDY"/><fbinput id="FB1_I28" signal="MuxCntr0_SPECSIG"/><fbinput id="FB1_I29" signal="MuxCntr1_SPECSIG"/><fbinput id="FB1_I30" signal="MuxCntr2_SPECSIG"/><fbinput id="FB1_I31" signal="Quotient0_SPECSIG"/><fbinput id="FB1_I32" signal="Quotient1_SPECSIG"/><fbinput id="FB1_I33" signal="Quotient4_SPECSIG"/><fbinput id="FB1_I34" signal="Reset"/><pterm id="FB1_1_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend11_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1_2"><signal id="Divider_FSM_FFd3"/><signal id="Dividend10_SPECSIG"/><signal id="Dividend11_SPECSIG"/></pterm><pterm id="FB1_1_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend10_SPECSIG"/><signal id="Dividend9_SPECSIG"/></pterm><pterm id="FB1_1_4"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1_5"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend11_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB1_2_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB1_2_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB1_2_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend10_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_5"><signal id="Divider_FSM_FFd3"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend11_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_1"><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/></pterm><pterm id="FB1_3_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB1_3_3"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend14_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_4"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend10_SPECSIG"/><signal id="Dividend14_SPECSIG"/></pterm><pterm id="FB1_3_5"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB1_4_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor4_SPECSIG" negated="ON"/><signal id="Divisor5_SPECSIG"/></pterm><pterm id="FB1_4_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor4_SPECSIG"/><signal id="Divisor5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor4_SPECSIG"/><signal id="Divisor8_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor4_SPECSIG" negated="ON"/><signal id="Divisor8_SPECSIG"/></pterm><pterm id="FB1_4_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor3_SPECSIG" negated="ON"/><signal id="Divisor7_SPECSIG"/></pterm><pterm id="FB1_5_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor3_SPECSIG" negated="ON"/><signal id="Divisor4_SPECSIG"/></pterm><pterm id="FB1_5_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor3_SPECSIG"/><signal id="Divisor4_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor3_SPECSIG"/><signal id="Divisor7_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor2_SPECSIG"/><signal id="Divisor3_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor2_SPECSIG" negated="ON"/><signal id="Divisor6_SPECSIG"/></pterm><pterm id="FB1_6_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor2_SPECSIG" negated="ON"/><signal id="Divisor3_SPECSIG"/></pterm><pterm id="FB1_6_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor2_SPECSIG"/><signal id="Divisor6_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits0_SPECSIG"/><signal id="Divisor0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient0_SPECSIG"/><signal id="Quotient4_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits0_SPECSIG" negated="ON"/><signal id="Quotient0_SPECSIG"/></pterm><pterm id="FB1_7_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient0_SPECSIG" negated="ON"/><signal id="Quotient4_SPECSIG"/></pterm><pterm id="FB1_7_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits0_SPECSIG"/><signal id="Divisor0_SPECSIG" negated="ON"/><signal id="Quotient0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_7_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits0_SPECSIG"/><signal id="Quotient0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_7_4"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB1_7_5"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB1_8_1"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend8_SPECSIG"/><signal id="Dividend9_SPECSIG"/></pterm><pterm id="FB1_8_2"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_3"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_4"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend13_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_5"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend13_SPECSIG"/><signal id="Dividend9_SPECSIG"/></pterm><pterm id="FB1_9_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB1_9_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB1_9_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB1_9_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9_5"><signal id="Divider_FSM_FFd3"/><signal id="Dividend10_SPECSIG"/><signal id="Dividend9_SPECSIG"/></pterm><pterm id="FB1_10_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_10_2"><signal id="Divider_FSM_FFd3"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_10_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend13_SPECSIG"/><signal id="Quotient1_SPECSIG"/></pterm><pterm id="FB1_10_4"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB1_10_5"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB1_11_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend13_SPECSIG" negated="ON"/><signal id="Dividend14_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11_2"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend12_SPECSIG"/><signal id="Dividend13_SPECSIG"/></pterm><pterm id="FB1_11_3"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend12_SPECSIG" negated="ON"/><signal id="Dividend13_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11_4"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend13_SPECSIG" negated="ON"/><signal id="Dividend14_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11_5"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend13_SPECSIG" negated="ON"/><signal id="Quotient1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB1_12_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB1_12_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB1_12_4"><signal id="Divider_FSM_FFd3"/><signal id="Dividend13_SPECSIG"/><signal id="Dividend14_SPECSIG"/></pterm><pterm id="FB1_12_5"><signal id="Divider_FSM_FFd3"/><signal id="Dividend12_SPECSIG" negated="ON"/><signal id="Dividend13_SPECSIG" negated="ON"/><signal id="Dividend14_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend13_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend12_SPECSIG" negated="ON"/><signal id="Dividend13_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_3"><signal id="Divider_FSM_FFd3"/><signal id="Dividend12_SPECSIG"/><signal id="Dividend13_SPECSIG"/></pterm><pterm id="FB1_13_4"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend11_SPECSIG"/><signal id="Dividend12_SPECSIG"/></pterm><pterm id="FB1_13_5"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend11_SPECSIG" negated="ON"/><signal id="Dividend12_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB1_14_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB1_14_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB1_14_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend12_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_5"><signal id="Divider_FSM_FFd3"/><signal id="Dividend11_SPECSIG" negated="ON"/><signal id="Dividend12_SPECSIG" negated="ON"/><signal id="Dividend13_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_1"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend12_SPECSIG" negated="ON"/><signal id="Dividend13_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_2"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend12_SPECSIG" negated="ON"/><signal id="Quotient0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend12_SPECSIG"/><signal id="Quotient0_SPECSIG"/></pterm><pterm id="FB1_15_4"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB1_15_5"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB1_16_1"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend11_SPECSIG" negated="ON"/><signal id="Dividend12_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_2"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend11_SPECSIG" negated="ON"/><signal id="Dividend15_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend11_SPECSIG"/><signal id="Dividend15_SPECSIG"/></pterm><pterm id="FB1_16_4"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB1_16_5"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB1_17_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB1_17_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend11_SPECSIG" negated="ON"/><signal id="Dividend12_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_3"><signal id="Divider_FSM_FFd3"/><signal id="Dividend11_SPECSIG"/><signal id="Dividend12_SPECSIG"/></pterm><pterm id="FB1_17_4"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend10_SPECSIG"/><signal id="Dividend11_SPECSIG"/></pterm><pterm id="FB1_17_5"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend11_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB1_18_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB1_18_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend11_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_4"><signal id="Divider_FSM_FFd3"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend11_SPECSIG" negated="ON"/><signal id="Dividend12_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_5"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><equation id="Dividend10_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/><eq_pterm ptindx="FB1_2_3"/><eq_pterm ptindx="FB1_2_4"/><eq_pterm ptindx="FB1_2_5"/><eq_pterm import="1" ptindx="FB1_1_1"/><eq_pterm import="1" ptindx="FB1_1_2"/><eq_pterm import="1" ptindx="FB1_1_3"/><eq_pterm import="1" ptindx="FB1_1_4"/><eq_pterm import="1" ptindx="FB1_1_5"/><eq_pterm import="1" ptindx="FB1_18_5"/><eq_pterm import="1" ptindx="FB1_3_3"/><eq_pterm import="1" ptindx="FB1_3_4"/><eq_pterm import="1" ptindx="FB1_3_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="MuxCntr3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_3_1"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB1_3_2"/></reset><prld ptindx="GND"/></equation><equation id="Divisor4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_4_1"/><eq_pterm ptindx="FB1_4_2"/><eq_pterm ptindx="FB1_4_3"/><eq_pterm ptindx="FB1_4_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Divisor3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_5_1"/><eq_pterm ptindx="FB1_5_2"/><eq_pterm ptindx="FB1_5_3"/><eq_pterm import="1" ptindx="FB1_4_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Divisor2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_6_1"/><eq_pterm ptindx="FB1_6_2"/><eq_pterm import="1" ptindx="FB1_5_4"/><eq_pterm import="1" ptindx="FB1_5_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Quotient0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_7_1"/><eq_pterm ptindx="FB1_7_2"/><eq_pterm ptindx="FB1_7_3"/><eq_pterm import="1" ptindx="FB1_6_3"/><eq_pterm import="1" ptindx="FB1_6_4"/><eq_pterm import="1" ptindx="FB1_6_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Dividend9_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB1_10_1"/><eq_pterm ptindx="FB1_10_2"/><eq_pterm import="1" ptindx="FB1_9_1"/><eq_pterm import="1" ptindx="FB1_9_2"/><eq_pterm import="1" ptindx="FB1_9_3"/><eq_pterm import="1" ptindx="FB1_9_4"/><eq_pterm import="1" ptindx="FB1_9_5"/><eq_pterm import="1" ptindx="FB1_8_1"/><eq_pterm import="1" ptindx="FB1_8_2"/><eq_pterm import="1" ptindx="FB1_8_3"/><eq_pterm import="1" ptindx="FB1_8_4"/><eq_pterm import="1" ptindx="FB1_8_5"/><eq_pterm import="1" ptindx="FB1_7_4"/><eq_pterm import="1" ptindx="FB1_7_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Dividend13_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB1_13_1"/><eq_pterm import="1" ptindx="FB1_12_1"/><eq_pterm import="1" ptindx="FB1_12_2"/><eq_pterm import="1" ptindx="FB1_12_3"/><eq_pterm import="1" ptindx="FB1_12_4"/><eq_pterm import="1" ptindx="FB1_12_5"/><eq_pterm import="1" ptindx="FB1_11_1"/><eq_pterm import="1" ptindx="FB1_11_2"/><eq_pterm import="1" ptindx="FB1_11_3"/><eq_pterm import="1" ptindx="FB1_11_4"/><eq_pterm import="1" ptindx="FB1_11_5"/><eq_pterm import="1" ptindx="FB1_10_3"/><eq_pterm import="1" ptindx="FB1_10_4"/><eq_pterm import="1" ptindx="FB1_10_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Dividend12_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB1_14_1"/><eq_pterm ptindx="FB1_14_2"/><eq_pterm ptindx="FB1_14_3"/><eq_pterm ptindx="FB1_14_4"/><eq_pterm ptindx="FB1_14_5"/><eq_pterm import="1" ptindx="FB1_13_2"/><eq_pterm import="1" ptindx="FB1_13_3"/><eq_pterm import="1" ptindx="FB1_13_4"/><eq_pterm import="1" ptindx="FB1_13_5"/><eq_pterm import="1" ptindx="FB1_15_1"/><eq_pterm import="1" ptindx="FB1_15_2"/><eq_pterm import="1" ptindx="FB1_15_3"/><eq_pterm import="1" ptindx="FB1_15_4"/><eq_pterm import="1" ptindx="FB1_15_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Dividend11_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/><eq_pterm ptindx="FB1_18_3"/><eq_pterm ptindx="FB1_18_4"/><eq_pterm import="1" ptindx="FB1_17_1"/><eq_pterm import="1" ptindx="FB1_17_2"/><eq_pterm import="1" ptindx="FB1_17_3"/><eq_pterm import="1" ptindx="FB1_17_4"/><eq_pterm import="1" ptindx="FB1_17_5"/><eq_pterm import="1" ptindx="FB1_16_1"/><eq_pterm import="1" ptindx="FB1_16_2"/><eq_pterm import="1" ptindx="FB1_16_3"/><eq_pterm import="1" ptindx="FB1_16_4"/><eq_pterm import="1" ptindx="FB1_16_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="34" pinUse="2"><macrocell id="FB2_MC1" sigUse="15" signal="Dividend4_SPECSIG"><pterms pt1="FB2_1_1" pt2="FB2_1_2" pt3="FB2_1_3" pt4="FB2_1_4" pt5="FB2_1_5"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN71" sigUse="0" signal="Segments5_SPECSIG"><pterms pt1="FB2_2_1" pt2="FB2_2_2" pt3="FB2_2_3" pt4="FB2_2_4"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN72" sigUse="0" signal="Segments6_SPECSIG"><pterms pt1="FB2_3_1" pt2="FB2_3_2" pt3="FB2_3_3" pt4="FB2_3_4"/></macrocell><macrocell id="FB2_MC4" sigUse="15" signal="Dividend8_SPECSIG"><pterms pt1="FB2_4_1" pt2="FB2_4_2" pt3="FB2_4_3" pt4="FB2_4_4" pt5="FB2_4_5"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN74"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3" pt4="FB2_5_4" pt5="FB2_5_5"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN75" sigUse="7" signal="Divisor15_SPECSIG"><pterms pt1="FB2_6_1" pt2="FB2_6_2" pt3="FB2_6_3" pt4="FB2_6_4" pt5="FB2_6_5"/></macrocell><macrocell id="FB2_MC7" sigUse="7" signal="Divisor14_SPECSIG"><pterms pt1="FB2_7_1" pt2="FB2_7_2" pt3="FB2_7_3" pt4="FB2_7_4" pt5="FB2_7_5"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN76" sigUse="7" signal="Divisor13_SPECSIG"><pterms pt1="FB2_8_1" pt2="FB2_8_2" pt3="FB2_8_3" pt4="FB2_8_4" pt5="FB2_8_5"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN77" sigUse="15" signal="Dividend6_SPECSIG"><pterms pt1="FB2_9_1" pt2="FB2_9_2" pt3="FB2_9_3" pt4="FB2_9_4" pt5="FB2_9_5"/></macrocell><macrocell id="FB2_MC10"><pterms pt1="FB2_10_1" pt2="FB2_10_2" pt3="FB2_10_3" pt4="FB2_10_4" pt5="FB2_10_5"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN79" sigUse="15" signal="Dividend7_SPECSIG"><pterms pt1="FB2_11_1" pt2="FB2_11_2" pt3="FB2_11_3" pt4="FB2_11_4" pt5="FB2_11_5"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN80"><pterms pt1="FB2_12_1" pt2="FB2_12_2" pt3="FB2_12_3" pt4="FB2_12_4" pt5="FB2_12_5"/></macrocell><macrocell id="FB2_MC13"><pterms pt1="FB2_13_1" pt2="FB2_13_2" pt3="FB2_13_3" pt4="FB2_13_4" pt5="FB2_13_5"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN81"><pterms pt1="FB2_14_1" pt2="FB2_14_2" pt3="FB2_14_3" pt4="FB2_14_4" pt5="FB2_14_5"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN82" sigUse="15" signal="Dividend5_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2" pt3="FB2_15_3" pt4="FB2_15_4" pt5="FB2_15_5"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN83" sigUse="7" signal="Divisor1_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2" pt3="FB2_16_3" pt4="FB2_16_4" pt5="FB2_16_5"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN84" sigUse="5" signal="MuxCntr4_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3" pt4="FB2_17_4" pt5="FB2_17_5"/></macrocell><macrocell id="FB2_MC18"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4" pt5="FB2_18_5"/></macrocell><fbinput id="FB2_I1" signal="DecoderCntr0_SPECSIG"/><fbinput id="FB2_I2" signal="DecoderCntr1_SPECSIG"/><fbinput id="FB2_I3" signal="DecoderCntr2_SPECSIG"/><fbinput id="FB2_I4" signal="DecoderCntr3_SPECSIG"/><fbinput id="FB2_I5" signal="Dividend10_SPECSIG"/><fbinput id="FB2_I6" signal="Dividend11_SPECSIG"/><fbinput id="FB2_I7" signal="Dividend12_SPECSIG"/><fbinput id="FB2_I8" signal="Dividend4_SPECSIG"/><fbinput id="FB2_I9" signal="Dividend5_SPECSIG"/><fbinput id="FB2_I10" signal="Dividend6_SPECSIG"/><fbinput id="FB2_I11" signal="Dividend7_SPECSIG"/><fbinput id="FB2_I12" signal="Dividend8_SPECSIG"/><fbinput id="FB2_I13" signal="Dividend9_SPECSIG"/><fbinput id="FB2_I14" signal="Divider_FSM_FFd1"/><fbinput id="FB2_I15" signal="Divider_FSM_FFd2"/><fbinput id="FB2_I16" signal="Divider_FSM_FFd3"/><fbinput id="FB2_I17" signal="Divisor0_SPECSIG"/><fbinput id="FB2_I18" signal="Divisor13_SPECSIG"/><fbinput id="FB2_I19" signal="Divisor14_SPECSIG"/><fbinput id="FB2_I20" signal="Divisor15_SPECSIG"/><fbinput id="FB2_I21" signal="Divisor1_SPECSIG"/><fbinput id="FB2_I22" signal="Divisor2_SPECSIG"/><fbinput id="FB2_I23" signal="Divisor5_SPECSIG"/><fbinput id="FB2_I24" signal="HexDigits1_SPECSIG"/><fbinput id="FB2_I25" signal="HexDigits2_SPECSIG"/><fbinput id="FB2_I26" signal="HexDigits3_BUFR_SPECSIG"/><fbinput id="FB2_I27" signal="InDivisor"/><fbinput id="FB2_I28" signal="KeypadRDYS"/><fbinput id="FB2_I29" signal="KeypadRDY"/><fbinput id="FB2_I30" signal="MuxCntr0_SPECSIG"/><fbinput id="FB2_I31" signal="MuxCntr1_SPECSIG"/><fbinput id="FB2_I32" signal="MuxCntr2_SPECSIG"/><fbinput id="FB2_I33" signal="MuxCntr3_SPECSIG"/><fbinput id="FB2_I34" signal="Reset"/><pterm id="FB2_1_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB2_1_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB2_1_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB2_1_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_1_5"><signal id="Divider_FSM_FFd3"/><signal id="HexDigits3_BUFR_SPECSIG" negated="ON"/><signal id="Dividend4_SPECSIG" negated="ON"/><signal id="Dividend5_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2_1"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend4_SPECSIG" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2_2"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend4_SPECSIG"/><signal id="Dividend8_SPECSIG"/></pterm><pterm id="FB2_2_3"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB2_2_4"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB2_3_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB2_3_2"><signal id="Divider_FSM_FFd3"/><signal id="Dividend8_SPECSIG"/><signal id="Dividend9_SPECSIG"/></pterm><pterm id="FB2_3_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend7_SPECSIG"/><signal id="Dividend8_SPECSIG"/></pterm><pterm id="FB2_3_4"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend7_SPECSIG" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB2_4_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB2_4_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB2_4_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4_5"><signal id="Divider_FSM_FFd3"/><signal id="Dividend7_SPECSIG" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_1"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend8_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_2"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend12_SPECSIG" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend12_SPECSIG"/><signal id="Dividend8_SPECSIG"/></pterm><pterm id="FB2_5_4"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB2_5_5"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB2_6_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor0_SPECSIG"/><signal id="Divisor15_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor0_SPECSIG" negated="ON"/><signal id="Divisor15_SPECSIG"/></pterm><pterm id="FB2_6_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits3_BUFR_SPECSIG"/><signal id="Divisor15_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits3_BUFR_SPECSIG" negated="ON"/><signal id="Divisor15_SPECSIG"/></pterm><pterm id="FB2_6_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits2_SPECSIG"/><signal id="Divisor14_SPECSIG" negated="ON"/></pterm><pterm id="FB2_7_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor14_SPECSIG" negated="ON"/><signal id="Divisor15_SPECSIG"/></pterm><pterm id="FB2_7_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor14_SPECSIG"/><signal id="Divisor15_SPECSIG" negated="ON"/></pterm><pterm id="FB2_7_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits2_SPECSIG" negated="ON"/><signal id="Divisor14_SPECSIG"/></pterm><pterm id="FB2_7_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor13_SPECSIG"/><signal id="Divisor14_SPECSIG" negated="ON"/></pterm><pterm id="FB2_7_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits1_SPECSIG"/><signal id="Divisor13_SPECSIG" negated="ON"/></pterm><pterm id="FB2_8_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor13_SPECSIG" negated="ON"/><signal id="Divisor14_SPECSIG"/></pterm><pterm id="FB2_8_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits1_SPECSIG" negated="ON"/><signal id="Divisor13_SPECSIG"/></pterm><pterm id="FB2_8_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend6_SPECSIG" negated="ON"/><signal id="Dividend7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_8_4"><signal id="Divider_FSM_FFd3"/><signal id="Dividend6_SPECSIG"/><signal id="Dividend7_SPECSIG"/></pterm><pterm id="FB2_8_5"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend5_SPECSIG"/><signal id="Dividend6_SPECSIG"/></pterm><pterm id="FB2_9_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB2_9_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB2_9_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB2_9_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend6_SPECSIG" negated="ON"/></pterm><pterm id="FB2_9_5"><signal id="Divider_FSM_FFd3"/><signal id="Dividend5_SPECSIG" negated="ON"/><signal id="Dividend6_SPECSIG" negated="ON"/><signal id="Dividend7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_10_1"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend5_SPECSIG" negated="ON"/><signal id="Dividend6_SPECSIG" negated="ON"/></pterm><pterm id="FB2_10_2"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend6_SPECSIG" negated="ON"/><signal id="Dividend7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_10_3"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend10_SPECSIG" negated="ON"/><signal id="Dividend6_SPECSIG" negated="ON"/></pterm><pterm id="FB2_10_4"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend10_SPECSIG"/><signal id="Dividend6_SPECSIG"/></pterm><pterm id="FB2_10_5"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB2_11_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB2_11_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB2_11_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11_4"><signal id="Divider_FSM_FFd3"/><signal id="Dividend6_SPECSIG" negated="ON"/><signal id="Dividend7_SPECSIG" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11_5"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB2_12_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB2_12_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend7_SPECSIG" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/></pterm><pterm id="FB2_12_3"><signal id="Divider_FSM_FFd3"/><signal id="Dividend7_SPECSIG"/><signal id="Dividend8_SPECSIG"/></pterm><pterm id="FB2_12_4"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend6_SPECSIG"/><signal id="Dividend7_SPECSIG"/></pterm><pterm id="FB2_12_5"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend6_SPECSIG" negated="ON"/><signal id="Dividend7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13_1"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend7_SPECSIG" negated="ON"/><signal id="Dividend8_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13_2"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend11_SPECSIG" negated="ON"/><signal id="Dividend7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend11_SPECSIG"/><signal id="Dividend7_SPECSIG"/></pterm><pterm id="FB2_13_4"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB2_13_5"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB2_14_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend5_SPECSIG" negated="ON"/><signal id="Dividend6_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14_2"><signal id="Divider_FSM_FFd3"/><signal id="Dividend5_SPECSIG"/><signal id="Dividend6_SPECSIG"/></pterm><pterm id="FB2_14_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend4_SPECSIG"/><signal id="Dividend5_SPECSIG"/></pterm><pterm id="FB2_14_4"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend4_SPECSIG" negated="ON"/><signal id="Dividend5_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14_5"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend5_SPECSIG" negated="ON"/><signal id="Dividend6_SPECSIG" negated="ON"/></pterm><pterm id="FB2_15_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB2_15_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB2_15_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB2_15_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend5_SPECSIG" negated="ON"/></pterm><pterm id="FB2_15_5"><signal id="Divider_FSM_FFd3"/><signal id="Dividend4_SPECSIG" negated="ON"/><signal id="Dividend5_SPECSIG" negated="ON"/><signal id="Dividend6_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor1_SPECSIG" negated="ON"/><signal id="Divisor2_SPECSIG"/></pterm><pterm id="FB2_16_2"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend5_SPECSIG" negated="ON"/><signal id="Dividend9_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend5_SPECSIG"/><signal id="Dividend9_SPECSIG"/></pterm><pterm id="FB2_16_4"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB2_16_5"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB2_17_1"><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB2_17_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor1_SPECSIG"/><signal id="Divisor2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor1_SPECSIG"/><signal id="Divisor5_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor1_SPECSIG" negated="ON"/><signal id="Divisor5_SPECSIG"/></pterm><pterm id="FB2_18_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend4_SPECSIG" negated="ON"/><signal id="Dividend5_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_2"><signal id="Divider_FSM_FFd3"/><signal id="Dividend4_SPECSIG"/><signal id="Dividend5_SPECSIG"/></pterm><pterm id="FB2_18_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="HexDigits3_BUFR_SPECSIG"/><signal id="Dividend4_SPECSIG"/></pterm><pterm id="FB2_18_4"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits3_BUFR_SPECSIG" negated="ON"/><signal id="Dividend4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_5"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend4_SPECSIG" negated="ON"/><signal id="Dividend5_SPECSIG" negated="ON"/></pterm><equation id="Dividend4_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB2_1_1"/><eq_pterm ptindx="FB2_1_2"/><eq_pterm ptindx="FB2_1_3"/><eq_pterm ptindx="FB2_1_4"/><eq_pterm ptindx="FB2_1_5"/><eq_pterm import="1" ptindx="FB2_2_1"/><eq_pterm import="1" ptindx="FB2_2_2"/><eq_pterm import="1" ptindx="FB2_2_3"/><eq_pterm import="1" ptindx="FB2_2_4"/><eq_pterm import="1" ptindx="FB2_18_1"/><eq_pterm import="1" ptindx="FB2_18_2"/><eq_pterm import="1" ptindx="FB2_18_3"/><eq_pterm import="1" ptindx="FB2_18_4"/><eq_pterm import="1" ptindx="FB2_18_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Segments5_SPECSIG" userloc="P71"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Segments6_SPECSIG" userloc="P72"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Dividend8_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB2_4_1"/><eq_pterm ptindx="FB2_4_2"/><eq_pterm ptindx="FB2_4_3"/><eq_pterm ptindx="FB2_4_4"/><eq_pterm ptindx="FB2_4_5"/><eq_pterm import="1" ptindx="FB2_3_1"/><eq_pterm import="1" ptindx="FB2_3_2"/><eq_pterm import="1" ptindx="FB2_3_3"/><eq_pterm import="1" ptindx="FB2_3_4"/><eq_pterm import="1" ptindx="FB2_5_1"/><eq_pterm import="1" ptindx="FB2_5_2"/><eq_pterm import="1" ptindx="FB2_5_3"/><eq_pterm import="1" ptindx="FB2_5_4"/><eq_pterm import="1" ptindx="FB2_5_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Divisor15_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_6_1"/><eq_pterm ptindx="FB2_6_2"/><eq_pterm ptindx="FB2_6_3"/><eq_pterm ptindx="FB2_6_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Divisor14_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_7_1"/><eq_pterm ptindx="FB2_7_2"/><eq_pterm ptindx="FB2_7_3"/><eq_pterm import="1" ptindx="FB2_6_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Divisor13_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_8_1"/><eq_pterm ptindx="FB2_8_2"/><eq_pterm import="1" ptindx="FB2_7_4"/><eq_pterm import="1" ptindx="FB2_7_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Dividend6_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB2_9_1"/><eq_pterm ptindx="FB2_9_2"/><eq_pterm ptindx="FB2_9_3"/><eq_pterm ptindx="FB2_9_4"/><eq_pterm ptindx="FB2_9_5"/><eq_pterm import="1" ptindx="FB2_8_3"/><eq_pterm import="1" ptindx="FB2_8_4"/><eq_pterm import="1" ptindx="FB2_8_5"/><eq_pterm import="1" ptindx="FB2_10_1"/><eq_pterm import="1" ptindx="FB2_10_2"/><eq_pterm import="1" ptindx="FB2_10_3"/><eq_pterm import="1" ptindx="FB2_10_4"/><eq_pterm import="1" ptindx="FB2_10_5"/><eq_pterm import="1" ptindx="FB2_11_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Dividend7_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB2_11_1"/><eq_pterm ptindx="FB2_11_2"/><eq_pterm ptindx="FB2_11_3"/><eq_pterm ptindx="FB2_11_4"/><eq_pterm import="1" ptindx="FB2_12_1"/><eq_pterm import="1" ptindx="FB2_12_2"/><eq_pterm import="1" ptindx="FB2_12_3"/><eq_pterm import="1" ptindx="FB2_12_4"/><eq_pterm import="1" ptindx="FB2_12_5"/><eq_pterm import="1" ptindx="FB2_13_1"/><eq_pterm import="1" ptindx="FB2_13_2"/><eq_pterm import="1" ptindx="FB2_13_3"/><eq_pterm import="1" ptindx="FB2_13_4"/><eq_pterm import="1" ptindx="FB2_13_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Dividend5_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB2_15_1"/><eq_pterm ptindx="FB2_15_2"/><eq_pterm ptindx="FB2_15_3"/><eq_pterm ptindx="FB2_15_4"/><eq_pterm ptindx="FB2_15_5"/><eq_pterm import="1" ptindx="FB2_14_1"/><eq_pterm import="1" ptindx="FB2_14_2"/><eq_pterm import="1" ptindx="FB2_14_3"/><eq_pterm import="1" ptindx="FB2_14_4"/><eq_pterm import="1" ptindx="FB2_14_5"/><eq_pterm import="1" ptindx="FB2_16_2"/><eq_pterm import="1" ptindx="FB2_16_3"/><eq_pterm import="1" ptindx="FB2_16_4"/><eq_pterm import="1" ptindx="FB2_16_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Divisor1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_16_1"/><eq_pterm import="1" ptindx="FB2_17_3"/><eq_pterm import="1" ptindx="FB2_17_4"/><eq_pterm import="1" ptindx="FB2_17_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="MuxCntr4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB2_17_2"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="29" pinUse="8"><macrocell id="FB3_MC1" sigUse="2" signal="MuxCntr1_SPECSIG"><pterms pt1="FB3_1_1" pt2="FB3_1_2" pt3="FB3_1_3" pt4="FB3_1_4" pt5="FB3_1_5"/></macrocell><macrocell id="FB3_MC2" pin="FB3_MC2_PIN14" sigUse="17" signal="HexDigits3_BUFR_SPECSIG"><pterms pt1="FB3_2_1" pt2="FB3_2_2" pt3="FB3_2_3" pt4="FB3_2_4" pt5="FB3_2_5"/></macrocell><macrocell id="FB3_MC3" pin="FB3_MC3_PIN15" sigUse="0" signal="KeypadCols0_SPECSIG"><pterms pt1="FB3_3_1" pt2="FB3_3_2" pt3="FB3_3_3" pt4="FB3_3_4"/></macrocell><macrocell id="FB3_MC4" sigUse="7" signal="Divisor8_SPECSIG"><pterms pt1="FB3_4_1" pt2="FB3_4_2" pt3="FB3_4_3" pt4="FB3_4_4"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN17" sigUse="0" signal="KeypadCols1_SPECSIG"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN18" sigUse="0" signal="KeypadCols2_SPECSIG"/><macrocell id="FB3_MC7" sigUse="7" signal="Divisor9_SPECSIG"><pterms pt1="FB3_7_1" pt2="FB3_7_2" pt3="FB3_7_3" pt4="FB3_7_4"/></macrocell><macrocell id="FB3_MC8" pin="FB3_MC8_PIN19" sigUse="0" signal="KeypadCols3_SPECSIG"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN20" sigUse="1" signal="HexDigits3_SPECSIG"><pterms pt1="FB3_9_1" pt2="FB3_9_2" pt3="FB3_9_3" pt4="FB3_9_4" pt5="FB3_9_5"/></macrocell><macrocell id="FB3_MC10"><pterms pt1="FB3_10_1" pt2="FB3_10_2" pt3="FB3_10_3" pt4="FB3_10_4" pt5="FB3_10_5"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN21" sigUse="17" signal="HexDigits2_SPECSIG"><pterms pt1="FB3_11_1" pt2="FB3_11_2" pt3="FB3_11_3" pt4="FB3_11_4" pt5="FB3_11_5"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN23" sigUse="17" signal="HexDigits1_SPECSIG"><pterms pt1="FB3_12_1" pt2="FB3_12_2" pt3="FB3_12_3" pt4="FB3_12_4" pt5="FB3_12_5"/></macrocell><macrocell id="FB3_MC13"><pterms pt1="FB3_13_1" pt2="FB3_13_2" pt3="FB3_13_3" pt4="FB3_13_4" pt5="FB3_13_5"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN24" sigUse="17" signal="HexDigits0_SPECSIG"><pterms pt1="FB3_14_1" pt2="FB3_14_2" pt3="FB3_14_3" pt4="FB3_14_4" pt5="FB3_14_5"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN25"><pterms pt1="FB3_15_1" pt2="FB3_15_2" pt3="FB3_15_3" pt4="FB3_15_4" pt5="FB3_15_5"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN26" sigUse="3" signal="MuxCntr2_SPECSIG"><pterms pt1="FB3_16_1" pt2="FB3_16_2" pt3="FB3_16_3" pt4="FB3_16_4"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN31" sigUse="2" signal="highBit"><pterms pt1="FB3_17_1" pt2="FB3_17_2"/></macrocell><macrocell id="FB3_MC18" sigUse="1" signal="MuxCntr0_SPECSIG"><pterms pt1="FB3_18_1"/></macrocell><fbinput id="FB3_I1" signal="DecoderCntr0_SPECSIG"/><fbinput id="FB3_I2" signal="DecoderCntr1_SPECSIG"/><fbinput id="FB3_I3" signal="DecoderCntr2_SPECSIG"/><fbinput id="FB3_I4" signal="DecoderCntr3_SPECSIG"/><fbinput id="FB3_I5" signal="Dividend4_SPECSIG"/><fbinput id="FB3_I6" signal="Dividend5_SPECSIG"/><fbinput id="FB3_I7" signal="Dividend6_SPECSIG"/><fbinput id="FB3_I8" signal="Dividend7_SPECSIG"/><fbinput id="FB3_I9" signal="Divider_FSM_FFd1"/><fbinput id="FB3_I10" signal="Divider_FSM_FFd2"/><fbinput id="FB3_I11" signal="Divider_FSM_FFd3"/><fbinput id="FB3_I12" signal="Divisor10_SPECSIG"/><fbinput id="FB3_I13" signal="Divisor12_SPECSIG"/><fbinput id="FB3_I14" signal="Divisor13_SPECSIG"/><fbinput id="FB3_I15" signal="Divisor8_SPECSIG"/><fbinput id="FB3_I16" signal="Divisor9_SPECSIG"/><fbinput id="FB3_I17" signal="FC_0_OUT_SPECSIG"/><fbinput id="FB3_I18" signal="HexDigits0_SPECSIG"/><fbinput id="FB3_I19" signal="HexDigits1_SPECSIG"/><fbinput id="FB3_I20" signal="HexDigits2_SPECSIG"/><fbinput id="FB3_I21" signal="HexDigits3_BUFR_SPECSIG"/><fbinput id="FB3_I22" signal="InDivisor"/><fbinput id="FB3_I23" signal="KeypadRDYS"/><fbinput id="FB3_I24" signal="KeypadRDY"/><fbinput id="FB3_I25" signal="Keypad0_SPECSIG"/><fbinput id="FB3_I26" signal="Keypad1_SPECSIG"/><fbinput id="FB3_I27" signal="Keypad2_SPECSIG"/><fbinput id="FB3_I28" signal="Keypad3_SPECSIG"/><fbinput id="FB3_I29" signal="MuxCntr0_SPECSIG"/><fbinput id="FB3_I30" signal="MuxCntr1_SPECSIG"/><fbinput id="FB3_I31" signal="MuxCntr9_SPECSIG"/><fbinput id="FB3_I32" signal="Quotient15_SPECSIG"/><fbinput id="FB3_I33" signal="Reset"/><pterm id="FB3_1_1"><signal id="MuxCntr0_SPECSIG"/></pterm><pterm id="FB3_1_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB3_1_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits3_BUFR_SPECSIG"/></pterm><pterm id="FB3_1_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend7_SPECSIG"/><signal id="KeypadRDY" negated="ON"/></pterm><pterm id="FB3_1_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend7_SPECSIG"/><signal id="FC_0_OUT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_2_1"><signal id="Reset" negated="ON"/><signal id="HexDigits3_BUFR_SPECSIG"/></pterm><pterm id="FB3_2_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="HexDigits2_SPECSIG"/></pterm><pterm id="FB3_2_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend4_SPECSIG"/></pterm><pterm id="FB3_2_4"><signal id="Reset"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend4_SPECSIG"/></pterm><pterm id="FB3_2_5"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits3_BUFR_SPECSIG"/></pterm><pterm id="FB3_3_1"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend7_SPECSIG"/><signal id="InDivisor" negated="ON"/></pterm><pterm id="FB3_3_2"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend7_SPECSIG"/><signal id="InDivisor"/></pterm><pterm id="FB3_3_3"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="InDivisor"/><signal id="Keypad3_SPECSIG"/><signal id="KeypadRDY"/><signal id="FC_0_OUT_SPECSIG"/></pterm><pterm id="FB3_3_4"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="Keypad3_SPECSIG"/><signal id="KeypadRDY"/><signal id="FC_0_OUT_SPECSIG"/></pterm><pterm id="FB3_4_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor8_SPECSIG" negated="ON"/><signal id="Divisor9_SPECSIG"/></pterm><pterm id="FB3_4_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor8_SPECSIG"/><signal id="Divisor9_SPECSIG" negated="ON"/></pterm><pterm id="FB3_4_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor12_SPECSIG"/><signal id="Divisor8_SPECSIG" negated="ON"/></pterm><pterm id="FB3_4_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor12_SPECSIG" negated="ON"/><signal id="Divisor8_SPECSIG"/></pterm><pterm id="FB3_7_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor10_SPECSIG"/><signal id="Divisor9_SPECSIG" negated="ON"/></pterm><pterm id="FB3_7_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor10_SPECSIG" negated="ON"/><signal id="Divisor9_SPECSIG"/></pterm><pterm id="FB3_7_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor13_SPECSIG"/><signal id="Divisor9_SPECSIG" negated="ON"/></pterm><pterm id="FB3_7_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor13_SPECSIG" negated="ON"/><signal id="Divisor9_SPECSIG"/></pterm><pterm id="FB3_9_1"><signal id="HexDigits3_BUFR_SPECSIG"/></pterm><pterm id="FB3_9_2"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend6_SPECSIG"/><signal id="InDivisor" negated="ON"/></pterm><pterm id="FB3_9_3"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend6_SPECSIG"/><signal id="InDivisor"/></pterm><pterm id="FB3_9_4"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="InDivisor"/><signal id="Keypad2_SPECSIG"/><signal id="KeypadRDY"/><signal id="FC_0_OUT_SPECSIG"/></pterm><pterm id="FB3_9_5"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="Keypad2_SPECSIG"/><signal id="KeypadRDY"/><signal id="FC_0_OUT_SPECSIG"/></pterm><pterm id="FB3_10_1"><signal id="Reset"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits3_BUFR_SPECSIG"/></pterm><pterm id="FB3_10_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits2_SPECSIG"/></pterm><pterm id="FB3_10_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits2_SPECSIG"/></pterm><pterm id="FB3_10_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend6_SPECSIG"/><signal id="KeypadRDY" negated="ON"/></pterm><pterm id="FB3_10_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend6_SPECSIG"/><signal id="FC_0_OUT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_11_1"><signal id="Reset" negated="ON"/><signal id="HexDigits2_SPECSIG"/></pterm><pterm id="FB3_11_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="HexDigits1_SPECSIG"/></pterm><pterm id="FB3_11_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits3_BUFR_SPECSIG"/></pterm><pterm id="FB3_11_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits1_SPECSIG"/></pterm><pterm id="FB3_11_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend5_SPECSIG"/><signal id="KeypadRDY" negated="ON"/></pterm><pterm id="FB3_12_1"><signal id="Reset" negated="ON"/><signal id="HexDigits1_SPECSIG"/></pterm><pterm id="FB3_12_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="HexDigits0_SPECSIG"/></pterm><pterm id="FB3_12_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits2_SPECSIG"/></pterm><pterm id="FB3_12_4"><signal id="Reset"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits2_SPECSIG"/></pterm><pterm id="FB3_12_5"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits1_SPECSIG"/></pterm><pterm id="FB3_13_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend5_SPECSIG"/><signal id="FC_0_OUT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_13_2"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend5_SPECSIG"/><signal id="InDivisor" negated="ON"/></pterm><pterm id="FB3_13_3"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend5_SPECSIG"/><signal id="InDivisor"/></pterm><pterm id="FB3_13_4"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="InDivisor"/><signal id="Keypad1_SPECSIG"/><signal id="KeypadRDY"/><signal id="FC_0_OUT_SPECSIG"/></pterm><pterm id="FB3_13_5"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="Keypad1_SPECSIG"/><signal id="KeypadRDY"/><signal id="FC_0_OUT_SPECSIG"/></pterm><pterm id="FB3_14_1"><signal id="Reset" negated="ON"/><signal id="HexDigits0_SPECSIG"/></pterm><pterm id="FB3_14_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient15_SPECSIG"/></pterm><pterm id="FB3_14_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits1_SPECSIG"/></pterm><pterm id="FB3_14_4"><signal id="Reset"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits1_SPECSIG"/></pterm><pterm id="FB3_14_5"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits0_SPECSIG"/></pterm><pterm id="FB3_15_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits0_SPECSIG"/></pterm><pterm id="FB3_15_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend4_SPECSIG"/><signal id="KeypadRDY" negated="ON"/></pterm><pterm id="FB3_15_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend4_SPECSIG"/><signal id="FC_0_OUT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_4"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend4_SPECSIG"/><signal id="InDivisor" negated="ON"/></pterm><pterm id="FB3_15_5"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend4_SPECSIG"/><signal id="InDivisor"/></pterm><pterm id="FB3_16_1"><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/></pterm><pterm id="FB3_16_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB3_16_3"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="InDivisor"/><signal id="Keypad0_SPECSIG"/><signal id="KeypadRDY"/><signal id="FC_0_OUT_SPECSIG"/></pterm><pterm id="FB3_16_4"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="Keypad0_SPECSIG"/><signal id="KeypadRDY"/><signal id="FC_0_OUT_SPECSIG"/></pterm><pterm id="FB3_17_1"><signal id="MuxCntr9_SPECSIG"/></pterm><pterm id="FB3_17_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB3_18_1"><signal id="Reset" negated="ON"/></pterm><equation id="MuxCntr1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_1_1"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB3_1_2"/></reset><prld ptindx="GND"/></equation><equation id="HexDigits3_BUFR_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_2_1"/><eq_pterm ptindx="FB3_2_2"/><eq_pterm ptindx="FB3_2_3"/><eq_pterm ptindx="FB3_2_4"/><eq_pterm ptindx="FB3_2_5"/><eq_pterm import="1" ptindx="FB3_1_3"/><eq_pterm import="1" ptindx="FB3_1_4"/><eq_pterm import="1" ptindx="FB3_1_5"/><eq_pterm import="1" ptindx="FB3_3_1"/><eq_pterm import="1" ptindx="FB3_3_2"/><eq_pterm import="1" ptindx="FB3_3_3"/><eq_pterm import="1" ptindx="FB3_3_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="KeypadCols0_SPECSIG" userloc="P15"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Divisor8_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_4_1"/><eq_pterm ptindx="FB3_4_2"/><eq_pterm ptindx="FB3_4_3"/><eq_pterm ptindx="FB3_4_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="KeypadCols1_SPECSIG" userloc="P17"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="KeypadCols2_SPECSIG" userloc="P18"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Divisor9_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_7_1"/><eq_pterm ptindx="FB3_7_2"/><eq_pterm ptindx="FB3_7_3"/><eq_pterm ptindx="FB3_7_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="KeypadCols3_SPECSIG" userloc="P19"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="HexDigits3_SPECSIG" userloc="P20"><d2><eq_pterm ptindx="FB3_9_1"/></d2></equation><equation id="HexDigits2_SPECSIG" regUse="D" userloc="P21"><d2><eq_pterm ptindx="FB3_11_1"/><eq_pterm ptindx="FB3_11_2"/><eq_pterm ptindx="FB3_11_3"/><eq_pterm import="1" ptindx="FB3_10_1"/><eq_pterm import="1" ptindx="FB3_10_2"/><eq_pterm import="1" ptindx="FB3_10_3"/><eq_pterm import="1" ptindx="FB3_10_4"/><eq_pterm import="1" ptindx="FB3_10_5"/><eq_pterm import="1" ptindx="FB3_9_2"/><eq_pterm import="1" ptindx="FB3_9_3"/><eq_pterm import="1" ptindx="FB3_9_4"/><eq_pterm import="1" ptindx="FB3_9_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="HexDigits1_SPECSIG" regUse="D" userloc="P23"><d2><eq_pterm ptindx="FB3_12_1"/><eq_pterm ptindx="FB3_12_2"/><eq_pterm ptindx="FB3_12_3"/><eq_pterm ptindx="FB3_12_4"/><eq_pterm ptindx="FB3_12_5"/><eq_pterm import="1" ptindx="FB3_11_4"/><eq_pterm import="1" ptindx="FB3_11_5"/><eq_pterm import="1" ptindx="FB3_13_1"/><eq_pterm import="1" ptindx="FB3_13_2"/><eq_pterm import="1" ptindx="FB3_13_3"/><eq_pterm import="1" ptindx="FB3_13_4"/><eq_pterm import="1" ptindx="FB3_13_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="HexDigits0_SPECSIG" regUse="D" userloc="P24"><d2><eq_pterm ptindx="FB3_14_1"/><eq_pterm ptindx="FB3_14_2"/><eq_pterm ptindx="FB3_14_3"/><eq_pterm ptindx="FB3_14_4"/><eq_pterm ptindx="FB3_14_5"/><eq_pterm import="1" ptindx="FB3_15_1"/><eq_pterm import="1" ptindx="FB3_15_2"/><eq_pterm import="1" ptindx="FB3_15_3"/><eq_pterm import="1" ptindx="FB3_15_4"/><eq_pterm import="1" ptindx="FB3_15_5"/><eq_pterm import="1" ptindx="FB3_16_3"/><eq_pterm import="1" ptindx="FB3_16_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="MuxCntr2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_16_1"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB3_16_2"/></reset><prld ptindx="GND"/></equation><equation id="highBit" regUse="D"><d2><eq_pterm ptindx="FB3_17_1"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB3_17_2"/></reset><prld ptindx="GND"/></equation><equation id="MuxCntr0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB3_18_1"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="33" pinUse="6"><macrocell id="FB4_MC1" sigUse="7" signal="Divisor12_SPECSIG"><pterms pt1="FB4_1_1" pt2="FB4_1_2" pt3="FB4_1_3" pt4="FB4_1_4" pt5="FB4_1_5"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN57" sigUse="0" signal="Digits0_SPECSIG"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN58" sigUse="7" signal="Divisor0_SPECSIG"><pterms pt1="FB4_3_1" pt2="FB4_3_2" pt3="FB4_3_3" pt4="FB4_3_4" pt5="FB4_3_5"/></macrocell><macrocell id="FB4_MC4" sigUse="8" signal="Quotient9_SPECSIG"><pterms pt1="FB4_4_1" pt2="FB4_4_2" pt3="FB4_4_3" pt4="FB4_4_4" pt5="FB4_4_5"/></macrocell><macrocell id="FB4_MC5" pin="FB4_MC5_PIN61" sigUse="8" signal="Quotient8_SPECSIG"><pterms pt1="FB4_5_1" pt2="FB4_5_2" pt3="FB4_5_3" pt4="FB4_5_4" pt5="FB4_5_5"/></macrocell><macrocell id="FB4_MC6" pin="FB4_MC6_PIN62" sigUse="8" signal="Quotient7_SPECSIG"><pterms pt1="FB4_6_1" pt2="FB4_6_2" pt3="FB4_6_3" pt4="FB4_6_4" pt5="FB4_6_5"/></macrocell><macrocell id="FB4_MC7" sigUse="8" signal="Quotient6_SPECSIG"><pterms pt1="FB4_7_1" pt2="FB4_7_2" pt3="FB4_7_3" pt4="FB4_7_4" pt5="FB4_7_5"/></macrocell><macrocell id="FB4_MC8" pin="FB4_MC8_PIN63" sigUse="0" signal="Segments0_SPECSIG"><pterms pt1="FB4_8_1" pt2="FB4_8_2" pt3="FB4_8_3"/></macrocell><macrocell id="FB4_MC9" pin="FB4_MC9_PIN65" sigUse="0" signal="Segments1_SPECSIG"><pterms pt1="FB4_9_1"/></macrocell><macrocell id="FB4_MC10" sigUse="8" signal="Quotient15_SPECSIG"><pterms pt1="FB4_10_1" pt2="FB4_10_2" pt3="FB4_10_3" pt4="FB4_10_4" pt5="FB4_10_5"/></macrocell><macrocell id="FB4_MC11" pin="FB4_MC11_PIN66" sigUse="0" signal="Segments2_SPECSIG"><pterms pt1="FB4_11_1"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PIN67" sigUse="8" signal="Quotient14_SPECSIG"><pterms pt1="FB4_12_1" pt2="FB4_12_2" pt3="FB4_12_3" pt4="FB4_12_4" pt5="FB4_12_5"/></macrocell><macrocell id="FB4_MC13" sigUse="8" signal="Quotient13_SPECSIG"><pterms pt1="FB4_13_1" pt2="FB4_13_2" pt3="FB4_13_3" pt4="FB4_13_4" pt5="FB4_13_5"/></macrocell><macrocell id="FB4_MC14" pin="FB4_MC14_PIN68" sigUse="8" signal="Quotient12_SPECSIG"><pterms pt1="FB4_14_1" pt2="FB4_14_2" pt3="FB4_14_3" pt4="FB4_14_4" pt5="FB4_14_5"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN69" sigUse="0" signal="Segments3_SPECSIG"><pterms pt1="FB4_15_1" pt2="FB4_15_2"/></macrocell><macrocell id="FB4_MC16" sigUse="8" signal="Quotient11_SPECSIG"><pterms pt1="FB4_16_1" pt2="FB4_16_2" pt3="FB4_16_3" pt4="FB4_16_4" pt5="FB4_16_5"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN70" sigUse="0" signal="Segments4_SPECSIG"><pterms pt1="FB4_17_1"/></macrocell><macrocell id="FB4_MC18" sigUse="8" signal="Quotient10_SPECSIG"><pterms pt1="FB4_18_1" pt2="FB4_18_2" pt3="FB4_18_3" pt4="FB4_18_4" pt5="FB4_18_5"/></macrocell><fbinput id="FB4_I1" signal="Dividend10_SPECSIG"/><fbinput id="FB4_I2" signal="Dividend11_SPECSIG"/><fbinput id="FB4_I3" signal="Dividend12_SPECSIG"/><fbinput id="FB4_I4" signal="Dividend13_SPECSIG"/><fbinput id="FB4_I5" signal="Dividend14_SPECSIG"/><fbinput id="FB4_I6" signal="Dividend15_SPECSIG"/><fbinput id="FB4_I7" signal="Dividend6_SPECSIG"/><fbinput id="FB4_I8" signal="Dividend7_SPECSIG"/><fbinput id="FB4_I9" signal="Dividend8_SPECSIG"/><fbinput id="FB4_I10" signal="Dividend9_SPECSIG"/><fbinput id="FB4_I11" signal="Divider_FSM_FFd1"/><fbinput id="FB4_I12" signal="Divider_FSM_FFd2"/><fbinput id="FB4_I13" signal="Divider_FSM_FFd3"/><fbinput id="FB4_I14" signal="Divisor0_SPECSIG"/><fbinput id="FB4_I15" signal="Divisor12_SPECSIG"/><fbinput id="FB4_I16" signal="Divisor13_SPECSIG"/><fbinput id="FB4_I17" signal="Divisor1_SPECSIG"/><fbinput id="FB4_I18" signal="Divisor2_SPECSIG"/><fbinput id="FB4_I19" signal="Divisor3_SPECSIG"/><fbinput id="FB4_I20" signal="Divisor4_SPECSIG"/><fbinput id="FB4_I21" signal="HexDigits0_SPECSIG"/><fbinput id="FB4_I22" signal="Quotient10_SPECSIG"/><fbinput id="FB4_I23" signal="Quotient11_SPECSIG"/><fbinput id="FB4_I24" signal="Quotient12_SPECSIG"/><fbinput id="FB4_I25" signal="Quotient13_SPECSIG"/><fbinput id="FB4_I26" signal="Quotient14_SPECSIG"/><fbinput id="FB4_I27" signal="Quotient15_SPECSIG"/><fbinput id="FB4_I28" signal="Quotient5_SPECSIG"/><fbinput id="FB4_I29" signal="Quotient6_SPECSIG"/><fbinput id="FB4_I30" signal="Quotient7_SPECSIG"/><fbinput id="FB4_I31" signal="Quotient8_SPECSIG"/><fbinput id="FB4_I32" signal="Quotient9_SPECSIG"/><fbinput id="FB4_I33" signal="Reset"/><pterm id="FB4_1_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor12_SPECSIG" negated="ON"/><signal id="Divisor13_SPECSIG"/></pterm><pterm id="FB4_1_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor12_SPECSIG"/><signal id="Divisor13_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits0_SPECSIG"/><signal id="Divisor12_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits0_SPECSIG" negated="ON"/><signal id="Divisor12_SPECSIG"/></pterm><pterm id="FB4_1_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend10_SPECSIG"/></pterm><pterm id="FB4_3_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor0_SPECSIG" negated="ON"/><signal id="Divisor1_SPECSIG"/></pterm><pterm id="FB4_3_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor0_SPECSIG"/><signal id="Divisor1_SPECSIG" negated="ON"/></pterm><pterm id="FB4_3_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor0_SPECSIG"/><signal id="Divisor4_SPECSIG" negated="ON"/></pterm><pterm id="FB4_3_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor0_SPECSIG" negated="ON"/><signal id="Divisor4_SPECSIG"/></pterm><pterm id="FB4_3_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend9_SPECSIG"/></pterm><pterm id="FB4_4_1"><signal id="Reset" negated="ON"/><signal id="Quotient9_SPECSIG"/></pterm><pterm id="FB4_4_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient9_SPECSIG"/></pterm><pterm id="FB4_4_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient9_SPECSIG"/></pterm><pterm id="FB4_4_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient8_SPECSIG"/></pterm><pterm id="FB4_4_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient13_SPECSIG"/></pterm><pterm id="FB4_5_1"><signal id="Reset" negated="ON"/><signal id="Quotient8_SPECSIG"/></pterm><pterm id="FB4_5_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient8_SPECSIG"/></pterm><pterm id="FB4_5_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient8_SPECSIG"/></pterm><pterm id="FB4_5_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient7_SPECSIG"/></pterm><pterm id="FB4_5_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient12_SPECSIG"/></pterm><pterm id="FB4_6_1"><signal id="Reset" negated="ON"/><signal id="Quotient7_SPECSIG"/></pterm><pterm id="FB4_6_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient7_SPECSIG"/></pterm><pterm id="FB4_6_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient7_SPECSIG"/></pterm><pterm id="FB4_6_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient6_SPECSIG"/></pterm><pterm id="FB4_6_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend8_SPECSIG"/></pterm><pterm id="FB4_7_1"><signal id="Reset" negated="ON"/><signal id="Quotient6_SPECSIG"/></pterm><pterm id="FB4_7_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient6_SPECSIG"/></pterm><pterm id="FB4_7_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient6_SPECSIG"/></pterm><pterm id="FB4_7_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient11_SPECSIG"/></pterm><pterm id="FB4_7_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend7_SPECSIG"/></pterm><pterm id="FB4_8_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient5_SPECSIG"/></pterm><pterm id="FB4_8_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient10_SPECSIG"/></pterm><pterm id="FB4_8_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend6_SPECSIG"/></pterm><pterm id="FB4_9_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend15_SPECSIG"/></pterm><pterm id="FB4_10_1"><signal id="Reset" negated="ON"/><signal id="Quotient15_SPECSIG"/></pterm><pterm id="FB4_10_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient15_SPECSIG"/></pterm><pterm id="FB4_10_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient15_SPECSIG"/></pterm><pterm id="FB4_10_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient14_SPECSIG"/></pterm><pterm id="FB4_10_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor3_SPECSIG"/></pterm><pterm id="FB4_11_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend14_SPECSIG"/></pterm><pterm id="FB4_12_1"><signal id="Reset" negated="ON"/><signal id="Quotient14_SPECSIG"/></pterm><pterm id="FB4_12_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient14_SPECSIG"/></pterm><pterm id="FB4_12_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient14_SPECSIG"/></pterm><pterm id="FB4_12_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient13_SPECSIG"/></pterm><pterm id="FB4_12_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor2_SPECSIG"/></pterm><pterm id="FB4_13_1"><signal id="Reset" negated="ON"/><signal id="Quotient13_SPECSIG"/></pterm><pterm id="FB4_13_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient13_SPECSIG"/></pterm><pterm id="FB4_13_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient13_SPECSIG"/></pterm><pterm id="FB4_13_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient12_SPECSIG"/></pterm><pterm id="FB4_13_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor1_SPECSIG"/></pterm><pterm id="FB4_14_1"><signal id="Reset" negated="ON"/><signal id="Quotient12_SPECSIG"/></pterm><pterm id="FB4_14_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient12_SPECSIG"/></pterm><pterm id="FB4_14_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient12_SPECSIG"/></pterm><pterm id="FB4_14_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient11_SPECSIG"/></pterm><pterm id="FB4_14_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend13_SPECSIG"/></pterm><pterm id="FB4_15_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor0_SPECSIG"/></pterm><pterm id="FB4_15_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend12_SPECSIG"/></pterm><pterm id="FB4_16_1"><signal id="Reset" negated="ON"/><signal id="Quotient11_SPECSIG"/></pterm><pterm id="FB4_16_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient11_SPECSIG"/></pterm><pterm id="FB4_16_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient11_SPECSIG"/></pterm><pterm id="FB4_16_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient10_SPECSIG"/></pterm><pterm id="FB4_16_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient15_SPECSIG"/></pterm><pterm id="FB4_17_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend11_SPECSIG"/></pterm><pterm id="FB4_18_1"><signal id="Reset" negated="ON"/><signal id="Quotient10_SPECSIG"/></pterm><pterm id="FB4_18_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient10_SPECSIG"/></pterm><pterm id="FB4_18_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient10_SPECSIG"/></pterm><pterm id="FB4_18_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient9_SPECSIG"/></pterm><pterm id="FB4_18_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient14_SPECSIG"/></pterm><equation id="Divisor12_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_1_1"/><eq_pterm ptindx="FB4_1_2"/><eq_pterm ptindx="FB4_1_3"/><eq_pterm ptindx="FB4_1_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Digits0_SPECSIG" userloc="P57"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Divisor0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_3_1"/><eq_pterm ptindx="FB4_3_2"/><eq_pterm ptindx="FB4_3_3"/><eq_pterm ptindx="FB4_3_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Quotient9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_4_1"/><eq_pterm ptindx="FB4_4_2"/><eq_pterm ptindx="FB4_4_3"/><eq_pterm ptindx="FB4_4_4"/><eq_pterm ptindx="FB4_4_5"/><eq_pterm import="1" ptindx="FB4_3_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Quotient8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_5_1"/><eq_pterm ptindx="FB4_5_2"/><eq_pterm ptindx="FB4_5_3"/><eq_pterm ptindx="FB4_5_4"/><eq_pterm ptindx="FB4_5_5"/><eq_pterm import="1" ptindx="FB4_6_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Quotient7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_6_1"/><eq_pterm ptindx="FB4_6_2"/><eq_pterm ptindx="FB4_6_3"/><eq_pterm ptindx="FB4_6_4"/><eq_pterm import="1" ptindx="FB4_7_4"/><eq_pterm import="1" ptindx="FB4_7_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Quotient6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_7_1"/><eq_pterm ptindx="FB4_7_2"/><eq_pterm ptindx="FB4_7_3"/><eq_pterm import="1" ptindx="FB4_8_1"/><eq_pterm import="1" ptindx="FB4_8_2"/><eq_pterm import="1" ptindx="FB4_8_3"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Segments0_SPECSIG" userloc="P63"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Segments1_SPECSIG" userloc="P65"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Quotient15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_10_1"/><eq_pterm ptindx="FB4_10_2"/><eq_pterm ptindx="FB4_10_3"/><eq_pterm ptindx="FB4_10_4"/><eq_pterm ptindx="FB4_10_5"/><eq_pterm import="1" ptindx="FB4_9_1"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Segments2_SPECSIG" userloc="P66"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Quotient14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_12_1"/><eq_pterm ptindx="FB4_12_2"/><eq_pterm ptindx="FB4_12_3"/><eq_pterm ptindx="FB4_12_4"/><eq_pterm ptindx="FB4_12_5"/><eq_pterm import="1" ptindx="FB4_11_1"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Quotient13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_13_1"/><eq_pterm ptindx="FB4_13_2"/><eq_pterm ptindx="FB4_13_3"/><eq_pterm ptindx="FB4_13_4"/><eq_pterm ptindx="FB4_13_5"/><eq_pterm import="1" ptindx="FB4_14_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Quotient12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_14_1"/><eq_pterm ptindx="FB4_14_2"/><eq_pterm ptindx="FB4_14_3"/><eq_pterm ptindx="FB4_14_4"/><eq_pterm import="1" ptindx="FB4_15_1"/><eq_pterm import="1" ptindx="FB4_15_2"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Segments3_SPECSIG" userloc="P69"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Quotient11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_16_1"/><eq_pterm ptindx="FB4_16_2"/><eq_pterm ptindx="FB4_16_3"/><eq_pterm ptindx="FB4_16_4"/><eq_pterm ptindx="FB4_16_5"/><eq_pterm import="1" ptindx="FB4_17_1"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Segments4_SPECSIG" userloc="P70"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Quotient10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_18_1"/><eq_pterm ptindx="FB4_18_2"/><eq_pterm ptindx="FB4_18_3"/><eq_pterm ptindx="FB4_18_4"/><eq_pterm ptindx="FB4_18_5"/><eq_pterm import="1" ptindx="FB4_1_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB5" inputUse="36" pinUse="5"><macrocell id="FB5_MC1" sigUse="10" signal="MuxCntr9_SPECSIG"><pterms pt1="FB5_1_1" pt2="FB5_1_2" pt3="FB5_1_3" pt4="FB5_1_4" pt5="FB5_1_5"/></macrocell><macrocell id="FB5_MC2" pin="FB5_MC2_PIN32" sigUse="9" signal="MuxCntr8_SPECSIG"><pterms pt1="FB5_2_1" pt2="FB5_2_2" pt3="FB5_2_3"/></macrocell><macrocell id="FB5_MC3" pin="FB5_MC3_PIN33" sigUse="8" signal="MuxCntr7_SPECSIG"><pterms pt1="FB5_3_1" pt2="FB5_3_2"/></macrocell><macrocell id="FB5_MC4" sigUse="7" signal="MuxCntr6_SPECSIG"><pterms pt1="FB5_4_1" pt2="FB5_4_2"/></macrocell><macrocell id="FB5_MC5" pin="FB5_MC5_PIN34" sigUse="6" signal="MuxCntr5_SPECSIG"><pterms pt1="FB5_5_1" pt2="FB5_5_2"/></macrocell><macrocell id="FB5_MC6" pin="FB5_MC6_PIN35" sigUse="7" signal="Divisor7_SPECSIG"><pterms pt1="FB5_6_1" pt2="FB5_6_2" pt3="FB5_6_3" pt4="FB5_6_4"/></macrocell><macrocell id="FB5_MC7" sigUse="7" signal="Divisor6_SPECSIG"><pterms pt1="FB5_7_1" pt2="FB5_7_2" pt3="FB5_7_3" pt4="FB5_7_4"/></macrocell><macrocell id="FB5_MC8" pin="FB5_MC8_PIN36" sigUse="7" signal="Divisor5_SPECSIG"><pterms pt1="FB5_8_1" pt2="FB5_8_2" pt3="FB5_8_3" pt4="FB5_8_4"/></macrocell><macrocell id="FB5_MC9" pin="FB5_MC9_PIN37" sigUse="18" signal="KeypadRDYS"><pterms pt1="FB5_9_1" pt2="FB5_9_2" pt3="FB5_9_3" pt4="FB5_9_4" pt5="FB5_9_5"/></macrocell><macrocell id="FB5_MC10" sigUse="8" signal="Divider_FSM_FFd1"><pterms pt1="FB5_10_1" pt2="FB5_10_2" pt3="FB5_10_3" pt4="FB5_10_4" pt5="FB5_10_5"/></macrocell><macrocell id="FB5_MC11" pin="FB5_MC11_PIN39" sigUse="15" signal="DecoderCntr3_SPECSIG"><pterms pt1="FB5_11_1" pt2="FB5_11_2" pt3="FB5_11_3"/></macrocell><macrocell id="FB5_MC12" pin="FB5_MC12_PIN40" sigUse="15" signal="DecoderCntr2_SPECSIG"><pterms pt1="FB5_12_1" pt2="FB5_12_2" pt3="FB5_12_3"/></macrocell><macrocell id="FB5_MC13" sigUse="7" signal="Carry"><pterms pt1="FB5_13_1" pt2="FB5_13_2" pt3="FB5_13_3" pt4="FB5_13_4" pt5="FB5_13_5"/></macrocell><macrocell id="FB5_MC14" pin="FB5_MC14_PIN41" sigUse="12" signal="DecoderCntr1_SPECSIG"><pterms pt1="FB5_14_1" pt2="FB5_14_2"/></macrocell><macrocell id="FB5_MC15" pin="FB5_MC15_PIN43" sigUse="11" signal="DecoderCntr0_SPECSIG"><pterms pt1="FB5_15_1" pt2="FB5_15_2" pt3="FB5_15_3" pt4="FB5_15_4"/></macrocell><macrocell id="FB5_MC16" sigUse="8" signal="Divider_FSM_FFd2"><pterms pt1="FB5_16_1" pt2="FB5_16_2" pt3="FB5_16_3" pt4="FB5_16_4"/></macrocell><macrocell id="FB5_MC17" pin="FB5_MC17_PIN44" sigUse="0" signal="DecoderEn"><pterms pt1="FB5_17_1" pt2="FB5_17_2" pt3="FB5_17_3" pt4="FB5_17_4" pt5="FB5_17_5"/></macrocell><macrocell id="FB5_MC18" sigUse="15" signal="Dividend14_SPECSIG"><pterms pt1="FB5_18_1" pt2="FB5_18_2" pt3="FB5_18_3" pt4="FB5_18_4" pt5="FB5_18_5"/></macrocell><fbinput id="FB5_I1" signal="Carry"/><fbinput id="FB5_I2" signal="DecoderCntr0_SPECSIG"/><fbinput id="FB5_I3" signal="DecoderCntr1_SPECSIG"/><fbinput id="FB5_I4" signal="DecoderCntr2_SPECSIG"/><fbinput id="FB5_I5" signal="DecoderCntr3_SPECSIG"/><fbinput id="FB5_I6" signal="Dividend13_SPECSIG"/><fbinput id="FB5_I7" signal="Dividend14_SPECSIG"/><fbinput id="FB5_I8" signal="Dividend15_SPECSIG"/><fbinput id="FB5_I9" signal="Divider_FSM_FFd1"/><fbinput id="FB5_I10" signal="Divider_FSM_FFd2"/><fbinput id="FB5_I11" signal="Divider_FSM_FFd3"/><fbinput id="FB5_I12" signal="Divisor0_SPECSIG"/><fbinput id="FB5_I13" signal="Divisor10_SPECSIG"/><fbinput id="FB5_I14" signal="Divisor11_SPECSIG"/><fbinput id="FB5_I15" signal="Divisor5_SPECSIG"/><fbinput id="FB5_I16" signal="Divisor6_SPECSIG"/><fbinput id="FB5_I17" signal="Divisor7_SPECSIG"/><fbinput id="FB5_I18" signal="Divisor8_SPECSIG"/><fbinput id="FB5_I19" signal="Divisor9_SPECSIG"/><fbinput id="FB5_I20" signal="HexDigits0_SPECSIG"/><fbinput id="FB5_I21" signal="InDivisor"/><fbinput id="FB5_I22" signal="KeypadRDYS"/><fbinput id="FB5_I23" signal="KeypadRDY"/><fbinput id="FB5_I24" signal="MuxCntr0_SPECSIG"/><fbinput id="FB5_I25" signal="MuxCntr1_SPECSIG"/><fbinput id="FB5_I26" signal="MuxCntr2_SPECSIG"/><fbinput id="FB5_I27" signal="MuxCntr3_SPECSIG"/><fbinput id="FB5_I28" signal="MuxCntr4_SPECSIG"/><fbinput id="FB5_I29" signal="MuxCntr5_SPECSIG"/><fbinput id="FB5_I30" signal="MuxCntr6_SPECSIG"/><fbinput id="FB5_I31" signal="MuxCntr7_SPECSIG"/><fbinput id="FB5_I32" signal="MuxCntr8_SPECSIG"/><fbinput id="FB5_I33" signal="MuxCntr9_SPECSIG"/><fbinput id="FB5_I34" signal="Quotient2_SPECSIG"/><fbinput id="FB5_I35" signal="Reset"/><fbinput id="FB5_I36" signal="highBit"/><pterm id="FB5_1_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_1_2"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend14_SPECSIG" negated="ON"/><signal id="Quotient2_SPECSIG" negated="ON"/></pterm><pterm id="FB5_1_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend14_SPECSIG"/><signal id="Quotient2_SPECSIG"/></pterm><pterm id="FB5_1_4"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB5_1_5"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB5_2_1"><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr5_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/><signal id="MuxCntr6_SPECSIG"/><signal id="MuxCntr7_SPECSIG"/></pterm><pterm id="FB5_2_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_2_3"><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr5_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/><signal id="MuxCntr6_SPECSIG"/><signal id="MuxCntr7_SPECSIG"/><signal id="MuxCntr8_SPECSIG"/></pterm><pterm id="FB5_3_1"><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr5_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/><signal id="MuxCntr6_SPECSIG"/></pterm><pterm id="FB5_3_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_4_1"><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr5_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/></pterm><pterm id="FB5_4_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_5_1"><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/></pterm><pterm id="FB5_5_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_6_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor7_SPECSIG" negated="ON"/><signal id="Divisor8_SPECSIG"/></pterm><pterm id="FB5_6_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor7_SPECSIG"/><signal id="Divisor8_SPECSIG" negated="ON"/></pterm><pterm id="FB5_6_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor11_SPECSIG"/><signal id="Divisor7_SPECSIG" negated="ON"/></pterm><pterm id="FB5_6_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor11_SPECSIG" negated="ON"/><signal id="Divisor7_SPECSIG"/></pterm><pterm id="FB5_7_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor6_SPECSIG" negated="ON"/><signal id="Divisor7_SPECSIG"/></pterm><pterm id="FB5_7_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor6_SPECSIG"/><signal id="Divisor7_SPECSIG" negated="ON"/></pterm><pterm id="FB5_7_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor10_SPECSIG"/><signal id="Divisor6_SPECSIG" negated="ON"/></pterm><pterm id="FB5_7_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor10_SPECSIG" negated="ON"/><signal id="Divisor6_SPECSIG"/></pterm><pterm id="FB5_8_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor5_SPECSIG" negated="ON"/><signal id="Divisor6_SPECSIG"/></pterm><pterm id="FB5_8_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor5_SPECSIG"/><signal id="Divisor6_SPECSIG" negated="ON"/></pterm><pterm id="FB5_8_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor5_SPECSIG"/><signal id="Divisor9_SPECSIG" negated="ON"/></pterm><pterm id="FB5_8_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor5_SPECSIG" negated="ON"/><signal id="Divisor9_SPECSIG"/></pterm><pterm id="FB5_9_1"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="MuxCntr4_SPECSIG" negated="ON"/><signal id="MuxCntr5_SPECSIG" negated="ON"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr9_SPECSIG" negated="ON"/><signal id="MuxCntr1_SPECSIG" negated="ON"/><signal id="MuxCntr2_SPECSIG" negated="ON"/><signal id="MuxCntr3_SPECSIG" negated="ON"/><signal id="MuxCntr6_SPECSIG" negated="ON"/><signal id="MuxCntr7_SPECSIG" negated="ON"/><signal id="MuxCntr8_SPECSIG" negated="ON"/><signal id="KeypadRDYS"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY" negated="ON"/></pterm><pterm id="FB5_9_2"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="MuxCntr4_SPECSIG" negated="ON"/><signal id="MuxCntr5_SPECSIG" negated="ON"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr9_SPECSIG" negated="ON"/><signal id="MuxCntr1_SPECSIG" negated="ON"/><signal id="MuxCntr2_SPECSIG" negated="ON"/><signal id="MuxCntr3_SPECSIG" negated="ON"/><signal id="MuxCntr6_SPECSIG" negated="ON"/><signal id="MuxCntr7_SPECSIG" negated="ON"/><signal id="MuxCntr8_SPECSIG" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><pterm id="FB5_9_3"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="MuxCntr4_SPECSIG" negated="ON"/><signal id="MuxCntr5_SPECSIG" negated="ON"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr9_SPECSIG" negated="ON"/><signal id="MuxCntr1_SPECSIG" negated="ON"/><signal id="MuxCntr2_SPECSIG" negated="ON"/><signal id="MuxCntr3_SPECSIG" negated="ON"/><signal id="MuxCntr6_SPECSIG" negated="ON"/><signal id="MuxCntr7_SPECSIG" negated="ON"/><signal id="MuxCntr8_SPECSIG" negated="ON"/><signal id="KeypadRDYS"/><signal id="InDivisor"/><signal id="KeypadRDY" negated="ON"/></pterm><pterm id="FB5_9_4"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="MuxCntr4_SPECSIG" negated="ON"/><signal id="MuxCntr5_SPECSIG" negated="ON"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr9_SPECSIG" negated="ON"/><signal id="MuxCntr1_SPECSIG" negated="ON"/><signal id="MuxCntr2_SPECSIG" negated="ON"/><signal id="MuxCntr3_SPECSIG" negated="ON"/><signal id="MuxCntr6_SPECSIG" negated="ON"/><signal id="MuxCntr7_SPECSIG" negated="ON"/><signal id="MuxCntr8_SPECSIG" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="FB5_9_5"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_10_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB5_10_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="MuxCntr5_SPECSIG" negated="ON"/></pterm><pterm id="FB5_10_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="MuxCntr4_SPECSIG"/></pterm><pterm id="FB5_10_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="MuxCntr9_SPECSIG" negated="ON"/><signal id="highBit"/></pterm><pterm id="FB5_10_5"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_11_1"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG" negated="ON"/><signal id="DecoderCntr1_SPECSIG" negated="ON"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr5_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr9_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/><signal id="MuxCntr6_SPECSIG"/><signal id="MuxCntr7_SPECSIG"/><signal id="MuxCntr8_SPECSIG"/></pterm><pterm id="FB5_11_2"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG" negated="ON"/><signal id="DecoderCntr1_SPECSIG" negated="ON"/><signal id="DecoderCntr3_SPECSIG"/><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr5_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr9_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/><signal id="MuxCntr6_SPECSIG"/><signal id="MuxCntr7_SPECSIG"/><signal id="MuxCntr8_SPECSIG"/></pterm><pterm id="FB5_11_3"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_12_1"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG" negated="ON"/><signal id="DecoderCntr1_SPECSIG" negated="ON"/><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr5_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr9_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/><signal id="MuxCntr6_SPECSIG"/><signal id="MuxCntr7_SPECSIG"/><signal id="MuxCntr8_SPECSIG"/></pterm><pterm id="FB5_12_2"><signal id="DecoderCntr0_SPECSIG" negated="ON"/><signal id="DecoderCntr1_SPECSIG" negated="ON"/><signal id="DecoderCntr3_SPECSIG"/><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr5_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr9_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/><signal id="MuxCntr6_SPECSIG"/><signal id="MuxCntr7_SPECSIG"/><signal id="MuxCntr8_SPECSIG"/></pterm><pterm id="FB5_12_3"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_13_1"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Carry"/></pterm><pterm id="FB5_13_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Carry"/></pterm><pterm id="FB5_13_3"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="Carry" negated="ON"/><signal id="HexDigits0_SPECSIG"/><signal id="Divisor0_SPECSIG"/></pterm><pterm id="FB5_13_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="Carry"/><signal id="HexDigits0_SPECSIG" negated="ON"/><signal id="Divisor0_SPECSIG" negated="ON"/></pterm><pterm id="FB5_13_5"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_14_1"><signal id="DecoderCntr0_SPECSIG" negated="ON"/><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr5_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr9_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/><signal id="MuxCntr6_SPECSIG"/><signal id="MuxCntr7_SPECSIG"/><signal id="MuxCntr8_SPECSIG"/></pterm><pterm id="FB5_14_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_15_1"><signal id="MuxCntr4_SPECSIG"/><signal id="MuxCntr5_SPECSIG"/><signal id="MuxCntr0_SPECSIG"/><signal id="MuxCntr9_SPECSIG"/><signal id="MuxCntr1_SPECSIG"/><signal id="MuxCntr2_SPECSIG"/><signal id="MuxCntr3_SPECSIG"/><signal id="MuxCntr6_SPECSIG"/><signal id="MuxCntr7_SPECSIG"/><signal id="MuxCntr8_SPECSIG"/></pterm><pterm id="FB5_15_2"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_15_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="MuxCntr9_SPECSIG" negated="ON"/><signal id="highBit"/></pterm><pterm id="FB5_15_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="MuxCntr9_SPECSIG" negated="ON"/><signal id="highBit"/></pterm><pterm id="FB5_16_1"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="MuxCntr4_SPECSIG" negated="ON"/></pterm><pterm id="FB5_16_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB5_16_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="MuxCntr5_SPECSIG" negated="ON"/></pterm><pterm id="FB5_16_4"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_17_1"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Dividend14_SPECSIG" negated="ON"/><signal id="Dividend15_SPECSIG" negated="ON"/></pterm><pterm id="FB5_17_2"><signal id="Divider_FSM_FFd3"/><signal id="Dividend14_SPECSIG"/><signal id="Dividend15_SPECSIG"/></pterm><pterm id="FB5_17_3"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend13_SPECSIG"/><signal id="Dividend14_SPECSIG"/></pterm><pterm id="FB5_17_4"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend13_SPECSIG" negated="ON"/><signal id="Dividend14_SPECSIG" negated="ON"/></pterm><pterm id="FB5_17_5"><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend14_SPECSIG" negated="ON"/><signal id="Dividend15_SPECSIG" negated="ON"/></pterm><pterm id="FB5_18_1"><signal id="Reset" negated="ON"/></pterm><pterm id="FB5_18_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="FB5_18_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/></pterm><pterm id="FB5_18_4"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend14_SPECSIG" negated="ON"/></pterm><pterm id="FB5_18_5"><signal id="Divider_FSM_FFd3"/><signal id="Dividend13_SPECSIG" negated="ON"/><signal id="Dividend14_SPECSIG" negated="ON"/><signal id="Dividend15_SPECSIG" negated="ON"/></pterm><equation id="MuxCntr9_SPECSIG" regUse="T"><d2><eq_pterm import="1" ptindx="FB5_2_3"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_1_1"/></reset><prld ptindx="GND"/></equation><equation id="MuxCntr8_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB5_2_1"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_2_2"/></reset><prld ptindx="GND"/></equation><equation id="MuxCntr7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB5_3_1"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_3_2"/></reset><prld ptindx="GND"/></equation><equation id="MuxCntr6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB5_4_1"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_4_2"/></reset><prld ptindx="GND"/></equation><equation id="MuxCntr5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB5_5_1"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_5_2"/></reset><prld ptindx="GND"/></equation><equation id="Divisor7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB5_6_1"/><eq_pterm ptindx="FB5_6_2"/><eq_pterm ptindx="FB5_6_3"/><eq_pterm ptindx="FB5_6_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Divisor6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB5_7_1"/><eq_pterm ptindx="FB5_7_2"/><eq_pterm ptindx="FB5_7_3"/><eq_pterm ptindx="FB5_7_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Divisor5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB5_8_1"/><eq_pterm ptindx="FB5_8_2"/><eq_pterm ptindx="FB5_8_3"/><eq_pterm ptindx="FB5_8_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="KeypadRDYS" regUse="T"><d2><eq_pterm ptindx="FB5_9_1"/><eq_pterm ptindx="FB5_9_2"/><eq_pterm ptindx="FB5_9_3"/><eq_pterm ptindx="FB5_9_4"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_9_5"/></reset><prld ptindx="GND"/></equation><equation id="Divider_FSM_FFd1" regUse="T"><d2><eq_pterm ptindx="FB5_10_1"/><eq_pterm ptindx="FB5_10_2"/><eq_pterm ptindx="FB5_10_3"/><eq_pterm ptindx="FB5_10_4"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_10_5"/></reset><prld ptindx="GND"/></equation><equation id="DecoderCntr3_SPECSIG" regUse="T" userloc="P39"><d2><eq_pterm ptindx="FB5_11_1"/><eq_pterm ptindx="FB5_11_2"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_11_3"/></reset><prld ptindx="GND"/></equation><equation id="DecoderCntr2_SPECSIG" regUse="T" userloc="P40"><d2><eq_pterm ptindx="FB5_12_1"/><eq_pterm ptindx="FB5_12_2"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_12_3"/></reset><prld ptindx="GND"/></equation><equation id="Carry" regUse="T"><d2><eq_pterm ptindx="FB5_13_1"/><eq_pterm ptindx="FB5_13_2"/><eq_pterm ptindx="FB5_13_3"/><eq_pterm ptindx="FB5_13_4"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_13_5"/></reset><prld ptindx="GND"/></equation><equation id="DecoderCntr1_SPECSIG" regUse="T" userloc="P41"><d2><eq_pterm ptindx="FB5_14_1"/></d2><clk><fastsig signal="CLK"/></clk><set><eq_pterm ptindx="FB5_14_2"/></set><prld ptindx="GND"/></equation><equation id="DecoderCntr0_SPECSIG" regUse="T" userloc="P43"><d2><eq_pterm ptindx="FB5_15_1"/></d2><clk><fastsig signal="CLK"/></clk><set><eq_pterm ptindx="FB5_15_2"/></set><prld ptindx="GND"/></equation><equation id="Divider_FSM_FFd2" regUse="D"><d2><eq_pterm ptindx="FB5_16_1"/><eq_pterm ptindx="FB5_16_2"/><eq_pterm ptindx="FB5_16_3"/><eq_pterm import="1" ptindx="FB5_15_3"/><eq_pterm import="1" ptindx="FB5_15_4"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB5_16_4"/></reset><prld ptindx="GND"/></equation><equation id="DecoderEn" userloc="P44"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="Dividend14_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB5_18_1"/><eq_pterm ptindx="FB5_18_2"/><eq_pterm ptindx="FB5_18_3"/><eq_pterm ptindx="FB5_18_4"/><eq_pterm ptindx="FB5_18_5"/><eq_pterm import="1" ptindx="FB5_1_2"/><eq_pterm import="1" ptindx="FB5_1_3"/><eq_pterm import="1" ptindx="FB5_1_4"/><eq_pterm import="1" ptindx="FB5_1_5"/><eq_pterm import="1" ptindx="FB5_17_1"/><eq_pterm import="1" ptindx="FB5_17_2"/><eq_pterm import="1" ptindx="FB5_17_3"/><eq_pterm import="1" ptindx="FB5_17_4"/><eq_pterm import="1" ptindx="FB5_17_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB6" inputUse="23" pinUse="11"><macrocell id="FB6_MC1" sigUse="7" signal="Divisor11_SPECSIG"><pterms pt1="FB6_1_1" pt2="FB6_1_2" pt3="FB6_1_3" pt4="FB6_1_4"/></macrocell><macrocell id="FB6_MC2" pin="FB6_MC2_PIN45" sigUse="0" signal="Digits11_SPECSIG"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN46" sigUse="0" signal="Digits10_SPECSIG"/><macrocell id="FB6_MC4" sigUse="7" signal="Divisor10_SPECSIG"><pterms pt1="FB6_4_1" pt2="FB6_4_2" pt3="FB6_4_3" pt4="FB6_4_4"/></macrocell><macrocell id="FB6_MC5" pin="FB6_MC5_PIN47" sigUse="0" signal="Digits9_SPECSIG"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN48" sigUse="0" signal="Digits8_SPECSIG"/><macrocell id="FB6_MC7" sigUse="7" signal="Quotient1_SPECSIG"><pterms pt1="FB6_7_1" pt2="FB6_7_2" pt3="FB6_7_3" pt4="FB6_7_4" pt5="FB6_7_5"/></macrocell><macrocell id="FB6_MC8" pin="FB6_MC8_PIN50" sigUse="0" signal="Digits7_SPECSIG"/><macrocell id="FB6_MC9" pin="FB6_MC9_PIN51" sigUse="0" signal="Digits6_SPECSIG"><pterms pt1="FB6_9_1"/></macrocell><macrocell id="FB6_MC10" sigUse="8" signal="Quotient5_SPECSIG"><pterms pt1="FB6_10_1" pt2="FB6_10_2" pt3="FB6_10_3" pt4="FB6_10_4" pt5="FB6_10_5"/></macrocell><macrocell id="FB6_MC11" pin="FB6_MC11_PIN52" sigUse="0" signal="Digits5_SPECSIG"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN53" sigUse="0" signal="Digits4_SPECSIG"><pterms pt1="FB6_12_1"/></macrocell><macrocell id="FB6_MC13" sigUse="8" signal="Quotient4_SPECSIG"><pterms pt1="FB6_13_1" pt2="FB6_13_2" pt3="FB6_13_3" pt4="FB6_13_4" pt5="FB6_13_5"/></macrocell><macrocell id="FB6_MC14" pin="FB6_MC14_PIN54" sigUse="0" signal="Digits3_SPECSIG"/><macrocell id="FB6_MC15" pin="FB6_MC15_PIN55" sigUse="0" signal="Digits2_SPECSIG"><pterms pt1="FB6_15_1"/></macrocell><macrocell id="FB6_MC16" sigUse="8" signal="Quotient3_SPECSIG"><pterms pt1="FB6_16_1" pt2="FB6_16_2" pt3="FB6_16_3" pt4="FB6_16_4" pt5="FB6_16_5"/></macrocell><macrocell id="FB6_MC17" pin="FB6_MC17_PIN56" sigUse="0" signal="Digits1_SPECSIG"><pterms pt1="FB6_17_1"/></macrocell><macrocell id="FB6_MC18" sigUse="8" signal="Quotient2_SPECSIG"><pterms pt1="FB6_18_1" pt2="FB6_18_2" pt3="FB6_18_3" pt4="FB6_18_4" pt5="FB6_18_5"/></macrocell><fbinput id="FB6_I1" signal="Dividend4_SPECSIG"/><fbinput id="FB6_I2" signal="Dividend5_SPECSIG"/><fbinput id="FB6_I3" signal="Divider_FSM_FFd1"/><fbinput id="FB6_I4" signal="Divider_FSM_FFd2"/><fbinput id="FB6_I5" signal="Divider_FSM_FFd3"/><fbinput id="FB6_I6" signal="Divisor10_SPECSIG"/><fbinput id="FB6_I7" signal="Divisor11_SPECSIG"/><fbinput id="FB6_I8" signal="Divisor12_SPECSIG"/><fbinput id="FB6_I9" signal="Divisor14_SPECSIG"/><fbinput id="FB6_I10" signal="Divisor15_SPECSIG"/><fbinput id="FB6_I11" signal="HexDigits1_SPECSIG"/><fbinput id="FB6_I12" signal="HexDigits2_SPECSIG"/><fbinput id="FB6_I13" signal="HexDigits3_BUFR_SPECSIG"/><fbinput id="FB6_I14" signal="Quotient1_SPECSIG"/><fbinput id="FB6_I15" signal="Quotient2_SPECSIG"/><fbinput id="FB6_I16" signal="Quotient3_SPECSIG"/><fbinput id="FB6_I17" signal="Quotient4_SPECSIG"/><fbinput id="FB6_I18" signal="Quotient5_SPECSIG"/><fbinput id="FB6_I19" signal="Quotient6_SPECSIG"/><fbinput id="FB6_I20" signal="Quotient7_SPECSIG"/><fbinput id="FB6_I21" signal="Quotient8_SPECSIG"/><fbinput id="FB6_I22" signal="Quotient9_SPECSIG"/><fbinput id="FB6_I23" signal="Reset"/><pterm id="FB6_1_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor11_SPECSIG" negated="ON"/><signal id="Divisor12_SPECSIG"/></pterm><pterm id="FB6_1_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor11_SPECSIG"/><signal id="Divisor12_SPECSIG" negated="ON"/></pterm><pterm id="FB6_1_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor11_SPECSIG"/><signal id="Divisor15_SPECSIG" negated="ON"/></pterm><pterm id="FB6_1_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor11_SPECSIG" negated="ON"/><signal id="Divisor15_SPECSIG"/></pterm><pterm id="FB6_4_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor10_SPECSIG" negated="ON"/><signal id="Divisor11_SPECSIG"/></pterm><pterm id="FB6_4_2"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Divisor10_SPECSIG"/><signal id="Divisor11_SPECSIG" negated="ON"/></pterm><pterm id="FB6_4_3"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor10_SPECSIG"/><signal id="Divisor14_SPECSIG" negated="ON"/></pterm><pterm id="FB6_4_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Divisor10_SPECSIG" negated="ON"/><signal id="Divisor14_SPECSIG"/></pterm><pterm id="FB6_7_1"><signal id="Reset" negated="ON"/><signal id="Quotient1_SPECSIG"/></pterm><pterm id="FB6_7_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient1_SPECSIG"/></pterm><pterm id="FB6_7_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient1_SPECSIG"/></pterm><pterm id="FB6_7_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient5_SPECSIG"/></pterm><pterm id="FB6_7_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits1_SPECSIG"/></pterm><pterm id="FB6_9_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend5_SPECSIG"/></pterm><pterm id="FB6_10_1"><signal id="Reset" negated="ON"/><signal id="Quotient5_SPECSIG"/></pterm><pterm id="FB6_10_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient5_SPECSIG"/></pterm><pterm id="FB6_10_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient5_SPECSIG"/></pterm><pterm id="FB6_10_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient4_SPECSIG"/></pterm><pterm id="FB6_10_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient9_SPECSIG"/></pterm><pterm id="FB6_12_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend4_SPECSIG"/></pterm><pterm id="FB6_13_1"><signal id="Reset" negated="ON"/><signal id="Quotient4_SPECSIG"/></pterm><pterm id="FB6_13_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient4_SPECSIG"/></pterm><pterm id="FB6_13_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient4_SPECSIG"/></pterm><pterm id="FB6_13_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient3_SPECSIG"/></pterm><pterm id="FB6_13_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient8_SPECSIG"/></pterm><pterm id="FB6_15_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits3_BUFR_SPECSIG"/></pterm><pterm id="FB6_16_1"><signal id="Reset" negated="ON"/><signal id="Quotient3_SPECSIG"/></pterm><pterm id="FB6_16_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient3_SPECSIG"/></pterm><pterm id="FB6_16_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient3_SPECSIG"/></pterm><pterm id="FB6_16_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient2_SPECSIG"/></pterm><pterm id="FB6_16_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient7_SPECSIG"/></pterm><pterm id="FB6_17_1"><signal id="Reset"/><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="HexDigits2_SPECSIG"/></pterm><pterm id="FB6_18_1"><signal id="Reset" negated="ON"/><signal id="Quotient2_SPECSIG"/></pterm><pterm id="FB6_18_2"><signal id="Divider_FSM_FFd3"/><signal id="Quotient2_SPECSIG"/></pterm><pterm id="FB6_18_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient2_SPECSIG"/></pterm><pterm id="FB6_18_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Quotient1_SPECSIG"/></pterm><pterm id="FB6_18_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient6_SPECSIG"/></pterm><equation id="Divisor11_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_1_1"/><eq_pterm ptindx="FB6_1_2"/><eq_pterm ptindx="FB6_1_3"/><eq_pterm ptindx="FB6_1_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Digits11_SPECSIG" userloc="P45"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Digits10_SPECSIG" userloc="P46"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Divisor10_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_4_1"/><eq_pterm ptindx="FB6_4_2"/><eq_pterm ptindx="FB6_4_3"/><eq_pterm ptindx="FB6_4_4"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Digits9_SPECSIG" userloc="P47"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Digits8_SPECSIG" userloc="P48"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Quotient1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB6_7_1"/><eq_pterm ptindx="FB6_7_2"/><eq_pterm ptindx="FB6_7_3"/><eq_pterm ptindx="FB6_7_4"/><eq_pterm ptindx="FB6_7_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Digits7_SPECSIG" userloc="P50"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Digits6_SPECSIG" userloc="P51"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Quotient5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB6_10_1"/><eq_pterm ptindx="FB6_10_2"/><eq_pterm ptindx="FB6_10_3"/><eq_pterm ptindx="FB6_10_4"/><eq_pterm ptindx="FB6_10_5"/><eq_pterm import="1" ptindx="FB6_9_1"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Digits5_SPECSIG" userloc="P52"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Digits4_SPECSIG" userloc="P53"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Quotient4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB6_13_1"/><eq_pterm ptindx="FB6_13_2"/><eq_pterm ptindx="FB6_13_3"/><eq_pterm ptindx="FB6_13_4"/><eq_pterm ptindx="FB6_13_5"/><eq_pterm import="1" ptindx="FB6_12_1"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Digits3_SPECSIG" userloc="P54"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Digits2_SPECSIG" userloc="P55"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Quotient3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB6_16_1"/><eq_pterm ptindx="FB6_16_2"/><eq_pterm ptindx="FB6_16_3"/><eq_pterm ptindx="FB6_16_4"/><eq_pterm ptindx="FB6_16_5"/><eq_pterm import="1" ptindx="FB6_15_1"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="Digits1_SPECSIG" userloc="P56"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="Quotient2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB6_18_1"/><eq_pterm ptindx="FB6_18_2"/><eq_pterm ptindx="FB6_18_3"/><eq_pterm ptindx="FB6_18_4"/><eq_pterm ptindx="FB6_18_5"/><eq_pterm import="1" ptindx="FB6_17_1"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation></fblock><uim id="FC_0_OUT_SPECSIG"><pterm id="FC_0_OUT_1_SPECSIG"><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="KeypadRDYS" negated="ON"/></pterm></uim><unmapped_logic><pterm id="INPUTPINS_1_1"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="MuxCntr4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="MuxCntr4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="MuxCntr5_SPECSIG"/><signal id="Carry" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="MuxCntr9_SPECSIG" negated="ON"/><signal id="highBit"/></pterm><pterm id="INPUTPINS_1_7"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="MuxCntr9_SPECSIG" negated="ON"/><signal id="highBit"/></pterm><pterm id="INPUTPINS_1_8"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Calculate" negated="ON"/><signal id="InDivisor"/></pterm><pterm id="INPUTPINS_1_9"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Calculate" negated="ON"/><signal id="InDivisor" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="Reset" negated="ON"/></pterm><unmapped_eqn sigUse="15"><equation id="Divider_FSM_FFd3" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/></d2><clk><fastsig signal="CLK"/></clk><set><eq_pterm ptindx="INPUTPINS_1_10"/></set><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Reset" negated="ON"/><signal id="Dividend15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Dividend15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Divider_FSM_FFd2" negated="ON"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3"/><signal id="Dividend15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1"/><signal id="Dividend14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits0_SPECSIG" negated="ON"/><signal id="Divisor0_SPECSIG"/><signal id="Quotient0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits0_SPECSIG"/><signal id="Divisor0_SPECSIG" negated="ON"/><signal id="Quotient0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits0_SPECSIG"/><signal id="Divisor0_SPECSIG"/><signal id="Quotient0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd3"/><signal id="HexDigits0_SPECSIG" negated="ON"/><signal id="Divisor0_SPECSIG" negated="ON"/><signal id="Quotient0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="Reset"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="Carry"/><signal id="HexDigits0_SPECSIG"/><signal id="Divisor0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="Reset"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="Carry"/><signal id="HexDigits0_SPECSIG" negated="ON"/><signal id="Divisor0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="Reset"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="Carry" negated="ON"/><signal id="HexDigits0_SPECSIG" negated="ON"/><signal id="Divisor0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="Reset"/><signal id="Divider_FSM_FFd1"/><signal id="Divider_FSM_FFd3"/><signal id="Carry" negated="ON"/><signal id="HexDigits0_SPECSIG"/><signal id="Divisor0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="Reset"/><signal id="DecoderCntr0_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="Reset"/><signal id="DecoderCntr1_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="Reset"/><signal id="DecoderCntr3_SPECSIG"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient3_SPECSIG"/><signal id="KeypadRDY" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="Reset"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS"/><signal id="Quotient3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient3_SPECSIG"/><signal id="InDivisor"/></pterm><pterm id="INPUTPINS_1_19"><signal id="Reset"/><signal id="DecoderCntr2_SPECSIG"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="Quotient3_SPECSIG"/><signal id="InDivisor" negated="ON"/></pterm><pterm id="INPUTPINS_1_20"><signal id="DecoderCntr2_SPECSIG"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="Dividend15_SPECSIG"/><signal id="InDivisor"/><signal id="KeypadRDY"/></pterm><pterm id="INPUTPINS_1_21"><signal id="DecoderCntr2_SPECSIG" negated="ON"/><signal id="DecoderCntr0_SPECSIG"/><signal id="DecoderCntr1_SPECSIG"/><signal id="DecoderCntr3_SPECSIG" negated="ON"/><signal id="Divider_FSM_FFd2"/><signal id="Divider_FSM_FFd1" negated="ON"/><signal id="Divider_FSM_FFd3" negated="ON"/><signal id="KeypadRDYS" negated="ON"/><signal id="Dividend15_SPECSIG"/><signal id="InDivisor" negated="ON"/><signal id="KeypadRDY"/></pterm><unmapped_eqn sigUse="18"><equation id="Dividend15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation></unmapped_eqn></unmapped_logic><vcc/><gnd/><messages><warning>INFO:Cpld - Inferring BUFG constraint for signal 'CLK' based upon the LOC   constraint 'P9'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><error>Cpld:896 - Unable to map all desired signals into function block, FB3,   because too many function block product terms are required. Buffering output   signal HexDigits&lt;3&gt; to allow all signals assigned to this function block to   be placed.</error><error>Cpld:892 - Cannot place signal Dividend&lt;15&gt;. Consider reducing the   collapsing input limit or the product term limit to prevent the fitter from   creating high input and/or high product term functions.</error><warning>Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc95108-7-PC84" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/><specSig signal="Keypad0_SPECSIG" value="Keypad&lt;0&gt;"/><specSig signal="Keypad1_SPECSIG" value="Keypad&lt;1&gt;"/><specSig signal="Keypad2_SPECSIG" value="Keypad&lt;2&gt;"/><specSig signal="Keypad3_SPECSIG" value="Keypad&lt;3&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="Dividend10_SPECSIG" value="Dividend&lt;10&gt;"/><specSig signal="MuxCntr3_SPECSIG" value="MuxCntr&lt;3&gt;"/><specSig signal="Divisor3_SPECSIG" value="Divisor&lt;3&gt;"/><specSig signal="Dividend12_SPECSIG" value="Dividend&lt;12&gt;"/><specSig signal="Segments5_SPECSIG" value="Segments&lt;5&gt;"/><specSig signal="Segments6_SPECSIG" value="Segments&lt;6&gt;"/><specSig signal="Divisor15_SPECSIG" value="Divisor&lt;15&gt;"/><specSig signal="Divisor13_SPECSIG" value="Divisor&lt;13&gt;"/><specSig signal="Dividend6_SPECSIG" value="Dividend&lt;6&gt;"/><specSig signal="Dividend7_SPECSIG" value="Dividend&lt;7&gt;"/><specSig signal="Dividend5_SPECSIG" value="Dividend&lt;5&gt;"/><specSig signal="Divisor1_SPECSIG" value="Divisor&lt;1&gt;"/><specSig signal="MuxCntr4_SPECSIG" value="MuxCntr&lt;4&gt;"/><specSig signal="HexDigits3_BUFR_SPECSIG" value="HexDigits&lt;3&gt;_BUFR"/><specSig signal="KeypadCols0_SPECSIG" value="KeypadCols&lt;0&gt;"/><specSig signal="KeypadCols1_SPECSIG" value="KeypadCols&lt;1&gt;"/><specSig signal="KeypadCols2_SPECSIG" value="KeypadCols&lt;2&gt;"/><specSig signal="KeypadCols3_SPECSIG" value="KeypadCols&lt;3&gt;"/><specSig signal="HexDigits3_SPECSIG" value="HexDigits&lt;3&gt;"/><specSig signal="HexDigits2_SPECSIG" value="HexDigits&lt;2&gt;"/><specSig signal="HexDigits1_SPECSIG" value="HexDigits&lt;1&gt;"/><specSig signal="HexDigits0_SPECSIG" value="HexDigits&lt;0&gt;"/><specSig signal="Digits0_SPECSIG" value="Digits&lt;0&gt;"/><specSig signal="Divisor0_SPECSIG" value="Divisor&lt;0&gt;"/><specSig signal="Quotient8_SPECSIG" value="Quotient&lt;8&gt;"/><specSig signal="Quotient7_SPECSIG" value="Quotient&lt;7&gt;"/><specSig signal="Segments0_SPECSIG" value="Segments&lt;0&gt;"/><specSig signal="Segments1_SPECSIG" value="Segments&lt;1&gt;"/><specSig signal="Segments2_SPECSIG" value="Segments&lt;2&gt;"/><specSig signal="Quotient14_SPECSIG" value="Quotient&lt;14&gt;"/><specSig signal="Quotient12_SPECSIG" value="Quotient&lt;12&gt;"/><specSig signal="Segments3_SPECSIG" value="Segments&lt;3&gt;"/><specSig signal="Segments4_SPECSIG" value="Segments&lt;4&gt;"/><specSig signal="MuxCntr5_SPECSIG" value="MuxCntr&lt;5&gt;"/><specSig signal="Divisor7_SPECSIG" value="Divisor&lt;7&gt;"/><specSig signal="Divisor5_SPECSIG" value="Divisor&lt;5&gt;"/><specSig signal="DecoderCntr3_SPECSIG" value="DecoderCntr&lt;3&gt;"/><specSig signal="DecoderCntr2_SPECSIG" value="DecoderCntr&lt;2&gt;"/><specSig signal="DecoderCntr1_SPECSIG" value="DecoderCntr&lt;1&gt;"/><specSig signal="DecoderCntr0_SPECSIG" value="DecoderCntr&lt;0&gt;"/><specSig signal="Digits11_SPECSIG" value="Digits&lt;11&gt;"/><specSig signal="Digits10_SPECSIG" value="Digits&lt;10&gt;"/><specSig signal="Digits9_SPECSIG" value="Digits&lt;9&gt;"/><specSig signal="Digits8_SPECSIG" value="Digits&lt;8&gt;"/><specSig signal="Digits7_SPECSIG" value="Digits&lt;7&gt;"/><specSig signal="Digits6_SPECSIG" value="Digits&lt;6&gt;"/><specSig signal="Digits5_SPECSIG" value="Digits&lt;5&gt;"/><specSig signal="Digits4_SPECSIG" value="Digits&lt;4&gt;"/><specSig signal="Digits3_SPECSIG" value="Digits&lt;3&gt;"/><specSig signal="Digits2_SPECSIG" value="Digits&lt;2&gt;"/><specSig signal="Digits1_SPECSIG" value="Digits&lt;1&gt;"/><specSig signal="Divisor4_SPECSIG" value="Divisor&lt;4&gt;"/><specSig signal="Divisor2_SPECSIG" value="Divisor&lt;2&gt;"/><specSig signal="Quotient0_SPECSIG" value="Quotient&lt;0&gt;"/><specSig signal="Dividend9_SPECSIG" value="Dividend&lt;9&gt;"/><specSig signal="Dividend13_SPECSIG" value="Dividend&lt;13&gt;"/><specSig signal="Dividend11_SPECSIG" value="Dividend&lt;11&gt;"/><specSig signal="Dividend14_SPECSIG" value="Dividend&lt;14&gt;"/><specSig signal="Dividend15_SPECSIG" value="Dividend&lt;15&gt;"/><specSig signal="Dividend8_SPECSIG" value="Dividend&lt;8&gt;"/><specSig signal="Divisor6_SPECSIG" value="Divisor&lt;6&gt;"/><specSig signal="Divisor8_SPECSIG" value="Divisor&lt;8&gt;"/><specSig signal="MuxCntr0_SPECSIG" value="MuxCntr&lt;0&gt;"/><specSig signal="MuxCntr1_SPECSIG" value="MuxCntr&lt;1&gt;"/><specSig signal="MuxCntr2_SPECSIG" value="MuxCntr&lt;2&gt;"/><specSig signal="Quotient1_SPECSIG" value="Quotient&lt;1&gt;"/><specSig signal="Quotient4_SPECSIG" value="Quotient&lt;4&gt;"/><specSig signal="Dividend4_SPECSIG" value="Dividend&lt;4&gt;"/><specSig signal="Divisor14_SPECSIG" value="Divisor&lt;14&gt;"/><specSig signal="Divisor9_SPECSIG" value="Divisor&lt;9&gt;"/><specSig signal="Divisor10_SPECSIG" value="Divisor&lt;10&gt;"/><specSig signal="Divisor12_SPECSIG" value="Divisor&lt;12&gt;"/><specSig signal="FC_0_OUT_SPECSIG" value="FC_0_.OUT"/><specSig signal="MuxCntr9_SPECSIG" value="MuxCntr&lt;9&gt;"/><specSig signal="Quotient15_SPECSIG" value="Quotient&lt;15&gt;"/><specSig signal="Quotient9_SPECSIG" value="Quotient&lt;9&gt;"/><specSig signal="Quotient6_SPECSIG" value="Quotient&lt;6&gt;"/><specSig signal="Quotient13_SPECSIG" value="Quotient&lt;13&gt;"/><specSig signal="Quotient11_SPECSIG" value="Quotient&lt;11&gt;"/><specSig signal="Quotient10_SPECSIG" value="Quotient&lt;10&gt;"/><specSig signal="Quotient5_SPECSIG" value="Quotient&lt;5&gt;"/><specSig signal="MuxCntr8_SPECSIG" value="MuxCntr&lt;8&gt;"/><specSig signal="MuxCntr7_SPECSIG" value="MuxCntr&lt;7&gt;"/><specSig signal="MuxCntr6_SPECSIG" value="MuxCntr&lt;6&gt;"/><specSig signal="Divisor11_SPECSIG" value="Divisor&lt;11&gt;"/><specSig signal="Quotient2_SPECSIG" value="Quotient&lt;2&gt;"/><specSig signal="Quotient3_SPECSIG" value="Quotient&lt;3&gt;"/><specSig signal="FC_0_OUT_1_SPECSIG" value="FC_0_.OUT_1"/></document>
