$version Generated by simsys.py $end
$date Sunday, 26 Jul 2020 at 20:26:21 $end
$timescale 1ns $end
$scope module SYSTEM $end
	$scope module clr0 $end
		$var wire 1 W0 clr0_Q $end
	$upscope $end
	$scope module cnt0 $end
		$var wire 1 W1 cnt0_trg $end
		$var wire 1 W2 cnt0_clr $end
		$var wire 4 W3 cnt0_Q[3:0] $end
	$upscope $end
$upscope $end
$enddefinitions $end
#0 1W0 1W1 UW2 b0001 W3 
#1 0W2 
#2 b0000 W3 
#10 0W0 0W1 
#16 1W2 
#20 1W0 1W1 
#21 b0001 W3 
#30 0W0 0W1 
#40 1W0 1W1 
#41 b0010 W3 
#50 0W0 0W1 
#60 1W0 1W1 
#61 b0011 W3 
#70 0W0 0W1 
#80 1W0 1W1 
#81 b0100 W3 
#90 0W0 0W1 
#100 1W0 1W1 
#101 b0101 W3 
#110 0W0 0W1 
#120 1W0 1W1 
#121 b0110 W3 
#130 0W0 0W1 
#140 1W0 1W1 
#141 b0111 W3 
#150 0W0 0W1 
#160 1W0 1W1 
#161 b1000 W3 
#170 0W0 0W1 
#180 1W0 1W1 
#181 b1001 W3 
#190 0W0 0W1 
#200 1W0 1W1 
#201 b1010 W3 
#210 0W0 0W1 
#220 1W0 1W1 
#221 b1011 W3 
#230 0W0 0W1 
#240 1W0 1W1 
#241 b1100 W3 
