
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_24960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fff00; valaddr_reg:x3; val_offset:74880*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74880*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24961:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fff80; valaddr_reg:x3; val_offset:74883*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74883*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24962:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fffc0; valaddr_reg:x3; val_offset:74886*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74886*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24963:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fffe0; valaddr_reg:x3; val_offset:74889*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74889*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24964:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffff0; valaddr_reg:x3; val_offset:74892*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74892*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24965:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffff8; valaddr_reg:x3; val_offset:74895*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74895*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24966:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffffc; valaddr_reg:x3; val_offset:74898*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74898*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24967:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffffe; valaddr_reg:x3; val_offset:74901*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74901*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24968:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fffff; valaddr_reg:x3; val_offset:74904*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74904*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24969:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3000000; valaddr_reg:x3; val_offset:74907*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74907*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24970:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3000001; valaddr_reg:x3; val_offset:74910*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74910*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24971:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3000003; valaddr_reg:x3; val_offset:74913*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74913*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24972:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3000007; valaddr_reg:x3; val_offset:74916*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74916*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24973:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf300000f; valaddr_reg:x3; val_offset:74919*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74919*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24974:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf300001f; valaddr_reg:x3; val_offset:74922*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74922*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24975:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf300003f; valaddr_reg:x3; val_offset:74925*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74925*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf300007f; valaddr_reg:x3; val_offset:74928*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74928*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf30000ff; valaddr_reg:x3; val_offset:74931*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74931*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf30001ff; valaddr_reg:x3; val_offset:74934*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74934*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf30003ff; valaddr_reg:x3; val_offset:74937*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74937*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf30007ff; valaddr_reg:x3; val_offset:74940*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74940*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24981:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3000fff; valaddr_reg:x3; val_offset:74943*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74943*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24982:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3001fff; valaddr_reg:x3; val_offset:74946*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74946*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24983:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3003fff; valaddr_reg:x3; val_offset:74949*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74949*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24984:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3007fff; valaddr_reg:x3; val_offset:74952*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74952*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24985:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf300ffff; valaddr_reg:x3; val_offset:74955*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74955*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf301ffff; valaddr_reg:x3; val_offset:74958*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74958*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf303ffff; valaddr_reg:x3; val_offset:74961*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74961*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf307ffff; valaddr_reg:x3; val_offset:74964*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74964*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf30fffff; valaddr_reg:x3; val_offset:74967*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74967*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf31fffff; valaddr_reg:x3; val_offset:74970*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74970*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24991:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf33fffff; valaddr_reg:x3; val_offset:74973*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74973*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24992:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3400000; valaddr_reg:x3; val_offset:74976*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74976*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24993:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3600000; valaddr_reg:x3; val_offset:74979*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74979*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24994:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3700000; valaddr_reg:x3; val_offset:74982*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74982*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24995:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3780000; valaddr_reg:x3; val_offset:74985*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74985*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37c0000; valaddr_reg:x3; val_offset:74988*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74988*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37e0000; valaddr_reg:x3; val_offset:74991*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74991*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37f0000; valaddr_reg:x3; val_offset:74994*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74994*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37f8000; valaddr_reg:x3; val_offset:74997*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74997*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fc000; valaddr_reg:x3; val_offset:75000*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75000*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fe000; valaddr_reg:x3; val_offset:75003*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75003*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ff000; valaddr_reg:x3; val_offset:75006*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75006*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ff800; valaddr_reg:x3; val_offset:75009*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75009*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffc00; valaddr_reg:x3; val_offset:75012*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75012*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffe00; valaddr_reg:x3; val_offset:75015*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75015*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fff00; valaddr_reg:x3; val_offset:75018*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75018*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fff80; valaddr_reg:x3; val_offset:75021*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75021*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fffc0; valaddr_reg:x3; val_offset:75024*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75024*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fffe0; valaddr_reg:x3; val_offset:75027*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75027*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffff0; valaddr_reg:x3; val_offset:75030*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75030*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffff8; valaddr_reg:x3; val_offset:75033*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75033*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffffc; valaddr_reg:x3; val_offset:75036*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75036*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffffe; valaddr_reg:x3; val_offset:75039*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75039*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fffff; valaddr_reg:x3; val_offset:75042*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75042*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff000001; valaddr_reg:x3; val_offset:75045*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75045*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff000003; valaddr_reg:x3; val_offset:75048*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75048*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff000007; valaddr_reg:x3; val_offset:75051*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75051*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff199999; valaddr_reg:x3; val_offset:75054*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75054*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff249249; valaddr_reg:x3; val_offset:75057*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75057*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff333333; valaddr_reg:x3; val_offset:75060*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75060*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:75063*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75063*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:75066*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75066*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff444444; valaddr_reg:x3; val_offset:75069*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75069*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:75072*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75072*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:75075*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75075*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff666666; valaddr_reg:x3; val_offset:75078*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75078*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:75081*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75081*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:75084*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75084*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:75087*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75087*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:75090*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75090*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:75093*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75093*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:75096*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75096*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:75099*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75099*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:75102*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75102*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:75105*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75105*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:75108*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75108*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:75111*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75111*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:75114*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75114*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:75117*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75117*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:75120*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75120*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:75123*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75123*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:75126*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75126*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:75129*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75129*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:75132*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75132*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:75135*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75135*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:75138*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75138*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa800000; valaddr_reg:x3; val_offset:75141*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75141*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa800001; valaddr_reg:x3; val_offset:75144*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75144*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa800003; valaddr_reg:x3; val_offset:75147*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75147*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa800007; valaddr_reg:x3; val_offset:75150*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75150*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa80000f; valaddr_reg:x3; val_offset:75153*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75153*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa80001f; valaddr_reg:x3; val_offset:75156*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75156*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa80003f; valaddr_reg:x3; val_offset:75159*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75159*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa80007f; valaddr_reg:x3; val_offset:75162*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75162*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa8000ff; valaddr_reg:x3; val_offset:75165*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75165*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa8001ff; valaddr_reg:x3; val_offset:75168*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75168*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa8003ff; valaddr_reg:x3; val_offset:75171*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75171*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa8007ff; valaddr_reg:x3; val_offset:75174*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75174*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa800fff; valaddr_reg:x3; val_offset:75177*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75177*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa801fff; valaddr_reg:x3; val_offset:75180*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75180*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa803fff; valaddr_reg:x3; val_offset:75183*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75183*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa807fff; valaddr_reg:x3; val_offset:75186*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75186*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa80ffff; valaddr_reg:x3; val_offset:75189*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75189*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa81ffff; valaddr_reg:x3; val_offset:75192*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75192*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa83ffff; valaddr_reg:x3; val_offset:75195*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75195*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa87ffff; valaddr_reg:x3; val_offset:75198*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75198*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa8fffff; valaddr_reg:x3; val_offset:75201*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75201*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa9fffff; valaddr_reg:x3; val_offset:75204*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75204*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xabfffff; valaddr_reg:x3; val_offset:75207*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75207*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xac00000; valaddr_reg:x3; val_offset:75210*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75210*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xae00000; valaddr_reg:x3; val_offset:75213*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75213*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaf00000; valaddr_reg:x3; val_offset:75216*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75216*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaf80000; valaddr_reg:x3; val_offset:75219*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75219*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafc0000; valaddr_reg:x3; val_offset:75222*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75222*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafe0000; valaddr_reg:x3; val_offset:75225*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75225*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaff0000; valaddr_reg:x3; val_offset:75228*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75228*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaff8000; valaddr_reg:x3; val_offset:75231*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75231*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffc000; valaddr_reg:x3; val_offset:75234*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75234*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffe000; valaddr_reg:x3; val_offset:75237*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75237*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafff000; valaddr_reg:x3; val_offset:75240*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75240*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafff800; valaddr_reg:x3; val_offset:75243*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75243*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafffc00; valaddr_reg:x3; val_offset:75246*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75246*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafffe00; valaddr_reg:x3; val_offset:75249*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75249*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffff00; valaddr_reg:x3; val_offset:75252*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75252*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffff80; valaddr_reg:x3; val_offset:75255*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75255*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffffc0; valaddr_reg:x3; val_offset:75258*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75258*0 + 3*195*FLEN/8, x4, x1, x2)

inst_25087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffffe0; valaddr_reg:x3; val_offset:75261*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75261*0 + 3*195*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203648,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203776,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203840,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203872,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203888,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203896,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203900,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203902,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203903,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863488,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863489,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863491,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863495,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863503,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863519,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863551,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863615,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863743,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863999,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076864511,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076865535,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076867583,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076871679,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076879871,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076896255,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076929023,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076994559,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4077125631,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4077387775,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4077912063,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4078960639,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4081057791,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4081057792,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4083154944,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4084203520,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4084727808,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4084989952,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085121024,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085186560,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085219328,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085235712,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085243904,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085248000,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085250048,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085251072,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085251584,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085251840,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085251968,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252032,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252064,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252080,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252088,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252092,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252094,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252095,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160768,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160769,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160771,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160775,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160783,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160799,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160831,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160895,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176161023,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176161279,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176161791,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176162815,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176164863,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176168959,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176177151,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176193535,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176226303,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176291839,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176422911,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176685055,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(177209343,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(178257919,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(180355071,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(180355072,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(182452224,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(183500800,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184025088,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184287232,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184418304,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184483840,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184516608,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184532992,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184541184,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184545280,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184547328,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184548352,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184548864,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549120,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549248,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549312,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549344,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
