

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'
================================================================
* Date:           Fri Sep  6 14:01:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.357 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max   |   Type  |
    +---------+---------+-----------+----------+-----+---------+---------+
    |        5|  1843204|  16.665 ns|  6.143 ms|    5|  1843204|       no|
    +---------+---------+-----------+----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        3|  1843202|         4|          1|          1|  1 ~ 1843200|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rem = alloca i32 1"   --->   Operation 7 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 10 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln1033_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln1033"   --->   Operation 11 'read' 'add_ln1033_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sub5"   --->   Operation 12 'read' 'sub5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load"   --->   Operation 13 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 14 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load"   --->   Operation 15 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1033_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sext_ln1033"   --->   Operation 16 'read' 'sext_ln1033_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 17 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %p_Val2_s"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 0, i32 %rem"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 25 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_4 = load i32 %j" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045]   --->   Operation 26 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1013 = zext i31 %i_load" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 27 'zext' 'zext_ln1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%icmp_ln1013 = icmp_slt  i32 %zext_ln1013, i32 %bound_read" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 28 'icmp' 'icmp_ln1013' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.00ns)   --->   "%add_ln1013 = add i31 %i_load, i31 1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 29 'add' 'add_ln1013' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1013 = br i1 %icmp_ln1013, void %for.end.loopexit.exitStub, void %for.body.split" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 30 'br' 'br_ln1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%bLast_width = icmp_eq  i32 %j_4, i32 %sub_read" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1018]   --->   Operation 31 'icmp' 'bLast_width' <Predicate = (icmp_ln1013)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%xf_bits_per_clock = select i1 %bLast_width, i4 %last_blk_width_load_read, i4 8" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1019]   --->   Operation 32 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1013)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln1044 = icmp_slt  i32 %j_4, i32 %cols_bound_per_npc_load_read" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044]   --->   Operation 33 'icmp' 'icmp_ln1044' <Predicate = (icmp_ln1013)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1044 = br i1 %icmp_ln1044, void %if.end48, void %if.then47" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044]   --->   Operation 34 'br' 'br_ln1044' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%add_ln1045 = add i32 %j_4, i32 1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045]   --->   Operation 35 'add' 'add_ln1045' <Predicate = (icmp_ln1013)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.44ns)   --->   "%j_5 = select i1 %bLast_width, i32 0, i32 %add_ln1045" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045]   --->   Operation 36 'select' 'j_5' <Predicate = (icmp_ln1013)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln1013 = store i32 %j_5, i32 %j" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 37 'store' 'store_ln1013' <Predicate = (icmp_ln1013)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln1013 = store i31 %add_ln1013, i31 %i" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 38 'store' 'store_ln1013' <Predicate = (icmp_ln1013)> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1013 = br void %for.body" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 39 'br' 'br_ln1013' <Predicate = (icmp_ln1013)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%rem_1 = load i32 %rem"   --->   Operation 40 'load' 'rem_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1019 = zext i4 %xf_bits_per_clock" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1019]   --->   Operation 41 'zext' 'zext_ln1019' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1019_1 = zext i4 %xf_bits_per_clock" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1019]   --->   Operation 42 'zext' 'zext_ln1019_1' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.39ns)   --->   "%ptr_width_minus = select i1 %bLast_width, i8 %sub5_read, i8 120" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1020]   --->   Operation 43 'select' 'ptr_width_minus' <Predicate = (icmp_ln1013)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1020 = zext i8 %ptr_width_minus" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1020]   --->   Operation 44 'zext' 'zext_ln1020' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.99ns)   --->   "%icmp_ln1024 = icmp_sgt  i32 %zext_ln1019, i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1024]   --->   Operation 45 'icmp' 'icmp_ln1024' <Predicate = (icmp_ln1013)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln1024 = br i1 %icmp_ln1024, void %if.else29, void %if.then14_ifconv" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1024]   --->   Operation 46 'br' 'br_ln1024' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1033)   --->   "%select_ln1033 = select i1 %bLast_width, i8 %add_ln1033_read, i8 135" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033]   --->   Operation 47 'select' 'select_ln1033' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1033)   --->   "%zext_ln1033 = zext i8 %select_ln1033" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033]   --->   Operation 48 'zext' 'zext_ln1033' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln1033 = sub i32 %zext_ln1033, i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033]   --->   Operation 49 'sub' 'sub_ln1033' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.01ns)   --->   "%sub_ln1033_1 = sub i32 128, i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033]   --->   Operation 50 'sub' 'sub_ln1033_1' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.99ns)   --->   "%icmp_ln628 = icmp_ugt  i32 %sub_ln1033_1, i32 %sub_ln1033"   --->   Operation 51 'icmp' 'icmp_ln628' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i32 %sub_ln1033_1"   --->   Operation 52 'trunc' 'trunc_ln628' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln628_1 = trunc i32 %sub_ln1033"   --->   Operation 53 'trunc' 'trunc_ln628_1' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.01ns)   --->   "%rem_3 = sub i32 %rem_1, i32 %zext_ln1019" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1034]   --->   Operation 54 'sub' 'rem_3' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.47ns)   --->   "%store_ln1034 = store i32 %rem_3, i32 %rem" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1034]   --->   Operation 55 'store' 'store_ln1034' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.47>
ST_3 : Operation 56 [1/1] (0.99ns)   --->   "%icmp_ln1025 = icmp_eq  i32 %rem_1, i32 0" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1025]   --->   Operation 56 'icmp' 'icmp_ln1025' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1026 = trunc i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1026]   --->   Operation 57 'trunc' 'trunc_ln1026' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1026_1 = trunc i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1026]   --->   Operation 58 'trunc' 'trunc_ln1026_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.77ns)   --->   "%sub_ln628 = sub i7 0, i7 %trunc_ln1026"   --->   Operation 59 'sub' 'sub_ln628' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.67ns)   --->   "%sub_ln368 = sub i3 0, i3 %trunc_ln1026_1"   --->   Operation 60 'sub' 'sub_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.79ns)   --->   "%add_ln1030 = add i5 %zext_ln1019_1, i5 31" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1030]   --->   Operation 61 'add' 'add_ln1030' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1030 = sext i5 %add_ln1030" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1030]   --->   Operation 62 'sext' 'sext_ln1030' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1030_1 = sext i5 %add_ln1030" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1030]   --->   Operation 63 'sext' 'sext_ln1030_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1030 = trunc i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1030]   --->   Operation 64 'trunc' 'trunc_ln1030' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.77ns)   --->   "%sub_ln628_1 = sub i7 %sext_ln1030_1, i7 %trunc_ln1030"   --->   Operation 65 'sub' 'sub_ln628_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%icmp_ln368 = icmp_ugt  i32 %rem_1, i32 %sext_ln1030"   --->   Operation 66 'icmp' 'icmp_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %rem_1"   --->   Operation 67 'trunc' 'trunc_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i5 %add_ln1030"   --->   Operation 68 'trunc' 'trunc_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%select_ln368 = select i1 %icmp_ln368, i3 %trunc_ln368, i3 %trunc_ln368_1"   --->   Operation 69 'select' 'select_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%select_ln368_1 = select i1 %icmp_ln368, i3 %trunc_ln368_1, i3 %trunc_ln368"   --->   Operation 70 'select' 'select_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%xor_ln368_1 = xor i3 %select_ln368, i3 7"   --->   Operation 71 'xor' 'xor_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%zext_ln368_2 = zext i3 %select_ln368_1"   --->   Operation 72 'zext' 'zext_ln368_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%zext_ln368_3 = zext i3 %xor_ln368_1"   --->   Operation 73 'zext' 'zext_ln368_3' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%shl_ln368_1 = shl i8 255, i8 %zext_ln368_2"   --->   Operation 74 'shl' 'shl_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%lshr_ln368_1 = lshr i8 255, i8 %zext_ln368_3"   --->   Operation 75 'lshr' 'lshr_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.56ns) (out node of the LUT)   --->   "%and_ln368 = and i8 %shl_ln368_1, i8 %lshr_ln368_1"   --->   Operation 76 'and' 'and_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.56> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.01ns)   --->   "%rem_2 = add i32 %rem_1, i32 %zext_ln1020" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1031]   --->   Operation 77 'add' 'rem_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.47ns)   --->   "%store_ln1032 = store i32 %rem_2, i32 %rem" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1032]   --->   Operation 78 'store' 'store_ln1032' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.47>

State 4 <SV = 3> <Delay = 2.35>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln1016 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1016]   --->   Operation 79 'specpipeline' 'specpipeline_ln1016' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1015 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1843200, i64 921600" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1015]   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln1015' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln1008 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1008]   --->   Operation 81 'specloopname' 'specloopname_ln1008' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_load = load i128 %p_Val2_s"   --->   Operation 82 'load' 'p_Val2_load' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_3)   --->   "%tmp_1 = partselect i128 @llvm.part.select.i128, i128 %p_Val2_load, i32 127, i32 0"   --->   Operation 83 'partselect' 'tmp_1' <Predicate = (icmp_ln1013 & !icmp_ln1024 & icmp_ln628)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.77ns)   --->   "%sub_ln628_2 = sub i7 %trunc_ln628, i7 %trunc_ln628_1"   --->   Operation 84 'sub' 'sub_ln628_2' <Predicate = (icmp_ln1013 & !icmp_ln1024 & icmp_ln628)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_3)   --->   "%xor_ln628_1 = xor i7 %trunc_ln628, i7 127"   --->   Operation 85 'xor' 'xor_ln628_1' <Predicate = (icmp_ln1013 & !icmp_ln1024 & icmp_ln628)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.77ns)   --->   "%sub_ln628_3 = sub i7 %trunc_ln628_1, i7 %trunc_ln628"   --->   Operation 86 'sub' 'sub_ln628_3' <Predicate = (icmp_ln1013 & !icmp_ln1024 & !icmp_ln628)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%select_ln628 = select i1 %icmp_ln628, i7 %sub_ln628_2, i7 %sub_ln628_3"   --->   Operation 87 'select' 'select_ln628' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_3)   --->   "%select_ln628_1 = select i1 %icmp_ln628, i128 %tmp_1, i128 %p_Val2_load"   --->   Operation 88 'select' 'select_ln628_1' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_3)   --->   "%select_ln628_2 = select i1 %icmp_ln628, i7 %xor_ln628_1, i7 %trunc_ln628"   --->   Operation 89 'select' 'select_ln628_2' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%xor_ln628_2 = xor i7 %select_ln628, i7 127"   --->   Operation 90 'xor' 'xor_ln628_2' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_3)   --->   "%zext_ln628_3 = zext i7 %select_ln628_2"   --->   Operation 91 'zext' 'zext_ln628_3' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%zext_ln628_4 = zext i7 %xor_ln628_2"   --->   Operation 92 'zext' 'zext_ln628_4' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln628_3 = lshr i128 %select_ln628_1, i128 %zext_ln628_3"   --->   Operation 93 'lshr' 'lshr_ln628_3' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.73ns) (out node of the LUT)   --->   "%lshr_ln628_4 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_4"   --->   Operation 94 'lshr' 'lshr_ln628_4' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.37ns) (out node of the LUT)   --->   "%p_Result_4 = and i128 %lshr_ln628_3, i128 %lshr_ln628_4"   --->   Operation 95 'and' 'p_Result_4' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%localbuffer_V_6 = trunc i128 %p_Result_4"   --->   Operation 96 'trunc' 'localbuffer_V_6' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end36_ifconv"   --->   Operation 97 'br' 'br_ln0' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.42>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%zext_ln628 = zext i7 %sub_ln628"   --->   Operation 98 'zext' 'zext_ln628' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%zext_ln628_1 = zext i7 %sub_ln628"   --->   Operation 99 'zext' 'zext_ln628_1' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%lshr_ln628 = lshr i128 %p_Val2_load, i128 %zext_ln628"   --->   Operation 100 'lshr' 'lshr_ln628' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%lshr_ln628_1 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_1"   --->   Operation 101 'lshr' 'lshr_ln628_1' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%p_Result_s = and i128 %lshr_ln628, i128 %lshr_ln628_1"   --->   Operation 102 'and' 'p_Result_s' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%tmp_2 = trunc i128 %p_Result_s"   --->   Operation 103 'trunc' 'tmp_2' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%zext_ln368 = zext i3 %sub_ln368"   --->   Operation 104 'zext' 'zext_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%lshr_ln368 = lshr i8 255, i8 %zext_ln368"   --->   Operation 105 'lshr' 'lshr_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%p_Result_1 = and i8 %tmp_2, i8 %lshr_ln368"   --->   Operation 106 'and' 'p_Result_1' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%localbuffer_V = select i1 %icmp_ln1025, i8 0, i8 %p_Result_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1025]   --->   Operation 107 'select' 'localbuffer_V' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.21ns)   --->   "%val_V = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ldata1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1028]   --->   Operation 108 'read' 'val_V' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%xor_ln628 = xor i7 %sub_ln628_1, i7 127"   --->   Operation 109 'xor' 'xor_ln628' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%zext_ln628_2 = zext i7 %xor_ln628"   --->   Operation 110 'zext' 'zext_ln628_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%lshr_ln628_2 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_2"   --->   Operation 111 'lshr' 'lshr_ln628_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%p_Result_2 = and i128 %val_V, i128 %lshr_ln628_2"   --->   Operation 112 'and' 'p_Result_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%tmp_3 = trunc i128 %p_Result_2"   --->   Operation 113 'trunc' 'tmp_3' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%xor_ln368 = xor i3 %trunc_ln368, i3 7"   --->   Operation 114 'xor' 'xor_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024 & icmp_ln368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%select_ln368_2 = select i1 %icmp_ln368, i3 %xor_ln368, i3 %trunc_ln368"   --->   Operation 115 'select' 'select_ln368_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%zext_ln368_1 = zext i3 %select_ln368_2"   --->   Operation 116 'zext' 'zext_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.74ns) (out node of the LUT)   --->   "%shl_ln368 = shl i8 %tmp_3, i8 %zext_ln368_1"   --->   Operation 117 'shl' 'shl_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp = partselect i8 @llvm.part.select.i8, i8 %shl_ln368, i32 7, i32 0"   --->   Operation 118 'partselect' 'tmp' <Predicate = (icmp_ln1013 & icmp_ln1024 & icmp_ln368)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%select_ln368_3 = select i1 %icmp_ln368, i8 %tmp, i8 %shl_ln368"   --->   Operation 119 'select' 'select_ln368_3' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%xor_ln368_2 = xor i8 %and_ln368, i8 255"   --->   Operation 120 'xor' 'xor_ln368_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.51ns) (out node of the LUT)   --->   "%and_ln368_1 = and i8 %localbuffer_V, i8 %xor_ln368_2"   --->   Operation 121 'and' 'and_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 1.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln368_2 = and i8 %select_ln368_3, i8 %and_ln368"   --->   Operation 122 'and' 'and_ln368_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.39ns) (out node of the LUT)   --->   "%p_Result_3 = or i8 %and_ln368_1, i8 %and_ln368_2"   --->   Operation 123 'or' 'p_Result_3' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln1032 = store i128 %val_V, i128 %p_Val2_s" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1032]   --->   Operation 124 'store' 'store_ln1032' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.42>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = (!icmp_ln1013)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 125 [1/1] (0.42ns)   --->   "%br_ln1032 = br void %if.end36_ifconv" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1032]   --->   Operation 125 'br' 'br_ln1032' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.42>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%localbuffer_V_8 = phi i8 %p_Result_3, void %if.then14_ifconv, i8 %localbuffer_V_6, void %if.else29"   --->   Operation 126 'phi' 'localbuffer_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%trunc_ln628_2 = trunc i5 %sext_ln1033_read"   --->   Operation 127 'trunc' 'trunc_ln628_2' <Predicate = (bLast_width)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%xor_ln628_3 = xor i3 %trunc_ln628_2, i3 7"   --->   Operation 128 'xor' 'xor_ln628_3' <Predicate = (bLast_width)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%zext_ln628_5 = zext i3 %xor_ln628_3"   --->   Operation 129 'zext' 'zext_ln628_5' <Predicate = (bLast_width)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%lshr_ln628_5 = lshr i8 255, i8 %zext_ln628_5"   --->   Operation 130 'lshr' 'lshr_ln628_5' <Predicate = (bLast_width)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%select_ln1018 = select i1 %bLast_width, i8 %lshr_ln628_5, i8 255" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1018]   --->   Operation 131 'select' 'select_ln1018' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.56ns) (out node of the LUT)   --->   "%localbuffer2_V = and i8 %localbuffer_V_8, i8 %select_ln1018" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1018]   --->   Operation 132 'and' 'localbuffer2_V' <Predicate = true> <Delay = 0.56> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.21ns)   --->   "%write_ln1044 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %in_mat_data1, i8 %localbuffer2_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044]   --->   Operation 133 'write' 'write_ln1044' <Predicate = (icmp_ln1044)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln1044 = br void %if.end48" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044]   --->   Operation 134 'br' 'br_ln1044' <Predicate = (icmp_ln1044)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.476ns
The critical path consists of the following:
	'alloca' operation ('rem') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'rem' [26]  (0.476 ns)

 <State 2>: 1.89ns
The critical path consists of the following:
	'load' operation ('j', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045) on local variable 'j' [31]  (0 ns)
	'add' operation ('add_ln1045', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045) [140]  (1.02 ns)
	'select' operation ('j', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045) [141]  (0.449 ns)
	'store' operation ('store_ln1013', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013) of variable 'j', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045 on local variable 'j' [142]  (0.427 ns)

 <State 3>: 2.36ns
The critical path consists of the following:
	'add' operation ('add_ln1030', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1030) [91]  (0.797 ns)
	'icmp' operation ('icmp_ln368') [101]  (0.991 ns)
	'select' operation ('select_ln368') [105]  (0 ns)
	'xor' operation ('xor_ln368_1') [108]  (0 ns)
	'lshr' operation ('lshr_ln368_1') [116]  (0 ns)
	'and' operation ('and_ln368') [117]  (0.57 ns)

 <State 4>: 2.35ns
The critical path consists of the following:
	fifo read operation ('val.V', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1028) on port 'ldata1' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1028) [90]  (1.22 ns)
	'and' operation ('__Result__') [99]  (0 ns)
	'shl' operation ('shl_ln368') [112]  (0.741 ns)
	'select' operation ('select_ln368_3') [114]  (0 ns)
	'and' operation ('and_ln368_2') [120]  (0 ns)
	'or' operation ('__Result__') [121]  (0.393 ns)

 <State 5>: 2.21ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('localbuffer.V') with incoming values : ('localbuffer.V') ('__Result__') [127]  (0.427 ns)
	'phi' operation ('localbuffer.V') with incoming values : ('localbuffer.V') ('__Result__') [127]  (0 ns)
	'and' operation ('localbuffer2.V', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1018) [133]  (0.57 ns)
	fifo write operation ('write_ln1044', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044) on port 'in_mat_data1' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044) [137]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
