<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\impl\gwsynthesis\riscy25k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\tang25k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\timing25k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct  1 22:52:47 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6345</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6944</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>605</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_25</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_25</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">45.481(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_25</td>
<td>Setup</td>
<td>-814.744</td>
<td>605</td>
</tr>
<tr>
<td>clk_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.987</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[52]_2_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>21.628</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.987</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[52]_5_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>21.628</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.987</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[52]_7_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>21.628</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.983</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[13]_4_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.061</td>
<td>21.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.983</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[13]_5_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.061</td>
<td>21.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.981</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[24]_3_s6/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.006</td>
<td>21.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.980</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[26]_1_s6/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>21.683</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.978</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[21]_0_s6/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.666</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.971</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[28]_4_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.041</td>
<td>21.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.971</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[28]_7_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.041</td>
<td>21.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.968</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[0]_5_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.046</td>
<td>21.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.968</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[0]_6_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.046</td>
<td>21.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.968</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[0]_7_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.046</td>
<td>21.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.968</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[40]_4_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.058</td>
<td>21.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.965</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[12]_0_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.040</td>
<td>21.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.965</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[12]_7_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.040</td>
<td>21.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.957</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[46]_1_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.027</td>
<td>21.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.957</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[22]_0_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>21.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.957</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[22]_3_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>21.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.956</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[40]_6_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.046</td>
<td>21.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.954</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>21.717</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.942</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[40]_5_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>21.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.934</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[23]_2_s6/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>21.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.919</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[8]_1_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.040</td>
<td>21.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.919</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>text/charMemory[8]_3_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.040</td>
<td>21.568</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>scr/i2c_inst/clockDivider_1_s1/Q</td>
<td>scr/i2c_inst/clockDivider_1_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>scr/i2c_inst/clockDivider_2_s1/Q</td>
<td>scr/i2c_inst/clockDivider_2_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>scr/processStarted_s13/Q</td>
<td>scr/processStarted_s13/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>mem/cnt_2_s0/Q</td>
<td>mem/cnt_2_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>mem/cnt_3_s0/Q</td>
<td>mem/cnt_3_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>txCounter_2_s2/Q</td>
<td>txCounter_2_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>txCounter_6_s2/Q</td>
<td>txCounter_6_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>txCounter_9_s2/Q</td>
<td>txCounter_9_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>txCounter_18_s2/Q</td>
<td>txCounter_18_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>txCounter_22_s2/Q</td>
<td>txCounter_22_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>scr/i2c_api_inst/processStarted_s13/Q</td>
<td>scr/i2c_api_inst/processStarted_s13/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>scr/i2c_inst/bitToSend_2_s1/Q</td>
<td>scr/i2c_inst/bitToSend_2_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>scr/txCounter_0_s1/Q</td>
<td>scr/txCounter_0_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>cpu_1/PC_21_s0/Q</td>
<td>cpu_1/PC_21_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.281</td>
<td>scr/i2c_inst/state_1_s1/Q</td>
<td>scr/i2c_inst/state_1_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>16</td>
<td>0.287</td>
<td>scr/i2c_inst/clockDivider_5_s1/Q</td>
<td>scr/i2c_inst/clockDivider_5_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>17</td>
<td>0.287</td>
<td>scr/pixelCounter_0_s1/Q</td>
<td>scr/pixelCounter_0_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>18</td>
<td>0.298</td>
<td>scr/pixelCounter_2_s1/Q</td>
<td>text/fontBuffer_fontBuffer_0_0_s/AD[6]</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.327</td>
</tr>
<tr>
<td>19</td>
<td>0.299</td>
<td>scr/pixelCounter_1_s1/Q</td>
<td>text/fontBuffer_fontBuffer_0_0_s/AD[5]</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.324</td>
</tr>
<tr>
<td>20</td>
<td>0.305</td>
<td>scr/pixelCounter_0_s1/Q</td>
<td>text/fontBuffer_fontBuffer_0_0_s/AD[4]</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.330</td>
</tr>
<tr>
<td>21</td>
<td>0.328</td>
<td>scr/i2c_api_inst/next_state_2_s2/Q</td>
<td>scr/i2c_api_inst/next_state_2_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>22</td>
<td>0.328</td>
<td>scr/i2c_api_inst/instruction_0_s2/Q</td>
<td>scr/i2c_api_inst/instruction_0_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>23</td>
<td>0.328</td>
<td>txCounter_7_s2/Q</td>
<td>txCounter_7_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>24</td>
<td>0.328</td>
<td>txCounter_14_s2/Q</td>
<td>txCounter_14_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>25</td>
<td>0.331</td>
<td>scr/i2c_inst/clockDivider_4_s1/Q</td>
<td>scr/i2c_inst/clockDivider_4_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.525</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_22_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.036</td>
<td>5.092</td>
</tr>
<tr>
<td>2</td>
<td>14.678</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_7_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.019</td>
<td>4.955</td>
</tr>
<tr>
<td>3</td>
<td>14.827</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_4_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.022</td>
<td>4.847</td>
</tr>
<tr>
<td>4</td>
<td>14.874</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_12_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.013</td>
<td>4.791</td>
</tr>
<tr>
<td>5</td>
<td>14.944</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_9_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.045</td>
<td>4.663</td>
</tr>
<tr>
<td>6</td>
<td>14.953</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_26_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.036</td>
<td>4.663</td>
</tr>
<tr>
<td>7</td>
<td>14.967</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_2_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>4.657</td>
</tr>
<tr>
<td>8</td>
<td>15.302</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_29_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.045</td>
<td>4.306</td>
</tr>
<tr>
<td>9</td>
<td>15.353</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_28_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.030</td>
<td>4.269</td>
</tr>
<tr>
<td>10</td>
<td>15.393</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_30_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.018</td>
<td>4.242</td>
</tr>
<tr>
<td>11</td>
<td>15.402</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_6_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>4.270</td>
</tr>
<tr>
<td>12</td>
<td>15.405</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_17_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.055</td>
<td>4.193</td>
</tr>
<tr>
<td>13</td>
<td>15.405</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_1_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>4.216</td>
</tr>
<tr>
<td>14</td>
<td>15.447</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_20_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.043</td>
<td>4.162</td>
</tr>
<tr>
<td>15</td>
<td>15.454</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_3_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.033</td>
<td>4.166</td>
</tr>
<tr>
<td>16</td>
<td>15.457</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_25_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.039</td>
<td>4.157</td>
</tr>
<tr>
<td>17</td>
<td>15.457</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_31_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.033</td>
<td>4.162</td>
</tr>
<tr>
<td>18</td>
<td>15.461</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_16_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.027</td>
<td>4.164</td>
</tr>
<tr>
<td>19</td>
<td>15.468</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_11_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>4.195</td>
</tr>
<tr>
<td>20</td>
<td>15.614</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_19_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>4.046</td>
</tr>
<tr>
<td>21</td>
<td>15.819</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_21_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.027</td>
<td>3.806</td>
</tr>
<tr>
<td>22</td>
<td>15.952</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_27_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.026</td>
<td>3.675</td>
</tr>
<tr>
<td>23</td>
<td>15.957</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_28_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.030</td>
<td>3.665</td>
</tr>
<tr>
<td>24</td>
<td>15.961</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_23_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.016</td>
<td>3.675</td>
</tr>
<tr>
<td>25</td>
<td>15.968</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_12_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.013</td>
<td>3.697</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.578</td>
<td>cpu_1/PC_21_s0/Q</td>
<td>cpu_1/PC_OLD_21_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.529</td>
</tr>
<tr>
<td>2</td>
<td>0.640</td>
<td>cpu_1/PC_20_s0/Q</td>
<td>cpu_1/PC_OLD_20_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.583</td>
</tr>
<tr>
<td>3</td>
<td>0.695</td>
<td>cpu_1/PC_8_s0/Q</td>
<td>cpu_1/PC_OLD_8_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.639</td>
</tr>
<tr>
<td>4</td>
<td>0.697</td>
<td>cpu_1/PC_8_s0/Q</td>
<td>cpu_1/PC_OLD_8_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.641</td>
</tr>
<tr>
<td>5</td>
<td>0.712</td>
<td>cpu_1/PC_21_s0/Q</td>
<td>cpu_1/PC_OLD_21_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.663</td>
</tr>
<tr>
<td>6</td>
<td>0.721</td>
<td>cpu_1/PC_27_s0/Q</td>
<td>cpu_1/PC_OLD_27_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.677</td>
</tr>
<tr>
<td>7</td>
<td>0.725</td>
<td>cpu_1/PC_2_s0/Q</td>
<td>cpu_1/PC_OLD_2_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.669</td>
</tr>
<tr>
<td>8</td>
<td>0.727</td>
<td>cpu_1/PC_27_s0/Q</td>
<td>cpu_1/PC_OLD_27_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.679</td>
</tr>
<tr>
<td>9</td>
<td>0.732</td>
<td>cpu_1/PC_28_s0/Q</td>
<td>cpu_1/PC_OLD_28_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.679</td>
</tr>
<tr>
<td>10</td>
<td>0.743</td>
<td>cpu_1/PC_31_s0/Q</td>
<td>cpu_1/PC_OLD_31_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.694</td>
</tr>
<tr>
<td>11</td>
<td>0.778</td>
<td>cpu_1/PC_5_s0/Q</td>
<td>cpu_1/PC_OLD_5_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.022</td>
<td>0.747</td>
</tr>
<tr>
<td>12</td>
<td>0.782</td>
<td>cpu_1/PC_0_s0/Q</td>
<td>cpu_1/PC_OLD_0_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.739</td>
</tr>
<tr>
<td>13</td>
<td>0.782</td>
<td>cpu_1/PC_0_s0/Q</td>
<td>cpu_1/PC_OLD_0_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.739</td>
</tr>
<tr>
<td>14</td>
<td>0.789</td>
<td>cpu_1/PC_14_s0/Q</td>
<td>cpu_1/PC_OLD_14_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.741</td>
</tr>
<tr>
<td>15</td>
<td>0.795</td>
<td>cpu_1/PC_30_s0/Q</td>
<td>cpu_1/PC_OLD_30_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.750</td>
</tr>
<tr>
<td>16</td>
<td>0.816</td>
<td>cpu_1/PC_24_s0/Q</td>
<td>cpu_1/PC_OLD_24_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.779</td>
</tr>
<tr>
<td>17</td>
<td>0.817</td>
<td>cpu_1/PC_15_s0/Q</td>
<td>cpu_1/PC_OLD_15_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>0.777</td>
</tr>
<tr>
<td>18</td>
<td>0.817</td>
<td>cpu_1/PC_15_s0/Q</td>
<td>cpu_1/PC_OLD_15_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>0.777</td>
</tr>
<tr>
<td>19</td>
<td>0.819</td>
<td>cpu_1/PC_29_s0/Q</td>
<td>cpu_1/PC_OLD_29_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.762</td>
</tr>
<tr>
<td>20</td>
<td>0.822</td>
<td>cpu_1/PC_26_s0/Q</td>
<td>cpu_1/PC_OLD_26_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.761</td>
</tr>
<tr>
<td>21</td>
<td>0.844</td>
<td>cpu_1/PC_6_s0/Q</td>
<td>cpu_1/PC_OLD_6_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>0.815</td>
</tr>
<tr>
<td>22</td>
<td>0.851</td>
<td>cpu_1/PC_23_s0/Q</td>
<td>cpu_1/PC_OLD_23_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.807</td>
</tr>
<tr>
<td>23</td>
<td>0.854</td>
<td>cpu_1/PC_25_s0/Q</td>
<td>cpu_1/PC_OLD_25_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.797</td>
</tr>
<tr>
<td>24</td>
<td>0.868</td>
<td>cpu_1/PC_24_s0/Q</td>
<td>cpu_1/PC_OLD_24_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.831</td>
</tr>
<tr>
<td>25</td>
<td>0.914</td>
<td>cpu_1/PC_23_s0/Q</td>
<td>cpu_1/PC_OLD_23_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.872</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.753</td>
<td>8.753</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/instr_mem_instr_mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>text/fontBuffer_fontBuffer_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>7.762</td>
<td>8.762</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>7.762</td>
<td>8.762</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[52]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.344</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>text/n3600_s3/I0</td>
</tr>
<tr>
<td>21.607</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">text/n3600_s3/F</td>
</tr>
<tr>
<td>22.327</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>text/n5042_s1/I0</td>
</tr>
<tr>
<td>22.589</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">text/n5042_s1/F</td>
</tr>
<tr>
<td>24.276</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td style=" font-weight:bold;">text/charMemory[52]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>text/charMemory[52]_2_s0/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>text/charMemory[52]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.665, 26.194%; route: 15.580, 72.038%; tC2Q: 0.382, 1.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[52]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.344</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>text/n3600_s3/I0</td>
</tr>
<tr>
<td>21.607</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">text/n3600_s3/F</td>
</tr>
<tr>
<td>22.327</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>text/n5042_s1/I0</td>
</tr>
<tr>
<td>22.589</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">text/n5042_s1/F</td>
</tr>
<tr>
<td>24.276</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" font-weight:bold;">text/charMemory[52]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>text/charMemory[52]_5_s0/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>text/charMemory[52]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.665, 26.194%; route: 15.580, 72.038%; tC2Q: 0.382, 1.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[52]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.344</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>text/n3600_s3/I0</td>
</tr>
<tr>
<td>21.607</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">text/n3600_s3/F</td>
</tr>
<tr>
<td>22.327</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>text/n5042_s1/I0</td>
</tr>
<tr>
<td>22.589</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">text/n5042_s1/F</td>
</tr>
<tr>
<td>24.276</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">text/charMemory[52]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>text/charMemory[52]_7_s0/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>text/charMemory[52]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.665, 26.194%; route: 15.580, 72.038%; tC2Q: 0.382, 1.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.276</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[13]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/SUM</td>
</tr>
<tr>
<td>13.639</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>cpu_1/n2036_s18/I1</td>
</tr>
<tr>
<td>13.929</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s18/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>cpu_1/n2036_s25/I0</td>
</tr>
<tr>
<td>15.319</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s25/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>cpu_1/n2036_s14/I3</td>
</tr>
<tr>
<td>15.739</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s14/F</td>
</tr>
<tr>
<td>15.897</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>cpu_1/n2036_s7/I3</td>
</tr>
<tr>
<td>16.159</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s7/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>cpu_1/n2036_s3/I3</td>
</tr>
<tr>
<td>16.659</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s3/F</td>
</tr>
<tr>
<td>17.963</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>bu/data_read_24_s13/I1</td>
</tr>
<tr>
<td>18.424</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>18.582</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>18.844</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>21.053</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>text/n3608_s1/I1</td>
</tr>
<tr>
<td>21.316</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">text/n3608_s1/F</td>
</tr>
<tr>
<td>22.769</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>text/n3728_s0/I0</td>
</tr>
<tr>
<td>23.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">text/n3728_s0/F</td>
</tr>
<tr>
<td>24.258</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">text/charMemory[13]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>text/charMemory[13]_4_s0/CLK</td>
</tr>
<tr>
<td>22.276</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>text/charMemory[13]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.332, 29.304%; route: 14.895, 68.926%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.276</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[13]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/SUM</td>
</tr>
<tr>
<td>13.639</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>cpu_1/n2036_s18/I1</td>
</tr>
<tr>
<td>13.929</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s18/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>cpu_1/n2036_s25/I0</td>
</tr>
<tr>
<td>15.319</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s25/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>cpu_1/n2036_s14/I3</td>
</tr>
<tr>
<td>15.739</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s14/F</td>
</tr>
<tr>
<td>15.897</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>cpu_1/n2036_s7/I3</td>
</tr>
<tr>
<td>16.159</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s7/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>cpu_1/n2036_s3/I3</td>
</tr>
<tr>
<td>16.659</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s3/F</td>
</tr>
<tr>
<td>17.963</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>bu/data_read_24_s13/I1</td>
</tr>
<tr>
<td>18.424</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>18.582</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>18.844</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>21.053</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>text/n3608_s1/I1</td>
</tr>
<tr>
<td>21.316</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">text/n3608_s1/F</td>
</tr>
<tr>
<td>22.769</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>text/n3728_s0/I0</td>
</tr>
<tr>
<td>23.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">text/n3728_s0/F</td>
</tr>
<tr>
<td>24.258</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" font-weight:bold;">text/charMemory[13]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>text/charMemory[13]_5_s0/CLK</td>
</tr>
<tr>
<td>22.276</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>text/charMemory[13]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.332, 29.304%; route: 14.895, 68.926%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[24]_3_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.126</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>text/n3632_s1/I0</td>
</tr>
<tr>
<td>21.623</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">text/n3632_s1/F</td>
</tr>
<tr>
<td>23.151</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>text/charMemory[24]_0_s8/I2</td>
</tr>
<tr>
<td>23.413</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">text/charMemory[24]_0_s8/F</td>
</tr>
<tr>
<td>24.324</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[24]_3_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][A]</td>
<td>text/charMemory[24]_3_s6/CLK</td>
</tr>
<tr>
<td>22.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C46[1][A]</td>
<td>text/charMemory[24]_3_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 27.219%; route: 15.394, 71.017%; tC2Q: 0.382, 1.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.712%; route: 1.972, 74.288%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.351</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[26]_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td>text/n3616_s1/I0</td>
</tr>
<tr>
<td>21.293</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">text/n3616_s1/F</td>
</tr>
<tr>
<td>22.336</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>text/charMemory[26]_1_s8/I2</td>
</tr>
<tr>
<td>22.598</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">text/charMemory[26]_1_s8/F</td>
</tr>
<tr>
<td>24.331</td>
<td>1.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[26]_1_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.662</td>
<td>1.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][A]</td>
<td>text/charMemory[26]_1_s6/CLK</td>
</tr>
<tr>
<td>22.351</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C46[1][A]</td>
<td>text/charMemory[26]_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.665, 26.127%; route: 15.635, 72.109%; tC2Q: 0.382, 1.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.640%; route: 1.979, 74.360%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[21]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/SUM</td>
</tr>
<tr>
<td>13.639</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>cpu_1/n2036_s18/I1</td>
</tr>
<tr>
<td>13.929</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s18/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>cpu_1/n2036_s25/I0</td>
</tr>
<tr>
<td>15.319</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s25/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>cpu_1/n2036_s14/I3</td>
</tr>
<tr>
<td>15.739</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s14/F</td>
</tr>
<tr>
<td>15.897</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>cpu_1/n2036_s7/I3</td>
</tr>
<tr>
<td>16.159</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s7/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>cpu_1/n2036_s3/I3</td>
</tr>
<tr>
<td>16.659</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s3/F</td>
</tr>
<tr>
<td>17.963</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>bu/data_read_24_s13/I1</td>
</tr>
<tr>
<td>18.424</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>18.582</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>18.844</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>21.053</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>text/n3608_s1/I1</td>
</tr>
<tr>
<td>21.316</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">text/n3608_s1/F</td>
</tr>
<tr>
<td>22.768</td>
<td>1.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>text/charMemory[21]_0_s8/I1</td>
</tr>
<tr>
<td>23.229</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R4C31[0][A]</td>
<td style=" background: #97FFFF;">text/charMemory[21]_0_s8/F</td>
</tr>
<tr>
<td>24.314</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">text/charMemory[21]_0_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>text/charMemory[21]_0_s6/CLK</td>
</tr>
<tr>
<td>22.337</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>text/charMemory[21]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.267, 28.927%; route: 15.016, 69.307%; tC2Q: 0.382, 1.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[28]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.344</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>text/n3600_s3/I0</td>
</tr>
<tr>
<td>21.607</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">text/n3600_s3/F</td>
</tr>
<tr>
<td>22.708</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>text/n3608_s4/I0</td>
</tr>
<tr>
<td>23.169</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">text/n3608_s4/F</td>
</tr>
<tr>
<td>24.267</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">text/charMemory[28]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>text/charMemory[28]_4_s0/CLK</td>
</tr>
<tr>
<td>22.296</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>text/charMemory[28]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.864, 27.123%; route: 15.373, 71.107%; tC2Q: 0.382, 1.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[28]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.344</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>text/n3600_s3/I0</td>
</tr>
<tr>
<td>21.607</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">text/n3600_s3/F</td>
</tr>
<tr>
<td>22.708</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>text/n3608_s4/I0</td>
</tr>
<tr>
<td>23.169</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">text/n3608_s4/F</td>
</tr>
<tr>
<td>24.267</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">text/charMemory[28]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>text/charMemory[28]_7_s0/CLK</td>
</tr>
<tr>
<td>22.296</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>text/charMemory[28]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.864, 27.123%; route: 15.373, 71.107%; tC2Q: 0.382, 1.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[0]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/SUM</td>
</tr>
<tr>
<td>13.639</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>cpu_1/n2036_s18/I1</td>
</tr>
<tr>
<td>13.929</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s18/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>cpu_1/n2036_s25/I0</td>
</tr>
<tr>
<td>15.319</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s25/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>cpu_1/n2036_s14/I3</td>
</tr>
<tr>
<td>15.739</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s14/F</td>
</tr>
<tr>
<td>15.897</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>cpu_1/n2036_s7/I3</td>
</tr>
<tr>
<td>16.159</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s7/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>cpu_1/n2036_s3/I3</td>
</tr>
<tr>
<td>16.659</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s3/F</td>
</tr>
<tr>
<td>17.963</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>bu/data_read_24_s13/I1</td>
</tr>
<tr>
<td>18.424</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>18.582</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>18.844</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>21.053</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>text/n3608_s1/I1</td>
</tr>
<tr>
<td>21.316</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">text/n3608_s1/F</td>
</tr>
<tr>
<td>22.371</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>text/n3832_s0/I0</td>
</tr>
<tr>
<td>22.892</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">text/n3832_s0/F</td>
</tr>
<tr>
<td>24.259</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" font-weight:bold;">text/charMemory[0]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>text/charMemory[0]_5_s0/CLK</td>
</tr>
<tr>
<td>22.291</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>text/charMemory[0]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.327, 29.279%; route: 14.901, 68.951%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/SUM</td>
</tr>
<tr>
<td>13.639</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>cpu_1/n2036_s18/I1</td>
</tr>
<tr>
<td>13.929</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s18/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>cpu_1/n2036_s25/I0</td>
</tr>
<tr>
<td>15.319</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s25/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>cpu_1/n2036_s14/I3</td>
</tr>
<tr>
<td>15.739</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s14/F</td>
</tr>
<tr>
<td>15.897</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>cpu_1/n2036_s7/I3</td>
</tr>
<tr>
<td>16.159</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s7/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>cpu_1/n2036_s3/I3</td>
</tr>
<tr>
<td>16.659</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s3/F</td>
</tr>
<tr>
<td>17.963</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>bu/data_read_24_s13/I1</td>
</tr>
<tr>
<td>18.424</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>18.582</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>18.844</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>21.053</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>text/n3608_s1/I1</td>
</tr>
<tr>
<td>21.316</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">text/n3608_s1/F</td>
</tr>
<tr>
<td>22.371</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>text/n3832_s0/I0</td>
</tr>
<tr>
<td>22.892</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">text/n3832_s0/F</td>
</tr>
<tr>
<td>24.259</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">text/charMemory[0]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>text/charMemory[0]_6_s0/CLK</td>
</tr>
<tr>
<td>22.291</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>text/charMemory[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.327, 29.279%; route: 14.901, 68.951%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/SUM</td>
</tr>
<tr>
<td>13.639</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>cpu_1/n2036_s18/I1</td>
</tr>
<tr>
<td>13.929</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s18/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>cpu_1/n2036_s25/I0</td>
</tr>
<tr>
<td>15.319</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s25/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>cpu_1/n2036_s14/I3</td>
</tr>
<tr>
<td>15.739</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s14/F</td>
</tr>
<tr>
<td>15.897</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>cpu_1/n2036_s7/I3</td>
</tr>
<tr>
<td>16.159</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s7/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>cpu_1/n2036_s3/I3</td>
</tr>
<tr>
<td>16.659</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s3/F</td>
</tr>
<tr>
<td>17.963</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>bu/data_read_24_s13/I1</td>
</tr>
<tr>
<td>18.424</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>18.582</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>18.844</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>21.053</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>text/n3608_s1/I1</td>
</tr>
<tr>
<td>21.316</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">text/n3608_s1/F</td>
</tr>
<tr>
<td>22.371</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>text/n3832_s0/I0</td>
</tr>
<tr>
<td>22.892</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">text/n3832_s0/F</td>
</tr>
<tr>
<td>24.259</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" font-weight:bold;">text/charMemory[0]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>text/charMemory[0]_7_s0/CLK</td>
</tr>
<tr>
<td>22.291</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>text/charMemory[0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.327, 29.279%; route: 14.901, 68.951%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[40]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.126</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>text/n3632_s1/I0</td>
</tr>
<tr>
<td>21.623</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">text/n3632_s1/F</td>
</tr>
<tr>
<td>21.994</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>text/n5234_s1/I0</td>
</tr>
<tr>
<td>22.257</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">text/n5234_s1/F</td>
</tr>
<tr>
<td>24.247</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[40]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>text/charMemory[40]_4_s0/CLK</td>
</tr>
<tr>
<td>22.279</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>text/charMemory[40]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 27.316%; route: 15.316, 70.913%; tC2Q: 0.382, 1.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[12]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.344</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>text/n3600_s3/I0</td>
</tr>
<tr>
<td>21.607</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">text/n3600_s3/F</td>
</tr>
<tr>
<td>22.517</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>text/n3736_s2/I0</td>
</tr>
<tr>
<td>22.779</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">text/n3736_s2/F</td>
</tr>
<tr>
<td>24.262</td>
<td>1.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">text/charMemory[12]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>text/charMemory[12]_0_s0/CLK</td>
</tr>
<tr>
<td>22.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>text/charMemory[12]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.665, 26.210%; route: 15.566, 72.020%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[12]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.344</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>text/n3600_s3/I0</td>
</tr>
<tr>
<td>21.607</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">text/n3600_s3/F</td>
</tr>
<tr>
<td>22.517</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>text/n3736_s2/I0</td>
</tr>
<tr>
<td>22.779</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">text/n3736_s2/F</td>
</tr>
<tr>
<td>24.262</td>
<td>1.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[12]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>text/charMemory[12]_7_s0/CLK</td>
</tr>
<tr>
<td>22.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>text/charMemory[12]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.665, 26.210%; route: 15.566, 72.020%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[46]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.062</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>text/n3648_s4/I0</td>
</tr>
<tr>
<td>21.352</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>46</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">text/n3648_s4/F</td>
</tr>
<tr>
<td>22.297</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td>text/n5138_s0/I0</td>
</tr>
<tr>
<td>22.562</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C28[3][B]</td>
<td style=" background: #97FFFF;">text/n5138_s0/F</td>
</tr>
<tr>
<td>24.267</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">text/charMemory[46]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>text/charMemory[46]_1_s0/CLK</td>
</tr>
<tr>
<td>22.310</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>text/charMemory[46]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.695, 26.343%; route: 15.541, 71.888%; tC2Q: 0.382, 1.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[22]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/SUM</td>
</tr>
<tr>
<td>13.639</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>cpu_1/n2036_s18/I1</td>
</tr>
<tr>
<td>13.929</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s18/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>cpu_1/n2036_s25/I0</td>
</tr>
<tr>
<td>15.319</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s25/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>cpu_1/n2036_s14/I3</td>
</tr>
<tr>
<td>15.739</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s14/F</td>
</tr>
<tr>
<td>15.897</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>cpu_1/n2036_s7/I3</td>
</tr>
<tr>
<td>16.159</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s7/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>cpu_1/n2036_s3/I3</td>
</tr>
<tr>
<td>16.659</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s3/F</td>
</tr>
<tr>
<td>17.963</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>bu/data_read_24_s13/I1</td>
</tr>
<tr>
<td>18.424</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>18.582</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>18.844</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>21.053</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>text/n3608_s1/I1</td>
</tr>
<tr>
<td>21.316</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">text/n3608_s1/F</td>
</tr>
<tr>
<td>22.376</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>text/n3656_s0/I0</td>
</tr>
<tr>
<td>22.873</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">text/n3656_s0/F</td>
</tr>
<tr>
<td>24.263</td>
<td>1.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">text/charMemory[22]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>text/charMemory[22]_0_s0/CLK</td>
</tr>
<tr>
<td>22.306</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>text/charMemory[22]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.304, 29.164%; route: 14.929, 69.067%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[22]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.979</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/SUM</td>
</tr>
<tr>
<td>13.639</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>cpu_1/n2036_s18/I1</td>
</tr>
<tr>
<td>13.929</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s18/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>cpu_1/n2036_s25/I0</td>
</tr>
<tr>
<td>15.319</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s25/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>cpu_1/n2036_s14/I3</td>
</tr>
<tr>
<td>15.739</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s14/F</td>
</tr>
<tr>
<td>15.897</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>cpu_1/n2036_s7/I3</td>
</tr>
<tr>
<td>16.159</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s7/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>cpu_1/n2036_s3/I3</td>
</tr>
<tr>
<td>16.659</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2036_s3/F</td>
</tr>
<tr>
<td>17.963</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>bu/data_read_24_s13/I1</td>
</tr>
<tr>
<td>18.424</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>18.582</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>18.844</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>21.053</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>text/n3608_s1/I1</td>
</tr>
<tr>
<td>21.316</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">text/n3608_s1/F</td>
</tr>
<tr>
<td>22.376</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>text/n3656_s0/I0</td>
</tr>
<tr>
<td>22.873</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">text/n3656_s0/F</td>
</tr>
<tr>
<td>24.263</td>
<td>1.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">text/charMemory[22]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>text/charMemory[22]_3_s0/CLK</td>
</tr>
<tr>
<td>22.306</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>text/charMemory[22]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.304, 29.164%; route: 14.929, 69.067%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[40]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.126</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>text/n3632_s1/I0</td>
</tr>
<tr>
<td>21.623</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">text/n3632_s1/F</td>
</tr>
<tr>
<td>21.994</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>text/n5234_s1/I0</td>
</tr>
<tr>
<td>22.257</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">text/n5234_s1/F</td>
</tr>
<tr>
<td>24.247</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[40]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>text/charMemory[40]_6_s0/CLK</td>
</tr>
<tr>
<td>22.291</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>text/charMemory[40]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 27.316%; route: 15.316, 70.913%; tC2Q: 0.382, 1.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.274</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>bu/data_read_24_s26/I3</td>
</tr>
<tr>
<td>19.537</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s26/F</td>
</tr>
<tr>
<td>20.708</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>bu/data_read_24_s1/I1</td>
</tr>
<tr>
<td>20.973</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s1/F</td>
</tr>
<tr>
<td>23.341</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>bu/data_read_1_s/I0</td>
</tr>
<tr>
<td>23.803</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s/F</td>
</tr>
<tr>
<td>24.365</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/CLK</td>
</tr>
<tr>
<td>22.411</td>
<td>-0.227</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.866, 27.012%; route: 15.468, 71.226%; tC2Q: 0.382, 1.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.317</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[40]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.126</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>text/n3632_s1/I0</td>
</tr>
<tr>
<td>21.623</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">text/n3632_s1/F</td>
</tr>
<tr>
<td>21.994</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>text/n5234_s1/I0</td>
</tr>
<tr>
<td>22.257</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">text/n5234_s1/F</td>
</tr>
<tr>
<td>24.259</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">text/charMemory[40]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>text/charMemory[40]_5_s0/CLK</td>
</tr>
<tr>
<td>22.317</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>text/charMemory[40]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 27.301%; route: 15.329, 70.930%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[23]_2_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.062</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>text/n3648_s4/I0</td>
</tr>
<tr>
<td>21.352</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>46</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">text/n3648_s4/F</td>
</tr>
<tr>
<td>22.744</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>text/charMemory[23]_2_s8/I1</td>
</tr>
<tr>
<td>23.271</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">text/charMemory[23]_2_s8/F</td>
</tr>
<tr>
<td>24.259</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[2][B]</td>
<td style=" font-weight:bold;">text/charMemory[23]_2_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[2][B]</td>
<td>text/charMemory[23]_2_s6/CLK</td>
</tr>
<tr>
<td>22.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C31[2][B]</td>
<td>text/charMemory[23]_2_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.956, 27.561%; route: 15.273, 70.669%; tC2Q: 0.382, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[8]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.126</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>text/n3632_s1/I0</td>
</tr>
<tr>
<td>21.623</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">text/n3632_s1/F</td>
</tr>
<tr>
<td>22.411</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>text/n3768_s1/I1</td>
</tr>
<tr>
<td>22.872</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">text/n3768_s1/F</td>
</tr>
<tr>
<td>24.216</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td style=" font-weight:bold;">text/charMemory[8]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>text/charMemory[8]_1_s0/CLK</td>
</tr>
<tr>
<td>22.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>text/charMemory[8]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.099, 28.277%; route: 15.086, 69.949%; tC2Q: 0.382, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[8]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.137</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.337</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.019</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>cpu_1/ALUInA_31_s8/I2</td>
</tr>
<tr>
<td>7.282</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s8/F</td>
</tr>
<tr>
<td>8.231</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>cpu_1/ALUInA_7_s2/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s2/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>cpu_1/ALUInA_7_s5/I1</td>
</tr>
<tr>
<td>9.756</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s5/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/I0</td>
</tr>
<tr>
<td>12.036</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>12.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>12.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>12.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>12.136</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>12.186</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>12.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>12.286</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>12.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>12.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>12.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>13.873</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>cpu_1/n2038_s23/I2</td>
</tr>
<tr>
<td>14.163</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s23/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>cpu_1/n2038_s26/I3</td>
</tr>
<tr>
<td>15.266</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s26/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td>cpu_1/n2038_s8/I3</td>
</tr>
<tr>
<td>15.713</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>cpu_1/n2038_s3/I2</td>
</tr>
<tr>
<td>16.348</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2038_s3/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu_1/n2129_s24/I1</td>
</tr>
<tr>
<td>17.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2129_s24/F</td>
</tr>
<tr>
<td>18.849</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>mem/n238_s7/I3</td>
</tr>
<tr>
<td>19.112</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">mem/n238_s7/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>text/n3600_s8/I2</td>
</tr>
<tr>
<td>20.058</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">text/n3600_s8/F</td>
</tr>
<tr>
<td>21.126</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>text/n3632_s1/I0</td>
</tr>
<tr>
<td>21.623</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">text/n3632_s1/F</td>
</tr>
<tr>
<td>22.411</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>text/n3768_s1/I1</td>
</tr>
<tr>
<td>22.872</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">text/n3768_s1/F</td>
</tr>
<tr>
<td>24.216</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" font-weight:bold;">text/charMemory[8]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>text/charMemory[8]_3_s0/CLK</td>
</tr>
<tr>
<td>22.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>text/charMemory[8]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.099, 28.277%; route: 15.086, 69.949%; tC2Q: 0.382, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_inst/clockDivider_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_inst/clockDivider_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>scr/i2c_inst/clockDivider_1_s1/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R2C53[1][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/clockDivider_1_s1/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>scr/i2c_inst/n312_s13/I1</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">scr/i2c_inst/n312_s13/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/clockDivider_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>scr/i2c_inst/clockDivider_1_s1/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>scr/i2c_inst/clockDivider_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_inst/clockDivider_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_inst/clockDivider_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>scr/i2c_inst/clockDivider_2_s1/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C53[0][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/clockDivider_2_s1/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>scr/i2c_inst/n311_s14/I0</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td style=" background: #97FFFF;">scr/i2c_inst/n311_s14/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/clockDivider_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>scr/i2c_inst/clockDivider_2_s1/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>scr/i2c_inst/clockDivider_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/processStarted_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/processStarted_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C50[0][A]</td>
<td>scr/processStarted_s13/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C50[0][A]</td>
<td style=" font-weight:bold;">scr/processStarted_s13/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C50[0][A]</td>
<td>scr/n194_s5/I0</td>
</tr>
<tr>
<td>1.697</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C50[0][A]</td>
<td style=" background: #97FFFF;">scr/n194_s5/F</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C50[0][A]</td>
<td style=" font-weight:bold;">scr/processStarted_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C50[0][A]</td>
<td>scr/processStarted_s13/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C50[0][A]</td>
<td>scr/processStarted_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>mem/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>mem/n215_s1/I2</td>
</tr>
<tr>
<td>1.661</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">mem/n215_s1/F</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>mem/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>mem/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>mem/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">mem/cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>mem/n214_s1/I2</td>
</tr>
<tr>
<td>1.661</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">mem/n214_s1/F</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">mem/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>mem/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>mem/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>txCounter_2_s2/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">txCounter_2_s2/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>n647_s9/I3</td>
</tr>
<tr>
<td>1.684</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">n647_s9/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">txCounter_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>txCounter_2_s2/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>txCounter_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>txCounter_6_s2/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">txCounter_6_s2/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>n639_s9/I3</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">n639_s9/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">txCounter_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>txCounter_6_s2/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>txCounter_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>txCounter_9_s2/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">txCounter_9_s2/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>n633_s9/I3</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">n633_s9/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">txCounter_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>txCounter_9_s2/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>txCounter_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_18_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>txCounter_18_s2/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">txCounter_18_s2/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>n615_s9/I3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">n615_s9/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">txCounter_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>txCounter_18_s2/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>txCounter_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_22_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>txCounter_22_s2/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">txCounter_22_s2/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>n607_s9/I2</td>
</tr>
<tr>
<td>1.685</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">n607_s9/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">txCounter_22_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>txCounter_22_s2/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>txCounter_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_api_inst/processStarted_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_api_inst/processStarted_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[1][A]</td>
<td>scr/i2c_api_inst/processStarted_s13/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C52[1][A]</td>
<td style=" font-weight:bold;">scr/i2c_api_inst/processStarted_s13/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[1][A]</td>
<td>scr/i2c_api_inst/n20_s4/I0</td>
</tr>
<tr>
<td>1.692</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C52[1][A]</td>
<td style=" background: #97FFFF;">scr/i2c_api_inst/n20_s4/F</td>
</tr>
<tr>
<td>1.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[1][A]</td>
<td style=" font-weight:bold;">scr/i2c_api_inst/processStarted_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[1][A]</td>
<td>scr/i2c_api_inst/processStarted_s13/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C52[1][A]</td>
<td>scr/i2c_api_inst/processStarted_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_inst/bitToSend_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_inst/bitToSend_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C52[0][A]</td>
<td>scr/i2c_inst/bitToSend_2_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C52[0][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/bitToSend_2_s1/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C52[0][A]</td>
<td>scr/i2c_inst/n168_s1/I3</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C52[0][A]</td>
<td style=" background: #97FFFF;">scr/i2c_inst/n168_s1/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C52[0][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/bitToSend_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C52[0][A]</td>
<td>scr/i2c_inst/bitToSend_2_s1/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C52[0][A]</td>
<td>scr/i2c_inst/bitToSend_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/txCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/txCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>scr/txCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C50[0][A]</td>
<td style=" font-weight:bold;">scr/txCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>scr/n273_s3/I0</td>
</tr>
<tr>
<td>1.692</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td style=" background: #97FFFF;">scr/n273_s3/F</td>
</tr>
<tr>
<td>1.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td style=" font-weight:bold;">scr/txCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>scr/txCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>scr/txCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>cpu_1/PC_21_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_21_s0/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>cpu_1/PC_new_21_s0/I1</td>
</tr>
<tr>
<td>1.671</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_21_s0/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>cpu_1/PC_21_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>cpu_1/PC_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C53[0][A]</td>
<td>scr/i2c_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R2C53[0][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/state_1_s1/Q</td>
</tr>
<tr>
<td>1.555</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[0][A]</td>
<td>scr/i2c_inst/n316_s12/I0</td>
</tr>
<tr>
<td>1.708</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C53[0][A]</td>
<td style=" background: #97FFFF;">scr/i2c_inst/n316_s12/F</td>
</tr>
<tr>
<td>1.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[0][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C53[0][A]</td>
<td>scr/i2c_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C53[0][A]</td>
<td>scr/i2c_inst/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_inst/clockDivider_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_inst/clockDivider_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[0][A]</td>
<td>scr/i2c_inst/clockDivider_5_s1/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R3C52[0][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/clockDivider_5_s1/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[0][A]</td>
<td>scr/i2c_inst/n308_s14/I0</td>
</tr>
<tr>
<td>1.709</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C52[0][A]</td>
<td style=" background: #97FFFF;">scr/i2c_inst/n308_s14/F</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C52[0][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/clockDivider_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[0][A]</td>
<td>scr/i2c_inst/clockDivider_5_s1/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C52[0][A]</td>
<td>scr/i2c_inst/clockDivider_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/pixelCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>scr/pixelCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C48[0][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>scr/n350_s10/I0</td>
</tr>
<tr>
<td>1.697</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">scr/n350_s10/F</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>scr/pixelCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>scr/pixelCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/fontBuffer_fontBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>scr/pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C47[1][B]</td>
<td style=" font-weight:bold;">scr/pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>1.708</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">text/fontBuffer_fontBuffer_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>text/fontBuffer_fontBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>text/fontBuffer_fontBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 55.963%; tC2Q: 0.144, 44.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/fontBuffer_fontBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][B]</td>
<td>scr/pixelCounter_1_s1/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C48[0][B]</td>
<td style=" font-weight:bold;">scr/pixelCounter_1_s1/Q</td>
</tr>
<tr>
<td>1.709</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">text/fontBuffer_fontBuffer_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>text/fontBuffer_fontBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>text/fontBuffer_fontBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.180, 55.556%; tC2Q: 0.144, 44.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/fontBuffer_fontBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>scr/pixelCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C48[0][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.715</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">text/fontBuffer_fontBuffer_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>text/fontBuffer_fontBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>text/fontBuffer_fontBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.186, 56.364%; tC2Q: 0.144, 43.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_api_inst/next_state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_api_inst/next_state_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[2][A]</td>
<td>scr/i2c_api_inst/next_state_2_s2/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C52[2][A]</td>
<td style=" font-weight:bold;">scr/i2c_api_inst/next_state_2_s2/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[2][A]</td>
<td>scr/i2c_api_inst/n80_s2/I3</td>
</tr>
<tr>
<td>1.742</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C52[2][A]</td>
<td style=" background: #97FFFF;">scr/i2c_api_inst/n80_s2/F</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[2][A]</td>
<td style=" font-weight:bold;">scr/i2c_api_inst/next_state_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[2][A]</td>
<td>scr/i2c_api_inst/next_state_2_s2/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C52[2][A]</td>
<td>scr/i2c_api_inst/next_state_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_api_inst/instruction_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_api_inst/instruction_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C53[2][A]</td>
<td>scr/i2c_api_inst/instruction_0_s2/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C53[2][A]</td>
<td style=" font-weight:bold;">scr/i2c_api_inst/instruction_0_s2/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C53[2][A]</td>
<td>scr/i2c_api_inst/n74_s2/I3</td>
</tr>
<tr>
<td>1.750</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C53[2][A]</td>
<td style=" background: #97FFFF;">scr/i2c_api_inst/n74_s2/F</td>
</tr>
<tr>
<td>1.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C53[2][A]</td>
<td style=" font-weight:bold;">scr/i2c_api_inst/instruction_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C53[2][A]</td>
<td>scr/i2c_api_inst/instruction_0_s2/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C53[2][A]</td>
<td>scr/i2c_api_inst/instruction_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>txCounter_7_s2/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[2][A]</td>
<td style=" font-weight:bold;">txCounter_7_s2/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>n637_s9/I3</td>
</tr>
<tr>
<td>1.742</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">n637_s9/F</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" font-weight:bold;">txCounter_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>txCounter_7_s2/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>txCounter_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_14_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>txCounter_14_s2/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C31[2][A]</td>
<td style=" font-weight:bold;">txCounter_14_s2/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>n623_s9/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">n623_s9/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" font-weight:bold;">txCounter_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>txCounter_14_s2/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>txCounter_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_inst/clockDivider_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_inst/clockDivider_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>scr/i2c_inst/clockDivider_4_s1/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C53[2][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/clockDivider_4_s1/Q</td>
</tr>
<tr>
<td>1.551</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>scr/i2c_inst/n309_s15/I0</td>
</tr>
<tr>
<td>1.757</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td style=" background: #97FFFF;">scr/i2c_inst/n309_s15/F</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/clockDivider_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>scr/i2c_inst/clockDivider_4_s1/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>scr/i2c_inst/clockDivider_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.750</td>
<td>2.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>cpu_1/n2691_s1/I1</td>
</tr>
<tr>
<td>6.130</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2691_s1/F</td>
</tr>
<tr>
<td>7.727</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>cpu_1/PC_OLD_22_s0/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>cpu_1/PC_OLD_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.463%; route: 4.329, 85.025%; tC2Q: 0.382, 7.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.718</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>cpu_1/n2751_s1/I1</td>
</tr>
<tr>
<td>6.098</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2751_s1/F</td>
</tr>
<tr>
<td>7.591</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>cpu_1/PC_OLD_7_s0/CLK</td>
</tr>
<tr>
<td>22.269</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>cpu_1/PC_OLD_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.669%; route: 4.193, 84.612%; tC2Q: 0.382, 7.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.087%; route: 1.934, 73.913%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.769</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>cpu_1/n2763_s1/I1</td>
</tr>
<tr>
<td>6.202</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2763_s1/F</td>
</tr>
<tr>
<td>7.483</td>
<td>1.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td>cpu_1/PC_OLD_4_s0/CLK</td>
</tr>
<tr>
<td>22.310</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[0][B]</td>
<td>cpu_1/PC_OLD_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 8.922%; route: 4.032, 83.187%; tC2Q: 0.382, 7.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.841</td>
<td>2.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>cpu_1/n2731_s2/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2731_s2/F</td>
</tr>
<tr>
<td>7.427</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>cpu_1/PC_OLD_12_s0/CLK</td>
</tr>
<tr>
<td>22.301</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>cpu_1/PC_OLD_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.931%; route: 4.029, 84.086%; tC2Q: 0.382, 7.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.713</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>cpu_1/n2743_s1/I1</td>
</tr>
<tr>
<td>6.093</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2743_s1/F</td>
</tr>
<tr>
<td>7.299</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>cpu_1/PC_OLD_9_s0/CLK</td>
</tr>
<tr>
<td>22.243</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>cpu_1/PC_OLD_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 8.149%; route: 3.901, 83.648%; tC2Q: 0.382, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.713</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>cpu_1/n2675_s1/I1</td>
</tr>
<tr>
<td>6.093</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2675_s1/F</td>
</tr>
<tr>
<td>7.299</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>cpu_1/PC_OLD_26_s0/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>cpu_1/PC_OLD_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 8.149%; route: 3.901, 83.648%; tC2Q: 0.382, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.707</td>
<td>2.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>cpu_1/n2771_s2/I1</td>
</tr>
<tr>
<td>6.087</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2771_s2/F</td>
</tr>
<tr>
<td>7.293</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>cpu_1/PC_OLD_2_s0/CLK</td>
</tr>
<tr>
<td>22.259</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>cpu_1/PC_OLD_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 8.159%; route: 3.895, 83.627%; tC2Q: 0.382, 8.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.750</td>
<td>2.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>cpu_1/n2663_s1/I1</td>
</tr>
<tr>
<td>6.130</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2663_s1/F</td>
</tr>
<tr>
<td>6.941</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>cpu_1/PC_OLD_29_s0/CLK</td>
</tr>
<tr>
<td>22.243</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>cpu_1/PC_OLD_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 8.826%; route: 3.543, 82.291%; tC2Q: 0.382, 8.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.756</td>
<td>2.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>cpu_1/n2667_s1/I1</td>
</tr>
<tr>
<td>6.136</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2667_s1/F</td>
</tr>
<tr>
<td>6.905</td>
<td>0.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>cpu_1/PC_OLD_28_s0/CLK</td>
</tr>
<tr>
<td>22.258</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>cpu_1/PC_OLD_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 8.901%; route: 3.507, 82.139%; tC2Q: 0.382, 8.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.718</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>cpu_1/n2659_s1/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2659_s1/F</td>
</tr>
<tr>
<td>6.877</td>
<td>0.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>cpu_1/PC_OLD_30_s0/CLK</td>
</tr>
<tr>
<td>22.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>cpu_1/PC_OLD_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 9.195%; route: 3.469, 81.787%; tC2Q: 0.382, 9.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][B]</td>
<td>cpu_1/n2755_s1/I1</td>
</tr>
<tr>
<td>6.137</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2755_s1/F</td>
</tr>
<tr>
<td>6.906</td>
<td>0.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.655</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>cpu_1/PC_OLD_6_s0/CLK</td>
</tr>
<tr>
<td>22.308</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>cpu_1/PC_OLD_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 8.899%; route: 3.508, 82.143%; tC2Q: 0.382, 8.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.706%; route: 1.972, 74.294%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.713</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>cpu_1/n2711_s2/I1</td>
</tr>
<tr>
<td>6.093</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2711_s2/F</td>
</tr>
<tr>
<td>6.829</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>cpu_1/PC_OLD_17_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>cpu_1/PC_OLD_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.062%; route: 3.431, 81.815%; tC2Q: 0.382, 9.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.729</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>cpu_1/n2775_s1/I1</td>
</tr>
<tr>
<td>6.109</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2775_s1/F</td>
</tr>
<tr>
<td>6.852</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>cpu_1/PC_OLD_1_s0/CLK</td>
</tr>
<tr>
<td>22.257</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>cpu_1/PC_OLD_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.013%; route: 3.454, 81.915%; tC2Q: 0.382, 9.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.724</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>cpu_1/n2699_s1/I1</td>
</tr>
<tr>
<td>6.104</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2699_s1/F</td>
</tr>
<tr>
<td>6.798</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>cpu_1/PC_OLD_20_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>cpu_1/PC_OLD_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.129%; route: 3.400, 81.682%; tC2Q: 0.382, 9.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.727</td>
<td>2.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>cpu_1/n2765_s1/I0</td>
</tr>
<tr>
<td>6.108</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2765_s1/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.603</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>cpu_1/PC_OLD_3_s1/CLK</td>
</tr>
<tr>
<td>22.255</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>cpu_1/PC_OLD_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.122%; route: 3.403, 81.695%; tC2Q: 0.382, 9.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.718</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>cpu_1/n2679_s1/I1</td>
</tr>
<tr>
<td>6.098</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2679_s1/F</td>
</tr>
<tr>
<td>6.792</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>cpu_1/PC_OLD_25_s0/CLK</td>
</tr>
<tr>
<td>22.249</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>cpu_1/PC_OLD_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.142%; route: 3.394, 81.656%; tC2Q: 0.382, 9.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.724</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>cpu_1/n2652_s1/I0</td>
</tr>
<tr>
<td>6.104</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2652_s1/F</td>
</tr>
<tr>
<td>6.798</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_31_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>cpu_1/PC_OLD_31_s1/CLK</td>
</tr>
<tr>
<td>22.255</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>cpu_1/PC_OLD_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.129%; route: 3.400, 81.682%; tC2Q: 0.382, 9.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.726</td>
<td>2.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>cpu_1/n2715_s2/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2715_s2/F</td>
</tr>
<tr>
<td>6.800</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>cpu_1/PC_OLD_16_s0/CLK</td>
</tr>
<tr>
<td>22.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>cpu_1/PC_OLD_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.125%; route: 3.402, 81.690%; tC2Q: 0.382, 9.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>cpu_1/n2735_s2/I1</td>
</tr>
<tr>
<td>6.137</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2735_s2/F</td>
</tr>
<tr>
<td>6.831</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>cpu_1/PC_OLD_11_s0/CLK</td>
</tr>
<tr>
<td>22.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>cpu_1/PC_OLD_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.058%; route: 3.433, 81.824%; tC2Q: 0.382, 9.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.754</td>
<td>2.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>cpu_1/n2703_s2/I1</td>
</tr>
<tr>
<td>6.134</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2703_s2/F</td>
</tr>
<tr>
<td>6.682</td>
<td>0.548</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.643</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>cpu_1/PC_OLD_19_s0/CLK</td>
</tr>
<tr>
<td>22.296</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>cpu_1/PC_OLD_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.391%; route: 3.284, 81.155%; tC2Q: 0.382, 9.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.822%; route: 1.961, 74.178%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.766</td>
<td>2.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>cpu_1/n2693_s1/I0</td>
</tr>
<tr>
<td>6.146</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2693_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_21_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpu_1/PC_OLD_21_s1/CLK</td>
</tr>
<tr>
<td>22.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpu_1/PC_OLD_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.984%; route: 3.044, 79.967%; tC2Q: 0.382, 10.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.766</td>
<td>2.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>cpu_1/n2669_s1/I0</td>
</tr>
<tr>
<td>6.198</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2669_s1/F</td>
</tr>
<tr>
<td>6.311</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_27_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.610</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>cpu_1/PC_OLD_27_s1/CLK</td>
</tr>
<tr>
<td>22.263</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>cpu_1/PC_OLD_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 11.769%; route: 2.860, 77.823%; tC2Q: 0.382, 10.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.149%; route: 1.928, 73.851%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.756</td>
<td>2.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>cpu_1/n2665_s1/I0</td>
</tr>
<tr>
<td>6.188</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2665_s1/F</td>
</tr>
<tr>
<td>6.301</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_28_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>cpu_1/PC_OLD_28_s1/CLK</td>
</tr>
<tr>
<td>22.258</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>cpu_1/PC_OLD_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 11.800%; route: 2.850, 77.765%; tC2Q: 0.382, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.766</td>
<td>2.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>cpu_1/n2687_s1/I1</td>
</tr>
<tr>
<td>6.198</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2687_s1/F</td>
</tr>
<tr>
<td>6.311</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][A]</td>
<td>cpu_1/PC_OLD_23_s0/CLK</td>
</tr>
<tr>
<td>22.272</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[3][A]</td>
<td>cpu_1/PC_OLD_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 11.769%; route: 2.860, 77.823%; tC2Q: 0.382, 10.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1753</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.841</td>
<td>2.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>cpu_1/n2729_s1/I0</td>
</tr>
<tr>
<td>6.221</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2729_s1/F</td>
</tr>
<tr>
<td>6.333</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>cpu_1/PC_OLD_12_s1/CLK</td>
</tr>
<tr>
<td>22.301</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>cpu_1/PC_OLD_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 10.277%; route: 2.935, 79.378%; tC2Q: 0.382, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>cpu_1/PC_21_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_21_s0/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>cpu_1/n2695_s1/I0</td>
</tr>
<tr>
<td>1.820</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2695_s1/F</td>
</tr>
<tr>
<td>1.898</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>cpu_1/PC_OLD_21_s0/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>cpu_1/PC_OLD_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 38.563%; route: 0.181, 34.215%; tC2Q: 0.144, 27.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>cpu_1/PC_20_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_20_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cpu_1/n2697_s1/I1</td>
</tr>
<tr>
<td>1.874</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2697_s1/F</td>
</tr>
<tr>
<td>1.952</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_20_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>cpu_1/PC_OLD_20_s1/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>cpu_1/PC_OLD_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 25.043%; route: 0.293, 50.257%; tC2Q: 0.144, 24.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>cpu_1/PC_8_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_8_s0/Q</td>
</tr>
<tr>
<td>1.788</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>cpu_1/n2745_s1/I1</td>
</tr>
<tr>
<td>1.934</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2745_s1/F</td>
</tr>
<tr>
<td>2.012</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>cpu_1/PC_OLD_8_s1/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 22.848%; route: 0.349, 54.617%; tC2Q: 0.144, 22.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>cpu_1/PC_8_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_8_s0/Q</td>
</tr>
<tr>
<td>1.788</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>cpu_1/n2747_s1/I0</td>
</tr>
<tr>
<td>1.936</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2747_s1/F</td>
</tr>
<tr>
<td>2.013</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>cpu_1/PC_OLD_8_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 23.089%; route: 0.349, 54.446%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>cpu_1/PC_21_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_21_s0/Q</td>
</tr>
<tr>
<td>1.712</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>cpu_1/n2693_s1/I1</td>
</tr>
<tr>
<td>1.858</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2693_s1/F</td>
</tr>
<tr>
<td>2.032</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_21_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpu_1/PC_OLD_21_s1/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpu_1/PC_OLD_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 22.021%; route: 0.373, 56.259%; tC2Q: 0.144, 21.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>cpu_1/PC_27_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_27_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>cpu_1/n2671_s1/I0</td>
</tr>
<tr>
<td>1.968</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2671_s1/F</td>
</tr>
<tr>
<td>2.046</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>cpu_1/PC_OLD_27_s0/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>cpu_1/PC_OLD_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 21.566%; route: 0.387, 57.164%; tC2Q: 0.144, 21.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>cpu_1/PC_2_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_2_s0/Q</td>
</tr>
<tr>
<td>1.817</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>cpu_1/n2769_s1/I1</td>
</tr>
<tr>
<td>1.964</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2769_s1/F</td>
</tr>
<tr>
<td>2.042</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>cpu_1/PC_OLD_2_s1/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>cpu_1/PC_OLD_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 21.824%; route: 0.379, 56.652%; tC2Q: 0.144, 21.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>cpu_1/PC_27_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_27_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>cpu_1/n2669_s1/I1</td>
</tr>
<tr>
<td>1.970</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2669_s1/F</td>
</tr>
<tr>
<td>2.048</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_27_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>cpu_1/PC_OLD_27_s1/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>cpu_1/PC_OLD_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 21.797%; route: 0.387, 56.996%; tC2Q: 0.144, 21.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>cpu_1/PC_28_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_28_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>cpu_1/n2665_s1/I1</td>
</tr>
<tr>
<td>1.970</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2665_s1/F</td>
</tr>
<tr>
<td>2.048</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_28_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>cpu_1/PC_OLD_28_s1/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>cpu_1/PC_OLD_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 21.797%; route: 0.387, 56.996%; tC2Q: 0.144, 21.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>cpu_1/PC_31_s0/CLK</td>
</tr>
<tr>
<td>1.509</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_31_s0/Q</td>
</tr>
<tr>
<td>1.721</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>cpu_1/n2654_s1/I0</td>
</tr>
<tr>
<td>1.981</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2654_s1/F</td>
</tr>
<tr>
<td>2.059</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>cpu_1/PC_OLD_31_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>cpu_1/PC_OLD_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 37.464%; route: 0.290, 41.787%; tC2Q: 0.144, 20.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>cpu_1/PC_5_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_5_s0/Q</td>
</tr>
<tr>
<td>1.893</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[3][B]</td>
<td>cpu_1/n2759_s1/I0</td>
</tr>
<tr>
<td>2.042</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2759_s1/F</td>
</tr>
<tr>
<td>2.120</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>cpu_1/PC_OLD_5_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>cpu_1/PC_OLD_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 19.813%; route: 0.455, 60.910%; tC2Q: 0.144, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>cpu_1/PC_0_s0/CLK</td>
</tr>
<tr>
<td>1.514</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C19[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_0_s0/Q</td>
</tr>
<tr>
<td>1.885</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>cpu_1/n2777_s1/I1</td>
</tr>
<tr>
<td>2.031</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2777_s1/F</td>
</tr>
<tr>
<td>2.109</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu_1/PC_OLD_0_s1/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 19.756%; route: 0.449, 60.758%; tC2Q: 0.144, 19.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>cpu_1/PC_0_s0/CLK</td>
</tr>
<tr>
<td>1.514</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C19[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_0_s0/Q</td>
</tr>
<tr>
<td>1.885</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu_1/n2779_s1/I0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2779_s1/F</td>
</tr>
<tr>
<td>2.109</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>cpu_1/PC_OLD_0_s0/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 19.756%; route: 0.449, 60.758%; tC2Q: 0.144, 19.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>cpu_1/PC_14_s0/CLK</td>
</tr>
<tr>
<td>1.509</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C27[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_14_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>cpu_1/n2723_s2/I0</td>
</tr>
<tr>
<td>2.028</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2723_s2/F</td>
</tr>
<tr>
<td>2.106</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>cpu_1/PC_OLD_14_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>cpu_1/PC_OLD_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 27.530%; route: 0.393, 53.036%; tC2Q: 0.144, 19.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu_1/PC_30_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_30_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>cpu_1/n2657_s1/I1</td>
</tr>
<tr>
<td>2.041</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2657_s1/F</td>
</tr>
<tr>
<td>2.119</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_30_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>cpu_1/PC_OLD_30_s1/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>cpu_1/PC_OLD_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 27.200%; route: 0.402, 53.600%; tC2Q: 0.144, 19.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>cpu_1/PC_24_s0/CLK</td>
</tr>
<tr>
<td>1.505</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_24_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>cpu_1/n2683_s1/I0</td>
</tr>
<tr>
<td>2.062</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2683_s1/F</td>
</tr>
<tr>
<td>2.140</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>cpu_1/PC_OLD_24_s0/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>cpu_1/PC_OLD_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 18.742%; route: 0.489, 62.773%; tC2Q: 0.144, 18.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>cpu_1/PC_15_s0/CLK</td>
</tr>
<tr>
<td>1.505</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C27[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_15_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>cpu_1/n2717_s1/I1</td>
</tr>
<tr>
<td>2.060</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2717_s1/F</td>
</tr>
<tr>
<td>2.138</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>cpu_1/PC_OLD_15_s1/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>cpu_1/PC_OLD_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 19.048%; route: 0.485, 62.420%; tC2Q: 0.144, 18.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>cpu_1/PC_15_s0/CLK</td>
</tr>
<tr>
<td>1.505</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C27[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_15_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[3][B]</td>
<td>cpu_1/n2719_s2/I0</td>
</tr>
<tr>
<td>2.060</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2719_s2/F</td>
</tr>
<tr>
<td>2.138</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>cpu_1/PC_OLD_15_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>cpu_1/PC_OLD_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 19.048%; route: 0.485, 62.420%; tC2Q: 0.144, 18.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>cpu_1/PC_29_s0/CLK</td>
</tr>
<tr>
<td>1.509</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C27[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_29_s0/Q</td>
</tr>
<tr>
<td>1.789</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>cpu_1/n2661_s1/I1</td>
</tr>
<tr>
<td>2.049</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2661_s1/F</td>
</tr>
<tr>
<td>2.127</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_29_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>cpu_1/PC_OLD_29_s1/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>cpu_1/PC_OLD_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 34.121%; route: 0.358, 46.982%; tC2Q: 0.144, 18.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>cpu_1/PC_26_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_26_s0/Q</td>
</tr>
<tr>
<td>1.796</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>cpu_1/n2673_s1/I1</td>
</tr>
<tr>
<td>2.056</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2673_s1/F</td>
</tr>
<tr>
<td>2.134</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_26_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>cpu_1/PC_OLD_26_s1/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>cpu_1/PC_OLD_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 34.166%; route: 0.357, 46.912%; tC2Q: 0.144, 18.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>cpu_1/PC_6_s0/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_6_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td>cpu_1/n2753_s1/I1</td>
</tr>
<tr>
<td>2.114</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2753_s1/F</td>
</tr>
<tr>
<td>2.192</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>cpu_1/PC_OLD_6_s1/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>cpu_1/PC_OLD_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 17.914%; route: 0.525, 64.417%; tC2Q: 0.144, 17.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>cpu_1/PC_23_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_23_s0/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>cpu_1/n2687_s1/I0</td>
</tr>
<tr>
<td>2.098</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2687_s1/F</td>
</tr>
<tr>
<td>2.176</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][A]</td>
<td>cpu_1/PC_OLD_23_s0/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[3][A]</td>
<td>cpu_1/PC_OLD_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 33.457%; route: 0.393, 48.699%; tC2Q: 0.144, 17.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>cpu_1/PC_25_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C28[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_25_s0/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>cpu_1/n2677_s1/I1</td>
</tr>
<tr>
<td>2.088</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2677_s1/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_25_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>cpu_1/PC_OLD_25_s1/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>cpu_1/PC_OLD_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 32.622%; route: 0.393, 49.310%; tC2Q: 0.144, 18.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>cpu_1/PC_24_s0/CLK</td>
</tr>
<tr>
<td>1.505</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_24_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[3][B]</td>
<td>cpu_1/n2681_s1/I1</td>
</tr>
<tr>
<td>2.114</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2681_s1/F</td>
</tr>
<tr>
<td>2.192</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_24_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>cpu_1/PC_OLD_24_s1/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>cpu_1/PC_OLD_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.198, 23.827%; route: 0.489, 58.845%; tC2Q: 0.144, 17.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>cpu_1/PC_23_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_23_s0/Q</td>
</tr>
<tr>
<td>1.903</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>cpu_1/n2685_s1/I1</td>
</tr>
<tr>
<td>2.162</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2685_s1/F</td>
</tr>
<tr>
<td>2.240</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_23_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td>cpu_1/PC_OLD_23_s1/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[2][B]</td>
<td>cpu_1/PC_OLD_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 29.817%; route: 0.468, 53.670%; tC2Q: 0.144, 16.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.753</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.753</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/instr_mem_instr_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/instr_mem_instr_mem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.371</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>mem/instr_mem_instr_mem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text/fontBuffer_fontBuffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>text/fontBuffer_fontBuffer_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>text/fontBuffer_fontBuffer_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.762</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.762</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.385</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.762</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.762</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.385</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2262</td>
<td>clk_d</td>
<td>-1.987</td>
<td>1.985</td>
</tr>
<tr>
<td>1753</td>
<td>reset</td>
<td>11.471</td>
<td>2.822</td>
</tr>
<tr>
<td>519</td>
<td>imm_j[11]</td>
<td>9.431</td>
<td>3.711</td>
</tr>
<tr>
<td>516</td>
<td>imm_j[15]</td>
<td>9.985</td>
<td>4.349</td>
</tr>
<tr>
<td>274</td>
<td>EXMEM_ALUOut_31_9</td>
<td>12.120</td>
<td>3.115</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>10.079</td>
<td>3.261</td>
</tr>
<tr>
<td>260</td>
<td>imm_j[16]</td>
<td>9.317</td>
<td>4.912</td>
</tr>
<tr>
<td>258</td>
<td>pixelAddress[3]</td>
<td>10.805</td>
<td>2.314</td>
</tr>
<tr>
<td>171</td>
<td>n499_4</td>
<td>8.207</td>
<td>3.309</td>
</tr>
<tr>
<td>170</td>
<td>memReady</td>
<td>11.447</td>
<td>2.690</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R24C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C22</td>
<td>87.50%</td>
</tr>
<tr>
<td>R23C22</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C22</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C28</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C20</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C22</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C27</td>
<td>84.72%</td>
</tr>
<tr>
<td>R20C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R24C23</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_25 -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
