vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_flash_programmer_0_0_2/sim/design_1_flash_programmer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_UART_TX_0_0/sim/design_1_UART_TX_0_0.vhd" \
"../../../bd/design_1/ip/design_1_nand_controller_0_0/sim/design_1_nand_controller_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
