m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/simulation/modelsim
vinkey
Z1 !s110 1541997728
!i10b 1
!s100 BT@]fS5Ib^Dn6O[ff[:T80
IYdCMWXjL8Z8nERLYIJdVX3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1541997178
8C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/module/inkey.v
FC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/module/inkey.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1541997728.000000
!s107 C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/module/inkey.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/module|C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/module/inkey.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/module
Z6 tCvgOpt 0
vinkey_tb
R1
!i10b 1
!s100 Z@XYc5>U5g=_>I`C0`MLd2
I=W5iA1?jC4>FhK:81^jX_2
R2
R0
w1541997700
8C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench/inkey_tb.v
FC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench/inkey_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench/inkey_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench|C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench/inkey_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench
R6
