# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1829 \
    name dp_matrix_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_15 \
    op interface \
    ports { dp_matrix_V_15_address0 { O 8 vector } dp_matrix_V_15_ce0 { O 1 bit } dp_matrix_V_15_we0 { O 1 bit } dp_matrix_V_15_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1830 \
    name dp_matrix_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_14 \
    op interface \
    ports { dp_matrix_V_14_address0 { O 8 vector } dp_matrix_V_14_ce0 { O 1 bit } dp_matrix_V_14_we0 { O 1 bit } dp_matrix_V_14_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1831 \
    name dp_matrix_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_13 \
    op interface \
    ports { dp_matrix_V_13_address0 { O 8 vector } dp_matrix_V_13_ce0 { O 1 bit } dp_matrix_V_13_we0 { O 1 bit } dp_matrix_V_13_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1832 \
    name dp_matrix_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_12 \
    op interface \
    ports { dp_matrix_V_12_address0 { O 8 vector } dp_matrix_V_12_ce0 { O 1 bit } dp_matrix_V_12_we0 { O 1 bit } dp_matrix_V_12_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1833 \
    name dp_matrix_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_11 \
    op interface \
    ports { dp_matrix_V_11_address0 { O 8 vector } dp_matrix_V_11_ce0 { O 1 bit } dp_matrix_V_11_we0 { O 1 bit } dp_matrix_V_11_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1834 \
    name dp_matrix_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_10 \
    op interface \
    ports { dp_matrix_V_10_address0 { O 8 vector } dp_matrix_V_10_ce0 { O 1 bit } dp_matrix_V_10_we0 { O 1 bit } dp_matrix_V_10_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1835 \
    name dp_matrix_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_9 \
    op interface \
    ports { dp_matrix_V_9_address0 { O 8 vector } dp_matrix_V_9_ce0 { O 1 bit } dp_matrix_V_9_we0 { O 1 bit } dp_matrix_V_9_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1836 \
    name dp_matrix_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_8 \
    op interface \
    ports { dp_matrix_V_8_address0 { O 8 vector } dp_matrix_V_8_ce0 { O 1 bit } dp_matrix_V_8_we0 { O 1 bit } dp_matrix_V_8_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1837 \
    name dp_matrix_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_7 \
    op interface \
    ports { dp_matrix_V_7_address0 { O 8 vector } dp_matrix_V_7_ce0 { O 1 bit } dp_matrix_V_7_we0 { O 1 bit } dp_matrix_V_7_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1838 \
    name dp_matrix_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_6 \
    op interface \
    ports { dp_matrix_V_6_address0 { O 8 vector } dp_matrix_V_6_ce0 { O 1 bit } dp_matrix_V_6_we0 { O 1 bit } dp_matrix_V_6_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1839 \
    name dp_matrix_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_5 \
    op interface \
    ports { dp_matrix_V_5_address0 { O 8 vector } dp_matrix_V_5_ce0 { O 1 bit } dp_matrix_V_5_we0 { O 1 bit } dp_matrix_V_5_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1840 \
    name dp_matrix_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_4 \
    op interface \
    ports { dp_matrix_V_4_address0 { O 8 vector } dp_matrix_V_4_ce0 { O 1 bit } dp_matrix_V_4_we0 { O 1 bit } dp_matrix_V_4_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1841 \
    name dp_matrix_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_3 \
    op interface \
    ports { dp_matrix_V_3_address0 { O 8 vector } dp_matrix_V_3_ce0 { O 1 bit } dp_matrix_V_3_we0 { O 1 bit } dp_matrix_V_3_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1842 \
    name dp_matrix_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_2 \
    op interface \
    ports { dp_matrix_V_2_address0 { O 8 vector } dp_matrix_V_2_ce0 { O 1 bit } dp_matrix_V_2_we0 { O 1 bit } dp_matrix_V_2_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1843 \
    name dp_matrix_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_1 \
    op interface \
    ports { dp_matrix_V_1_address0 { O 8 vector } dp_matrix_V_1_ce0 { O 1 bit } dp_matrix_V_1_we0 { O 1 bit } dp_matrix_V_1_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1860 \
    name dp_matrix_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V \
    op interface \
    ports { dp_matrix_V_address0 { O 8 vector } dp_matrix_V_ce0 { O 1 bit } dp_matrix_V_we0 { O 1 bit } dp_matrix_V_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1861 \
    name query_string_comp_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename query_string_comp_2 \
    op interface \
    ports { query_string_comp_2_address0 { O 6 vector } query_string_comp_2_ce0 { O 1 bit } query_string_comp_2_q0 { I 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'query_string_comp_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1926 \
    name last_pe_score_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename last_pe_score_2 \
    op interface \
    ports { last_pe_score_2_address0 { O 6 vector } last_pe_score_2_ce0 { O 1 bit } last_pe_score_2_we0 { O 1 bit } last_pe_score_2_d0 { O 10 vector } last_pe_score_2_address1 { O 6 vector } last_pe_score_2_ce1 { O 1 bit } last_pe_score_2_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'last_pe_score_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1927 \
    name last_pe_scoreIx_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename last_pe_scoreIx_2 \
    op interface \
    ports { last_pe_scoreIx_2_address0 { O 6 vector } last_pe_scoreIx_2_ce0 { O 1 bit } last_pe_scoreIx_2_we0 { O 1 bit } last_pe_scoreIx_2_d0 { O 10 vector } last_pe_scoreIx_2_address1 { O 6 vector } last_pe_scoreIx_2_ce1 { O 1 bit } last_pe_scoreIx_2_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'last_pe_scoreIx_2'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1765 \
    name dp_mem_2_2_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_0_load \
    op interface \
    ports { dp_mem_2_2_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1766 \
    name Ix_mem_2_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_0_load \
    op interface \
    ports { Ix_mem_2_1_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1767 \
    name Iy_mem_2_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_0_load \
    op interface \
    ports { Iy_mem_2_1_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1768 \
    name dp_mem_2_2_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_1_load \
    op interface \
    ports { dp_mem_2_2_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1769 \
    name Ix_mem_2_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_1_load \
    op interface \
    ports { Ix_mem_2_1_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1770 \
    name Iy_mem_2_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_1_load \
    op interface \
    ports { Iy_mem_2_1_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1771 \
    name dp_mem_2_2_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_2_load \
    op interface \
    ports { dp_mem_2_2_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1772 \
    name Ix_mem_2_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_2_load \
    op interface \
    ports { Ix_mem_2_1_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1773 \
    name Iy_mem_2_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_2_load \
    op interface \
    ports { Iy_mem_2_1_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1774 \
    name dp_mem_2_2_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_3_load \
    op interface \
    ports { dp_mem_2_2_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1775 \
    name Ix_mem_2_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_3_load \
    op interface \
    ports { Ix_mem_2_1_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1776 \
    name Iy_mem_2_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_3_load \
    op interface \
    ports { Iy_mem_2_1_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1777 \
    name dp_mem_2_2_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_4_load \
    op interface \
    ports { dp_mem_2_2_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1778 \
    name Ix_mem_2_1_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_4_load \
    op interface \
    ports { Ix_mem_2_1_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1779 \
    name Iy_mem_2_1_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_4_load \
    op interface \
    ports { Iy_mem_2_1_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1780 \
    name dp_mem_2_2_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_5_load \
    op interface \
    ports { dp_mem_2_2_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1781 \
    name Ix_mem_2_1_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_5_load \
    op interface \
    ports { Ix_mem_2_1_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1782 \
    name Iy_mem_2_1_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_5_load \
    op interface \
    ports { Iy_mem_2_1_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1783 \
    name dp_mem_2_2_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_6_load \
    op interface \
    ports { dp_mem_2_2_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1784 \
    name Ix_mem_2_1_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_6_load \
    op interface \
    ports { Ix_mem_2_1_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1785 \
    name Iy_mem_2_1_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_6_load \
    op interface \
    ports { Iy_mem_2_1_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1786 \
    name dp_mem_2_2_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_7_load \
    op interface \
    ports { dp_mem_2_2_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1787 \
    name Ix_mem_2_1_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_7_load \
    op interface \
    ports { Ix_mem_2_1_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1788 \
    name Iy_mem_2_1_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_7_load \
    op interface \
    ports { Iy_mem_2_1_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1789 \
    name dp_mem_2_2_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_8_load \
    op interface \
    ports { dp_mem_2_2_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1790 \
    name Ix_mem_2_1_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_8_load \
    op interface \
    ports { Ix_mem_2_1_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1791 \
    name Iy_mem_2_1_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_8_load \
    op interface \
    ports { Iy_mem_2_1_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1792 \
    name dp_mem_2_2_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_9_load \
    op interface \
    ports { dp_mem_2_2_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1793 \
    name Ix_mem_2_1_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_9_load \
    op interface \
    ports { Ix_mem_2_1_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1794 \
    name Iy_mem_2_1_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_9_load \
    op interface \
    ports { Iy_mem_2_1_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1795 \
    name dp_mem_2_2_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_10_load \
    op interface \
    ports { dp_mem_2_2_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1796 \
    name Ix_mem_2_1_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_10_load \
    op interface \
    ports { Ix_mem_2_1_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1797 \
    name Iy_mem_2_1_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_10_load \
    op interface \
    ports { Iy_mem_2_1_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1798 \
    name dp_mem_2_2_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_11_load \
    op interface \
    ports { dp_mem_2_2_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1799 \
    name Ix_mem_2_1_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_11_load \
    op interface \
    ports { Ix_mem_2_1_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1800 \
    name Iy_mem_2_1_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_11_load \
    op interface \
    ports { Iy_mem_2_1_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1801 \
    name dp_mem_2_2_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_12_load \
    op interface \
    ports { dp_mem_2_2_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1802 \
    name Ix_mem_2_1_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_12_load \
    op interface \
    ports { Ix_mem_2_1_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1803 \
    name Iy_mem_2_1_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_12_load \
    op interface \
    ports { Iy_mem_2_1_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1804 \
    name dp_mem_2_2_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_13_load \
    op interface \
    ports { dp_mem_2_2_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1805 \
    name Ix_mem_2_1_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_13_load \
    op interface \
    ports { Ix_mem_2_1_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1806 \
    name Iy_mem_2_1_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_13_load \
    op interface \
    ports { Iy_mem_2_1_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1807 \
    name dp_mem_2_2_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_14_load \
    op interface \
    ports { dp_mem_2_2_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1808 \
    name Ix_mem_2_1_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_14_load \
    op interface \
    ports { Ix_mem_2_1_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1809 \
    name Iy_mem_2_1_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_14_load \
    op interface \
    ports { Iy_mem_2_1_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1810 \
    name dp_mem_2_2_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_15_load \
    op interface \
    ports { dp_mem_2_2_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1811 \
    name Ix_mem_2_1_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_15_load \
    op interface \
    ports { Ix_mem_2_1_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1812 \
    name Iy_mem_2_1_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_15_load \
    op interface \
    ports { Iy_mem_2_1_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1813 \
    name local_query_V_48_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_48_reload \
    op interface \
    ports { local_query_V_48_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1814 \
    name local_query_V_47_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_47_reload \
    op interface \
    ports { local_query_V_47_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1815 \
    name local_query_V_46_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_46_reload \
    op interface \
    ports { local_query_V_46_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1816 \
    name local_query_V_45_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_45_reload \
    op interface \
    ports { local_query_V_45_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1817 \
    name local_query_V_44_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_44_reload \
    op interface \
    ports { local_query_V_44_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1818 \
    name local_query_V_43_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_43_reload \
    op interface \
    ports { local_query_V_43_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1819 \
    name local_query_V_42_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_42_reload \
    op interface \
    ports { local_query_V_42_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1820 \
    name local_query_V_41_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_41_reload \
    op interface \
    ports { local_query_V_41_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1821 \
    name local_query_V_40_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_40_reload \
    op interface \
    ports { local_query_V_40_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1822 \
    name local_query_V_39_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_39_reload \
    op interface \
    ports { local_query_V_39_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1823 \
    name local_query_V_38_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_38_reload \
    op interface \
    ports { local_query_V_38_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1824 \
    name local_query_V_37_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_37_reload \
    op interface \
    ports { local_query_V_37_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1825 \
    name local_query_V_36_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_36_reload \
    op interface \
    ports { local_query_V_36_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1826 \
    name local_query_V_35_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_35_reload \
    op interface \
    ports { local_query_V_35_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1827 \
    name local_query_V_34_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_34_reload \
    op interface \
    ports { local_query_V_34_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1828 \
    name local_query_V_33_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_33_reload \
    op interface \
    ports { local_query_V_33_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1844 \
    name dp_mem_2_1_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_0 \
    op interface \
    ports { dp_mem_2_1_0_i { I 10 vector } dp_mem_2_1_0_o { O 10 vector } dp_mem_2_1_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1845 \
    name dp_mem_2_1_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_1 \
    op interface \
    ports { dp_mem_2_1_1_i { I 10 vector } dp_mem_2_1_1_o { O 10 vector } dp_mem_2_1_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1846 \
    name dp_mem_2_1_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_2 \
    op interface \
    ports { dp_mem_2_1_2_i { I 10 vector } dp_mem_2_1_2_o { O 10 vector } dp_mem_2_1_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1847 \
    name dp_mem_2_1_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_3 \
    op interface \
    ports { dp_mem_2_1_3_i { I 10 vector } dp_mem_2_1_3_o { O 10 vector } dp_mem_2_1_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1848 \
    name dp_mem_2_1_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_4 \
    op interface \
    ports { dp_mem_2_1_4_i { I 10 vector } dp_mem_2_1_4_o { O 10 vector } dp_mem_2_1_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1849 \
    name dp_mem_2_1_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_5 \
    op interface \
    ports { dp_mem_2_1_5_i { I 10 vector } dp_mem_2_1_5_o { O 10 vector } dp_mem_2_1_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1850 \
    name dp_mem_2_1_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_6 \
    op interface \
    ports { dp_mem_2_1_6_i { I 10 vector } dp_mem_2_1_6_o { O 10 vector } dp_mem_2_1_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1851 \
    name dp_mem_2_1_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_7 \
    op interface \
    ports { dp_mem_2_1_7_i { I 10 vector } dp_mem_2_1_7_o { O 10 vector } dp_mem_2_1_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1852 \
    name dp_mem_2_1_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_8 \
    op interface \
    ports { dp_mem_2_1_8_i { I 10 vector } dp_mem_2_1_8_o { O 10 vector } dp_mem_2_1_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1853 \
    name dp_mem_2_1_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_9 \
    op interface \
    ports { dp_mem_2_1_9_i { I 10 vector } dp_mem_2_1_9_o { O 10 vector } dp_mem_2_1_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1854 \
    name dp_mem_2_1_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_10 \
    op interface \
    ports { dp_mem_2_1_10_i { I 10 vector } dp_mem_2_1_10_o { O 10 vector } dp_mem_2_1_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1855 \
    name dp_mem_2_1_11 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_11 \
    op interface \
    ports { dp_mem_2_1_11_i { I 10 vector } dp_mem_2_1_11_o { O 10 vector } dp_mem_2_1_11_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1856 \
    name dp_mem_2_1_12 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_12 \
    op interface \
    ports { dp_mem_2_1_12_i { I 10 vector } dp_mem_2_1_12_o { O 10 vector } dp_mem_2_1_12_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1857 \
    name dp_mem_2_1_13 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_13 \
    op interface \
    ports { dp_mem_2_1_13_i { I 10 vector } dp_mem_2_1_13_o { O 10 vector } dp_mem_2_1_13_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1858 \
    name dp_mem_2_1_14 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_14 \
    op interface \
    ports { dp_mem_2_1_14_i { I 10 vector } dp_mem_2_1_14_o { O 10 vector } dp_mem_2_1_14_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1859 \
    name dp_mem_2_1_15 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_1_15 \
    op interface \
    ports { dp_mem_2_1_15_i { I 10 vector } dp_mem_2_1_15_o { O 10 vector } dp_mem_2_1_15_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1862 \
    name local_reference_V_0_611_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_611_reload \
    op interface \
    ports { local_reference_V_0_611_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1863 \
    name local_reference_V_1_627_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_627_reload \
    op interface \
    ports { local_reference_V_1_627_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1864 \
    name local_reference_V_2_642_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_642_reload \
    op interface \
    ports { local_reference_V_2_642_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1865 \
    name local_reference_V_3_657_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_657_reload \
    op interface \
    ports { local_reference_V_3_657_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1866 \
    name local_reference_V_0_1_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_1_6_reload \
    op interface \
    ports { local_reference_V_0_1_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1867 \
    name local_reference_V_1_1_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_1_6_reload \
    op interface \
    ports { local_reference_V_1_1_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1868 \
    name local_reference_V_2_1_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_1_6_reload \
    op interface \
    ports { local_reference_V_2_1_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1869 \
    name local_reference_V_3_1_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_1_6_reload \
    op interface \
    ports { local_reference_V_3_1_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1870 \
    name local_reference_V_0_2_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_2_6_reload \
    op interface \
    ports { local_reference_V_0_2_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1871 \
    name local_reference_V_1_2_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_2_6_reload \
    op interface \
    ports { local_reference_V_1_2_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1872 \
    name local_reference_V_2_2_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_2_6_reload \
    op interface \
    ports { local_reference_V_2_2_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1873 \
    name local_reference_V_3_2_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_2_6_reload \
    op interface \
    ports { local_reference_V_3_2_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1874 \
    name local_reference_V_0_3_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_3_6_reload \
    op interface \
    ports { local_reference_V_0_3_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1875 \
    name local_reference_V_1_3_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_3_6_reload \
    op interface \
    ports { local_reference_V_1_3_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1876 \
    name local_reference_V_2_3_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_3_6_reload \
    op interface \
    ports { local_reference_V_2_3_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1877 \
    name local_reference_V_3_3_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_3_6_reload \
    op interface \
    ports { local_reference_V_3_3_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1878 \
    name local_reference_V_0_4_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_4_6_reload \
    op interface \
    ports { local_reference_V_0_4_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1879 \
    name local_reference_V_1_4_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_4_6_reload \
    op interface \
    ports { local_reference_V_1_4_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1880 \
    name local_reference_V_2_4_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_4_6_reload \
    op interface \
    ports { local_reference_V_2_4_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1881 \
    name local_reference_V_3_4_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_4_6_reload \
    op interface \
    ports { local_reference_V_3_4_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1882 \
    name local_reference_V_0_5_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_5_6_reload \
    op interface \
    ports { local_reference_V_0_5_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1883 \
    name local_reference_V_1_5_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_5_6_reload \
    op interface \
    ports { local_reference_V_1_5_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1884 \
    name local_reference_V_2_5_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_5_6_reload \
    op interface \
    ports { local_reference_V_2_5_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1885 \
    name local_reference_V_3_5_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_5_6_reload \
    op interface \
    ports { local_reference_V_3_5_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1886 \
    name local_reference_V_0_6_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_6_6_reload \
    op interface \
    ports { local_reference_V_0_6_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1887 \
    name local_reference_V_1_6_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_6_6_reload \
    op interface \
    ports { local_reference_V_1_6_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1888 \
    name local_reference_V_2_6_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_6_6_reload \
    op interface \
    ports { local_reference_V_2_6_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1889 \
    name local_reference_V_3_6_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_6_6_reload \
    op interface \
    ports { local_reference_V_3_6_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1890 \
    name local_reference_V_0_7_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_7_6_reload \
    op interface \
    ports { local_reference_V_0_7_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1891 \
    name local_reference_V_1_7_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_7_6_reload \
    op interface \
    ports { local_reference_V_1_7_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1892 \
    name local_reference_V_2_7_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_7_6_reload \
    op interface \
    ports { local_reference_V_2_7_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1893 \
    name local_reference_V_3_7_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_7_6_reload \
    op interface \
    ports { local_reference_V_3_7_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1894 \
    name local_reference_V_0_8_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_8_6_reload \
    op interface \
    ports { local_reference_V_0_8_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1895 \
    name local_reference_V_1_8_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_8_6_reload \
    op interface \
    ports { local_reference_V_1_8_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1896 \
    name local_reference_V_2_8_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_8_6_reload \
    op interface \
    ports { local_reference_V_2_8_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1897 \
    name local_reference_V_3_8_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_8_6_reload \
    op interface \
    ports { local_reference_V_3_8_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1898 \
    name local_reference_V_0_9_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_9_6_reload \
    op interface \
    ports { local_reference_V_0_9_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1899 \
    name local_reference_V_1_9_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_9_6_reload \
    op interface \
    ports { local_reference_V_1_9_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1900 \
    name local_reference_V_2_9_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_9_6_reload \
    op interface \
    ports { local_reference_V_2_9_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1901 \
    name local_reference_V_3_9_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_9_6_reload \
    op interface \
    ports { local_reference_V_3_9_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1902 \
    name local_reference_V_0_10_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_10_6_reload \
    op interface \
    ports { local_reference_V_0_10_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1903 \
    name local_reference_V_1_10_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_10_6_reload \
    op interface \
    ports { local_reference_V_1_10_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1904 \
    name local_reference_V_2_10_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_10_6_reload \
    op interface \
    ports { local_reference_V_2_10_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1905 \
    name local_reference_V_3_10_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_10_6_reload \
    op interface \
    ports { local_reference_V_3_10_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1906 \
    name local_reference_V_0_11_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_11_6_reload \
    op interface \
    ports { local_reference_V_0_11_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1907 \
    name local_reference_V_1_11_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_11_6_reload \
    op interface \
    ports { local_reference_V_1_11_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1908 \
    name local_reference_V_2_11_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_11_6_reload \
    op interface \
    ports { local_reference_V_2_11_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1909 \
    name local_reference_V_3_11_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_11_6_reload \
    op interface \
    ports { local_reference_V_3_11_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1910 \
    name local_reference_V_0_12_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_12_6_reload \
    op interface \
    ports { local_reference_V_0_12_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1911 \
    name local_reference_V_1_12_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_12_6_reload \
    op interface \
    ports { local_reference_V_1_12_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1912 \
    name local_reference_V_2_12_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_12_6_reload \
    op interface \
    ports { local_reference_V_2_12_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1913 \
    name local_reference_V_3_12_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_12_6_reload \
    op interface \
    ports { local_reference_V_3_12_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1914 \
    name local_reference_V_0_13_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_13_6_reload \
    op interface \
    ports { local_reference_V_0_13_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1915 \
    name local_reference_V_1_13_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_13_6_reload \
    op interface \
    ports { local_reference_V_1_13_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1916 \
    name local_reference_V_2_13_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_13_6_reload \
    op interface \
    ports { local_reference_V_2_13_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1917 \
    name local_reference_V_3_13_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_13_6_reload \
    op interface \
    ports { local_reference_V_3_13_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1918 \
    name local_reference_V_0_14_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_14_6_reload \
    op interface \
    ports { local_reference_V_0_14_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1919 \
    name local_reference_V_1_14_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_14_6_reload \
    op interface \
    ports { local_reference_V_1_14_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1920 \
    name local_reference_V_2_14_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_14_6_reload \
    op interface \
    ports { local_reference_V_2_14_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1921 \
    name local_reference_V_3_14_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_14_6_reload \
    op interface \
    ports { local_reference_V_3_14_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1922 \
    name local_reference_V_0_15_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_15_6_reload \
    op interface \
    ports { local_reference_V_0_15_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1923 \
    name local_reference_V_1_15_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_15_6_reload \
    op interface \
    ports { local_reference_V_1_15_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1924 \
    name local_reference_V_2_15_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_15_6_reload \
    op interface \
    ports { local_reference_V_2_15_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1925 \
    name local_reference_V_3_15_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_15_6_reload \
    op interface \
    ports { local_reference_V_3_15_6_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1928 \
    name dp_mem_2_2_0_flag_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_2_0_flag_1_out \
    op interface \
    ports { dp_mem_2_2_0_flag_1_out { O 1 vector } dp_mem_2_2_0_flag_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1929 \
    name left_prev_V_88_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_88_out \
    op interface \
    ports { left_prev_V_88_out { O 10 vector } left_prev_V_88_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1930 \
    name Ix_prev_V_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_33_out \
    op interface \
    ports { Ix_prev_V_33_out { O 10 vector } Ix_prev_V_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1931 \
    name Iy_prev_V_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_32_out \
    op interface \
    ports { Iy_prev_V_32_out { O 10 vector } Iy_prev_V_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1932 \
    name left_prev_V_164_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_164_out \
    op interface \
    ports { left_prev_V_164_out { O 10 vector } left_prev_V_164_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1933 \
    name Ix_prev_V_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_34_out \
    op interface \
    ports { Ix_prev_V_34_out { O 10 vector } Ix_prev_V_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1934 \
    name Iy_prev_V_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_33_out \
    op interface \
    ports { Iy_prev_V_33_out { O 10 vector } Iy_prev_V_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1935 \
    name left_prev_V_165_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_165_out \
    op interface \
    ports { left_prev_V_165_out { O 10 vector } left_prev_V_165_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1936 \
    name Ix_prev_V_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_35_out \
    op interface \
    ports { Ix_prev_V_35_out { O 10 vector } Ix_prev_V_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1937 \
    name Iy_prev_V_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_34_out \
    op interface \
    ports { Iy_prev_V_34_out { O 10 vector } Iy_prev_V_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1938 \
    name left_prev_V_166_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_166_out \
    op interface \
    ports { left_prev_V_166_out { O 10 vector } left_prev_V_166_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1939 \
    name Ix_prev_V_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_36_out \
    op interface \
    ports { Ix_prev_V_36_out { O 10 vector } Ix_prev_V_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1940 \
    name Iy_prev_V_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_35_out \
    op interface \
    ports { Iy_prev_V_35_out { O 10 vector } Iy_prev_V_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1941 \
    name left_prev_V_167_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_167_out \
    op interface \
    ports { left_prev_V_167_out { O 10 vector } left_prev_V_167_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1942 \
    name Ix_prev_V_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_37_out \
    op interface \
    ports { Ix_prev_V_37_out { O 10 vector } Ix_prev_V_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1943 \
    name Iy_prev_V_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_36_out \
    op interface \
    ports { Iy_prev_V_36_out { O 10 vector } Iy_prev_V_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1944 \
    name left_prev_V_168_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_168_out \
    op interface \
    ports { left_prev_V_168_out { O 10 vector } left_prev_V_168_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1945 \
    name Ix_prev_V_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_38_out \
    op interface \
    ports { Ix_prev_V_38_out { O 10 vector } Ix_prev_V_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1946 \
    name Iy_prev_V_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_37_out \
    op interface \
    ports { Iy_prev_V_37_out { O 10 vector } Iy_prev_V_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1947 \
    name left_prev_V_169_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_169_out \
    op interface \
    ports { left_prev_V_169_out { O 10 vector } left_prev_V_169_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1948 \
    name Ix_prev_V_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_39_out \
    op interface \
    ports { Ix_prev_V_39_out { O 10 vector } Ix_prev_V_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1949 \
    name Iy_prev_V_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_38_out \
    op interface \
    ports { Iy_prev_V_38_out { O 10 vector } Iy_prev_V_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1950 \
    name left_prev_V_170_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_170_out \
    op interface \
    ports { left_prev_V_170_out { O 10 vector } left_prev_V_170_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1951 \
    name Ix_prev_V_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_40_out \
    op interface \
    ports { Ix_prev_V_40_out { O 10 vector } Ix_prev_V_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1952 \
    name Iy_prev_V_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_39_out \
    op interface \
    ports { Iy_prev_V_39_out { O 10 vector } Iy_prev_V_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1953 \
    name left_prev_V_171_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_171_out \
    op interface \
    ports { left_prev_V_171_out { O 10 vector } left_prev_V_171_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1954 \
    name Ix_prev_V_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_41_out \
    op interface \
    ports { Ix_prev_V_41_out { O 10 vector } Ix_prev_V_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1955 \
    name Iy_prev_V_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_40_out \
    op interface \
    ports { Iy_prev_V_40_out { O 10 vector } Iy_prev_V_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1956 \
    name left_prev_V_172_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_172_out \
    op interface \
    ports { left_prev_V_172_out { O 10 vector } left_prev_V_172_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1957 \
    name Ix_prev_V_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_42_out \
    op interface \
    ports { Ix_prev_V_42_out { O 10 vector } Ix_prev_V_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1958 \
    name Iy_prev_V_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_41_out \
    op interface \
    ports { Iy_prev_V_41_out { O 10 vector } Iy_prev_V_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1959 \
    name left_prev_V_173_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_173_out \
    op interface \
    ports { left_prev_V_173_out { O 10 vector } left_prev_V_173_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1960 \
    name Ix_prev_V_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_43_out \
    op interface \
    ports { Ix_prev_V_43_out { O 10 vector } Ix_prev_V_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1961 \
    name Iy_prev_V_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_42_out \
    op interface \
    ports { Iy_prev_V_42_out { O 10 vector } Iy_prev_V_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1962 \
    name left_prev_V_174_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_174_out \
    op interface \
    ports { left_prev_V_174_out { O 10 vector } left_prev_V_174_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1963 \
    name Ix_prev_V_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_44_out \
    op interface \
    ports { Ix_prev_V_44_out { O 10 vector } Ix_prev_V_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1964 \
    name Iy_prev_V_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_43_out \
    op interface \
    ports { Iy_prev_V_43_out { O 10 vector } Iy_prev_V_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1965 \
    name left_prev_V_175_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_175_out \
    op interface \
    ports { left_prev_V_175_out { O 10 vector } left_prev_V_175_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1966 \
    name Ix_prev_V_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_45_out \
    op interface \
    ports { Ix_prev_V_45_out { O 10 vector } Ix_prev_V_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1967 \
    name Iy_prev_V_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_44_out \
    op interface \
    ports { Iy_prev_V_44_out { O 10 vector } Iy_prev_V_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1968 \
    name left_prev_V_176_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_176_out \
    op interface \
    ports { left_prev_V_176_out { O 10 vector } left_prev_V_176_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1969 \
    name Ix_prev_V_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_46_out \
    op interface \
    ports { Ix_prev_V_46_out { O 10 vector } Ix_prev_V_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1970 \
    name Iy_prev_V_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_45_out \
    op interface \
    ports { Iy_prev_V_45_out { O 10 vector } Iy_prev_V_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1971 \
    name left_prev_V_177_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_177_out \
    op interface \
    ports { left_prev_V_177_out { O 10 vector } left_prev_V_177_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1972 \
    name Ix_prev_V_47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_47_out \
    op interface \
    ports { Ix_prev_V_47_out { O 10 vector } Ix_prev_V_47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1973 \
    name Iy_prev_V_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_46_out \
    op interface \
    ports { Iy_prev_V_46_out { O 10 vector } Iy_prev_V_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1974 \
    name left_prev_V_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_24_out \
    op interface \
    ports { left_prev_V_24_out { O 10 vector } left_prev_V_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1975 \
    name Ix_mem_2_1_15_loc_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_1_15_loc_1_out \
    op interface \
    ports { Ix_mem_2_1_15_loc_1_out { O 10 vector } Ix_mem_2_1_15_loc_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1976 \
    name Iy_mem_2_1_15_loc_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_1_15_loc_1_out \
    op interface \
    ports { Iy_mem_2_1_15_loc_1_out { O 10 vector } Iy_mem_2_1_15_loc_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1977 \
    name local_query_V_81_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_81_out \
    op interface \
    ports { local_query_V_81_out { O 2 vector } local_query_V_81_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1978 \
    name local_query_V_80_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_80_out \
    op interface \
    ports { local_query_V_80_out { O 2 vector } local_query_V_80_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1979 \
    name local_query_V_79_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_79_out \
    op interface \
    ports { local_query_V_79_out { O 2 vector } local_query_V_79_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1980 \
    name local_query_V_78_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_78_out \
    op interface \
    ports { local_query_V_78_out { O 2 vector } local_query_V_78_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1981 \
    name local_query_V_77_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_77_out \
    op interface \
    ports { local_query_V_77_out { O 2 vector } local_query_V_77_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1982 \
    name local_query_V_76_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_76_out \
    op interface \
    ports { local_query_V_76_out { O 2 vector } local_query_V_76_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1983 \
    name local_query_V_75_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_75_out \
    op interface \
    ports { local_query_V_75_out { O 2 vector } local_query_V_75_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1984 \
    name local_query_V_74_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_74_out \
    op interface \
    ports { local_query_V_74_out { O 2 vector } local_query_V_74_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1985 \
    name local_query_V_73_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_73_out \
    op interface \
    ports { local_query_V_73_out { O 2 vector } local_query_V_73_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1986 \
    name local_query_V_72_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_72_out \
    op interface \
    ports { local_query_V_72_out { O 2 vector } local_query_V_72_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1987 \
    name local_query_V_71_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_71_out \
    op interface \
    ports { local_query_V_71_out { O 2 vector } local_query_V_71_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1988 \
    name local_query_V_70_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_70_out \
    op interface \
    ports { local_query_V_70_out { O 2 vector } local_query_V_70_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1989 \
    name local_query_V_69_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_69_out \
    op interface \
    ports { local_query_V_69_out { O 2 vector } local_query_V_69_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1990 \
    name local_query_V_68_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_68_out \
    op interface \
    ports { local_query_V_68_out { O 2 vector } local_query_V_68_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1991 \
    name local_query_V_67_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_67_out \
    op interface \
    ports { local_query_V_67_out { O 2 vector } local_query_V_67_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1992 \
    name local_query_V_66_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_66_out \
    op interface \
    ports { local_query_V_66_out { O 2 vector } local_query_V_66_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1993 \
    name p_phi648_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi648_out \
    op interface \
    ports { p_phi648_out { O 10 vector } p_phi648_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1994 \
    name p_phi649_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi649_out \
    op interface \
    ports { p_phi649_out { O 10 vector } p_phi649_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1995 \
    name p_phi650_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi650_out \
    op interface \
    ports { p_phi650_out { O 10 vector } p_phi650_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1996 \
    name p_phi651_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi651_out \
    op interface \
    ports { p_phi651_out { O 10 vector } p_phi651_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1997 \
    name p_phi652_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi652_out \
    op interface \
    ports { p_phi652_out { O 10 vector } p_phi652_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1998 \
    name p_phi653_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi653_out \
    op interface \
    ports { p_phi653_out { O 10 vector } p_phi653_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1999 \
    name p_phi654_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi654_out \
    op interface \
    ports { p_phi654_out { O 10 vector } p_phi654_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2000 \
    name p_phi655_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi655_out \
    op interface \
    ports { p_phi655_out { O 10 vector } p_phi655_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2001 \
    name p_phi656_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi656_out \
    op interface \
    ports { p_phi656_out { O 10 vector } p_phi656_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2002 \
    name p_phi657_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi657_out \
    op interface \
    ports { p_phi657_out { O 10 vector } p_phi657_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2003 \
    name p_phi658_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi658_out \
    op interface \
    ports { p_phi658_out { O 10 vector } p_phi658_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2004 \
    name p_phi659_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi659_out \
    op interface \
    ports { p_phi659_out { O 10 vector } p_phi659_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2005 \
    name p_phi660_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi660_out \
    op interface \
    ports { p_phi660_out { O 10 vector } p_phi660_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2006 \
    name p_phi661_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi661_out \
    op interface \
    ports { p_phi661_out { O 10 vector } p_phi661_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2007 \
    name p_phi662_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi662_out \
    op interface \
    ports { p_phi662_out { O 10 vector } p_phi662_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2008 \
    name p_phi663_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi663_out \
    op interface \
    ports { p_phi663_out { O 10 vector } p_phi663_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2009 \
    name p_phi664_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi664_out \
    op interface \
    ports { p_phi664_out { O 10 vector } p_phi664_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2010 \
    name p_phi665_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi665_out \
    op interface \
    ports { p_phi665_out { O 10 vector } p_phi665_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2011 \
    name p_phi666_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi666_out \
    op interface \
    ports { p_phi666_out { O 10 vector } p_phi666_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2012 \
    name p_phi667_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi667_out \
    op interface \
    ports { p_phi667_out { O 10 vector } p_phi667_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2013 \
    name p_phi668_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi668_out \
    op interface \
    ports { p_phi668_out { O 10 vector } p_phi668_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2014 \
    name p_phi669_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi669_out \
    op interface \
    ports { p_phi669_out { O 10 vector } p_phi669_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2015 \
    name p_phi670_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi670_out \
    op interface \
    ports { p_phi670_out { O 10 vector } p_phi670_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2016 \
    name p_phi671_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi671_out \
    op interface \
    ports { p_phi671_out { O 10 vector } p_phi671_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2017 \
    name p_phi672_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi672_out \
    op interface \
    ports { p_phi672_out { O 10 vector } p_phi672_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2018 \
    name p_phi673_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi673_out \
    op interface \
    ports { p_phi673_out { O 10 vector } p_phi673_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2019 \
    name p_phi674_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi674_out \
    op interface \
    ports { p_phi674_out { O 10 vector } p_phi674_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2020 \
    name p_phi675_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi675_out \
    op interface \
    ports { p_phi675_out { O 10 vector } p_phi675_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2021 \
    name p_phi676_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi676_out \
    op interface \
    ports { p_phi676_out { O 10 vector } p_phi676_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2022 \
    name p_phi677_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi677_out \
    op interface \
    ports { p_phi677_out { O 10 vector } p_phi677_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2023 \
    name p_phi678_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi678_out \
    op interface \
    ports { p_phi678_out { O 10 vector } p_phi678_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2024 \
    name p_phi679_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi679_out \
    op interface \
    ports { p_phi679_out { O 10 vector } p_phi679_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2025 \
    name p_phi680_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi680_out \
    op interface \
    ports { p_phi680_out { O 10 vector } p_phi680_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2026 \
    name p_phi681_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi681_out \
    op interface \
    ports { p_phi681_out { O 10 vector } p_phi681_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2027 \
    name p_phi682_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi682_out \
    op interface \
    ports { p_phi682_out { O 10 vector } p_phi682_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2028 \
    name p_phi683_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi683_out \
    op interface \
    ports { p_phi683_out { O 10 vector } p_phi683_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2029 \
    name p_phi684_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi684_out \
    op interface \
    ports { p_phi684_out { O 10 vector } p_phi684_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2030 \
    name p_phi685_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi685_out \
    op interface \
    ports { p_phi685_out { O 10 vector } p_phi685_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2031 \
    name p_phi686_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi686_out \
    op interface \
    ports { p_phi686_out { O 10 vector } p_phi686_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2032 \
    name p_phi687_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi687_out \
    op interface \
    ports { p_phi687_out { O 10 vector } p_phi687_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2033 \
    name p_phi688_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi688_out \
    op interface \
    ports { p_phi688_out { O 10 vector } p_phi688_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2034 \
    name p_phi689_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi689_out \
    op interface \
    ports { p_phi689_out { O 10 vector } p_phi689_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2035 \
    name p_phi690_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi690_out \
    op interface \
    ports { p_phi690_out { O 10 vector } p_phi690_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2036 \
    name p_phi691_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi691_out \
    op interface \
    ports { p_phi691_out { O 10 vector } p_phi691_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2037 \
    name p_phi692_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi692_out \
    op interface \
    ports { p_phi692_out { O 10 vector } p_phi692_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2038 \
    name p_phi693_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi693_out \
    op interface \
    ports { p_phi693_out { O 10 vector } p_phi693_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2039 \
    name p_phi694_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi694_out \
    op interface \
    ports { p_phi694_out { O 10 vector } p_phi694_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2040 \
    name p_phi695_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi695_out \
    op interface \
    ports { p_phi695_out { O 10 vector } p_phi695_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName seq_align_multiple_flow_control_loop_pipe_sequential_init_U
set CompName seq_align_multiple_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix seq_align_multiple_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


