Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 38aa7831dcdf4bd38dce14425684937d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend_valid
Compiling module xil_defaultlib.delay_N(N=6,WIDTH=1)
Compiling module xil_defaultlib.des_cnt(WIDTH=4)
Compiling module xil_defaultlib.delay_N(N=5,WIDTH=4)
Compiling module xil_defaultlib.des_cnt(WIDTH=9)
Compiling module xil_defaultlib.delay_N(N=5,WIDTH=9)
Compiling module xil_defaultlib.des_cnt(WIDTH=5)
Compiling module xil_defaultlib.delay_N(N=5,WIDTH=5)
Compiling module xil_defaultlib.des_cnt
Compiling module xil_defaultlib.delay_N(N=5,WIDTH=8)
Compiling module xil_defaultlib.frame_sync
Compiling module xil_defaultlib.frame_sync_0
Compiling module xil_defaultlib.extend_valid_new(number_cycles=3...
Compiling module xil_defaultlib.rasing_edge
Compiling module xil_defaultlib.delay_N(N=403,WIDTH=1)
Compiling module xil_defaultlib.extend_valid_new(number_cycles=1...
Compiling module xil_defaultlib.demapping
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
