{"vcs1":{"timestamp_begin":1700137973.041160264, "rt":8.70, "ut":7.70, "st":0.61}}
{"vcselab":{"timestamp_begin":1700137981.822457109, "rt":1.37, "ut":0.42, "st":0.17}}
{"link":{"timestamp_begin":1700137983.277169894, "rt":0.38, "ut":0.14, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700137972.300547440}
{"VCS_COMP_START_TIME": 1700137972.300547440}
{"VCS_COMP_END_TIME": 1700137991.746005671}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369532}}
{"stitch_vcselab": {"peak_mem": 239992}}
