
STM_Licenta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085e0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08008780  08008780  00009780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008810  08008810  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008810  08008810  00009810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008818  08008818  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008818  08008818  00009818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800881c  0800881c  0000981c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08008820  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f1c  20000060  08008880  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f7c  08008880  0000af7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e22b  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bcc  00000000  00000000  000282bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017f8  00000000  00000000  0002be88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c4  00000000  00000000  0002d680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000378d  00000000  00000000  0002e944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aba1  00000000  00000000  000320d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4d15  00000000  00000000  0004cc72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00131987  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006850  00000000  00000000  001319cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  0013821c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008768 	.word	0x08008768

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08008768 	.word	0x08008768

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000510:	f000 ff56 	bl	80013c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000514:	f000 f81e 	bl	8000554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000518:	f000 f9ee 	bl	80008f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800051c:	f000 f9bc 	bl	8000898 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000520:	f000 f86a 	bl	80005f8 <MX_TIM1_Init>
  MX_UART4_Init();
 8000524:	f000 f988 	bl	8000838 <MX_UART4_Init>
  MX_TIM2_Init();
 8000528:	f000 f938 	bl	800079c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800052c:	f005 fa7e 	bl	8005a2c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000530:	4a05      	ldr	r2, [pc, #20]	@ (8000548 <main+0x3c>)
 8000532:	2100      	movs	r1, #0
 8000534:	4805      	ldr	r0, [pc, #20]	@ (800054c <main+0x40>)
 8000536:	f005 fac3 	bl	8005ac0 <osThreadNew>
 800053a:	4603      	mov	r3, r0
 800053c:	4a04      	ldr	r2, [pc, #16]	@ (8000550 <main+0x44>)
 800053e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000540:	f005 fa98 	bl	8005a74 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000544:	bf00      	nop
 8000546:	e7fd      	b.n	8000544 <main+0x38>
 8000548:	080087a4 	.word	0x080087a4
 800054c:	08000e15 	.word	0x08000e15
 8000550:	20000364 	.word	0x20000364

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b096      	sub	sp, #88	@ 0x58
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	f107 0314 	add.w	r3, r7, #20
 800055e:	2244      	movs	r2, #68	@ 0x44
 8000560:	2100      	movs	r1, #0
 8000562:	4618      	mov	r0, r3
 8000564:	f008 f810 	bl	8008588 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000568:	463b      	mov	r3, r7
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	605a      	str	r2, [r3, #4]
 8000570:	609a      	str	r2, [r3, #8]
 8000572:	60da      	str	r2, [r3, #12]
 8000574:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000576:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800057a:	f001 fa7d 	bl	8001a78 <HAL_PWREx_ControlVoltageScaling>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000584:	f000 fcc8 	bl	8000f18 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000588:	2302      	movs	r3, #2
 800058a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800058c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000590:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000592:	2340      	movs	r3, #64	@ 0x40
 8000594:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000596:	2302      	movs	r3, #2
 8000598:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800059a:	2302      	movs	r3, #2
 800059c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800059e:	2301      	movs	r3, #1
 80005a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80005a2:	230a      	movs	r3, #10
 80005a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80005a6:	2307      	movs	r3, #7
 80005a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005aa:	2302      	movs	r3, #2
 80005ac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005ae:	2302      	movs	r3, #2
 80005b0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b2:	f107 0314 	add.w	r3, r7, #20
 80005b6:	4618      	mov	r0, r3
 80005b8:	f001 fab4 	bl	8001b24 <HAL_RCC_OscConfig>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80005c2:	f000 fca9 	bl	8000f18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c6:	230f      	movs	r3, #15
 80005c8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ca:	2303      	movs	r3, #3
 80005cc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ce:	2300      	movs	r3, #0
 80005d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d6:	2300      	movs	r3, #0
 80005d8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005da:	463b      	mov	r3, r7
 80005dc:	2104      	movs	r1, #4
 80005de:	4618      	mov	r0, r3
 80005e0:	f001 feb4 	bl	800234c <HAL_RCC_ClockConfig>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005ea:	f000 fc95 	bl	8000f18 <Error_Handler>
  }
}
 80005ee:	bf00      	nop
 80005f0:	3758      	adds	r7, #88	@ 0x58
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
	...

080005f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b09a      	sub	sp, #104	@ 0x68
 80005fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005fe:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]
 800060a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800060c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000618:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]
 8000628:	615a      	str	r2, [r3, #20]
 800062a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	222c      	movs	r2, #44	@ 0x2c
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f007 ffa8 	bl	8008588 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000638:	4b56      	ldr	r3, [pc, #344]	@ (8000794 <MX_TIM1_Init+0x19c>)
 800063a:	4a57      	ldr	r2, [pc, #348]	@ (8000798 <MX_TIM1_Init+0x1a0>)
 800063c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10000-1;
 800063e:	4b55      	ldr	r3, [pc, #340]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000640:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000644:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000646:	4b53      	ldr	r3, [pc, #332]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800064c:	4b51      	ldr	r3, [pc, #324]	@ (8000794 <MX_TIM1_Init+0x19c>)
 800064e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000652:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000654:	4b4f      	ldr	r3, [pc, #316]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000656:	2200      	movs	r2, #0
 8000658:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800065a:	4b4e      	ldr	r3, [pc, #312]	@ (8000794 <MX_TIM1_Init+0x19c>)
 800065c:	2200      	movs	r2, #0
 800065e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000660:	4b4c      	ldr	r3, [pc, #304]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000662:	2280      	movs	r2, #128	@ 0x80
 8000664:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000666:	484b      	ldr	r0, [pc, #300]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000668:	f002 fc24 	bl	8002eb4 <HAL_TIM_Base_Init>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000672:	f000 fc51 	bl	8000f18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000676:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800067a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800067c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000680:	4619      	mov	r1, r3
 8000682:	4844      	ldr	r0, [pc, #272]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000684:	f002 ff82 	bl	800358c <HAL_TIM_ConfigClockSource>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 800068e:	f000 fc43 	bl	8000f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000692:	4840      	ldr	r0, [pc, #256]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000694:	f002 fcce 	bl	8003034 <HAL_TIM_PWM_Init>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 800069e:	f000 fc3b 	bl	8000f18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006a2:	2300      	movs	r3, #0
 80006a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80006a6:	2300      	movs	r3, #0
 80006a8:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006aa:	2300      	movs	r3, #0
 80006ac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80006ae:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80006b2:	4619      	mov	r1, r3
 80006b4:	4837      	ldr	r0, [pc, #220]	@ (8000794 <MX_TIM1_Init+0x19c>)
 80006b6:	f003 fca3 	bl	8004000 <HAL_TIMEx_MasterConfigSynchronization>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80006c0:	f000 fc2a 	bl	8000f18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006c4:	2360      	movs	r3, #96	@ 0x60
 80006c6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006cc:	2300      	movs	r3, #0
 80006ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80006d0:	2300      	movs	r3, #0
 80006d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006d4:	2300      	movs	r3, #0
 80006d6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80006d8:	2300      	movs	r3, #0
 80006da:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80006dc:	2300      	movs	r3, #0
 80006de:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006e0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80006e4:	2200      	movs	r2, #0
 80006e6:	4619      	mov	r1, r3
 80006e8:	482a      	ldr	r0, [pc, #168]	@ (8000794 <MX_TIM1_Init+0x19c>)
 80006ea:	f002 fe3b 	bl	8003364 <HAL_TIM_PWM_ConfigChannel>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80006f4:	f000 fc10 	bl	8000f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80006f8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80006fc:	2204      	movs	r2, #4
 80006fe:	4619      	mov	r1, r3
 8000700:	4824      	ldr	r0, [pc, #144]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000702:	f002 fe2f 	bl	8003364 <HAL_TIM_PWM_ConfigChannel>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 800070c:	f000 fc04 	bl	8000f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000710:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000714:	2208      	movs	r2, #8
 8000716:	4619      	mov	r1, r3
 8000718:	481e      	ldr	r0, [pc, #120]	@ (8000794 <MX_TIM1_Init+0x19c>)
 800071a:	f002 fe23 	bl	8003364 <HAL_TIM_PWM_ConfigChannel>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8000724:	f000 fbf8 	bl	8000f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000728:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800072c:	220c      	movs	r2, #12
 800072e:	4619      	mov	r1, r3
 8000730:	4818      	ldr	r0, [pc, #96]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000732:	f002 fe17 	bl	8003364 <HAL_TIM_PWM_ConfigChannel>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 800073c:	f000 fbec 	bl	8000f18 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000740:	2300      	movs	r3, #0
 8000742:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000744:	2300      	movs	r3, #0
 8000746:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000748:	2300      	movs	r3, #0
 800074a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800074c:	2300      	movs	r3, #0
 800074e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000754:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000758:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800075e:	2300      	movs	r3, #0
 8000760:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000762:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000766:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000768:	2300      	movs	r3, #0
 800076a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800076c:	2300      	movs	r3, #0
 800076e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	4619      	mov	r1, r3
 8000774:	4807      	ldr	r0, [pc, #28]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000776:	f003 fcb1 	bl	80040dc <HAL_TIMEx_ConfigBreakDeadTime>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_TIM1_Init+0x18c>
  {
    Error_Handler();
 8000780:	f000 fbca 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000784:	4803      	ldr	r0, [pc, #12]	@ (8000794 <MX_TIM1_Init+0x19c>)
 8000786:	f000 fc2d 	bl	8000fe4 <HAL_TIM_MspPostInit>

}
 800078a:	bf00      	nop
 800078c:	3768      	adds	r7, #104	@ 0x68
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	2000007c 	.word	0x2000007c
 8000798:	40012c00 	.word	0x40012c00

0800079c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b088      	sub	sp, #32
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007a2:	f107 0310 	add.w	r3, r7, #16
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b0:	1d3b      	adds	r3, r7, #4
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000834 <MX_TIM2_Init+0x98>)
 80007bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 80007c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000834 <MX_TIM2_Init+0x98>)
 80007c4:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80007c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <MX_TIM2_Init+0x98>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80007d0:	4b18      	ldr	r3, [pc, #96]	@ (8000834 <MX_TIM2_Init+0x98>)
 80007d2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80007d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d8:	4b16      	ldr	r3, [pc, #88]	@ (8000834 <MX_TIM2_Init+0x98>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007de:	4b15      	ldr	r3, [pc, #84]	@ (8000834 <MX_TIM2_Init+0x98>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007e4:	4813      	ldr	r0, [pc, #76]	@ (8000834 <MX_TIM2_Init+0x98>)
 80007e6:	f002 fb65 	bl	8002eb4 <HAL_TIM_Base_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80007f0:	f000 fb92 	bl	8000f18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007fa:	f107 0310 	add.w	r3, r7, #16
 80007fe:	4619      	mov	r1, r3
 8000800:	480c      	ldr	r0, [pc, #48]	@ (8000834 <MX_TIM2_Init+0x98>)
 8000802:	f002 fec3 	bl	800358c <HAL_TIM_ConfigClockSource>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800080c:	f000 fb84 	bl	8000f18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000810:	2300      	movs	r3, #0
 8000812:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000814:	2300      	movs	r3, #0
 8000816:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000818:	1d3b      	adds	r3, r7, #4
 800081a:	4619      	mov	r1, r3
 800081c:	4805      	ldr	r0, [pc, #20]	@ (8000834 <MX_TIM2_Init+0x98>)
 800081e:	f003 fbef 	bl	8004000 <HAL_TIMEx_MasterConfigSynchronization>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000828:	f000 fb76 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800082c:	bf00      	nop
 800082e:	3720      	adds	r7, #32
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	20000138 	.word	0x20000138

08000838 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800083c:	4b14      	ldr	r3, [pc, #80]	@ (8000890 <MX_UART4_Init+0x58>)
 800083e:	4a15      	ldr	r2, [pc, #84]	@ (8000894 <MX_UART4_Init+0x5c>)
 8000840:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000842:	4b13      	ldr	r3, [pc, #76]	@ (8000890 <MX_UART4_Init+0x58>)
 8000844:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000848:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800084a:	4b11      	ldr	r3, [pc, #68]	@ (8000890 <MX_UART4_Init+0x58>)
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000850:	4b0f      	ldr	r3, [pc, #60]	@ (8000890 <MX_UART4_Init+0x58>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000856:	4b0e      	ldr	r3, [pc, #56]	@ (8000890 <MX_UART4_Init+0x58>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800085c:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <MX_UART4_Init+0x58>)
 800085e:	220c      	movs	r2, #12
 8000860:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000862:	4b0b      	ldr	r3, [pc, #44]	@ (8000890 <MX_UART4_Init+0x58>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000868:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <MX_UART4_Init+0x58>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086e:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <MX_UART4_Init+0x58>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000874:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <MX_UART4_Init+0x58>)
 8000876:	2200      	movs	r2, #0
 8000878:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800087a:	4805      	ldr	r0, [pc, #20]	@ (8000890 <MX_UART4_Init+0x58>)
 800087c:	f003 fcce 	bl	800421c <HAL_UART_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8000886:	f000 fb47 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	200001f4 	.word	0x200001f4
 8000894:	40004c00 	.word	0x40004c00

08000898 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800089c:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 800089e:	4a15      	ldr	r2, [pc, #84]	@ (80008f4 <MX_USART2_UART_Init+0x5c>)
 80008a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008a2:	4b13      	ldr	r3, [pc, #76]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 80008a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008aa:	4b11      	ldr	r3, [pc, #68]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008b0:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008b6:	4b0e      	ldr	r3, [pc, #56]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008bc:	4b0c      	ldr	r3, [pc, #48]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 80008be:	220c      	movs	r2, #12
 80008c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008c2:	4b0b      	ldr	r3, [pc, #44]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c8:	4b09      	ldr	r3, [pc, #36]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ce:	4b08      	ldr	r3, [pc, #32]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008d4:	4b06      	ldr	r3, [pc, #24]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008da:	4805      	ldr	r0, [pc, #20]	@ (80008f0 <MX_USART2_UART_Init+0x58>)
 80008dc:	f003 fc9e 	bl	800421c <HAL_UART_Init>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008e6:	f000 fb17 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	200002ac 	.word	0x200002ac
 80008f4:	40004400 	.word	0x40004400

080008f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08a      	sub	sp, #40	@ 0x28
 80008fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fe:	f107 0314 	add.w	r3, r7, #20
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	605a      	str	r2, [r3, #4]
 8000908:	609a      	str	r2, [r3, #8]
 800090a:	60da      	str	r2, [r3, #12]
 800090c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800090e:	4b5a      	ldr	r3, [pc, #360]	@ (8000a78 <MX_GPIO_Init+0x180>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000912:	4a59      	ldr	r2, [pc, #356]	@ (8000a78 <MX_GPIO_Init+0x180>)
 8000914:	f043 0304 	orr.w	r3, r3, #4
 8000918:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800091a:	4b57      	ldr	r3, [pc, #348]	@ (8000a78 <MX_GPIO_Init+0x180>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091e:	f003 0304 	and.w	r3, r3, #4
 8000922:	613b      	str	r3, [r7, #16]
 8000924:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000926:	4b54      	ldr	r3, [pc, #336]	@ (8000a78 <MX_GPIO_Init+0x180>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092a:	4a53      	ldr	r2, [pc, #332]	@ (8000a78 <MX_GPIO_Init+0x180>)
 800092c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000930:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000932:	4b51      	ldr	r3, [pc, #324]	@ (8000a78 <MX_GPIO_Init+0x180>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	4b4e      	ldr	r3, [pc, #312]	@ (8000a78 <MX_GPIO_Init+0x180>)
 8000940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000942:	4a4d      	ldr	r2, [pc, #308]	@ (8000a78 <MX_GPIO_Init+0x180>)
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800094a:	4b4b      	ldr	r3, [pc, #300]	@ (8000a78 <MX_GPIO_Init+0x180>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000956:	4b48      	ldr	r3, [pc, #288]	@ (8000a78 <MX_GPIO_Init+0x180>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095a:	4a47      	ldr	r2, [pc, #284]	@ (8000a78 <MX_GPIO_Init+0x180>)
 800095c:	f043 0302 	orr.w	r3, r3, #2
 8000960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000962:	4b45      	ldr	r3, [pc, #276]	@ (8000a78 <MX_GPIO_Init+0x180>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000966:	f003 0302 	and.w	r3, r3, #2
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M3_IN1_Pin|M3_IN2_Pin|M4_IN3_Pin|M4_IN4_Pin
 800096e:	2200      	movs	r2, #0
 8000970:	f240 31cf 	movw	r1, #975	@ 0x3cf
 8000974:	4841      	ldr	r0, [pc, #260]	@ (8000a7c <MX_GPIO_Init+0x184>)
 8000976:	f001 f841 	bl	80019fc <HAL_GPIO_WritePin>
                          |M2_IN4_Pin|M2_IN3_Pin|M1_IN2_Pin|M1_IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	21b0      	movs	r1, #176	@ 0xb0
 800097e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000982:	f001 f83b 	bl	80019fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000986:	2200      	movs	r2, #0
 8000988:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800098c:	483c      	ldr	r0, [pc, #240]	@ (8000a80 <MX_GPIO_Init+0x188>)
 800098e:	f001 f835 	bl	80019fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000992:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000998:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800099c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	4619      	mov	r1, r3
 80009a8:	4834      	ldr	r0, [pc, #208]	@ (8000a7c <MX_GPIO_Init+0x184>)
 80009aa:	f000 fead 	bl	8001708 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN1_Pin M3_IN2_Pin M4_IN3_Pin M4_IN4_Pin
                           M2_IN4_Pin M2_IN3_Pin M1_IN2_Pin M1_IN1_Pin */
  GPIO_InitStruct.Pin = M3_IN1_Pin|M3_IN2_Pin|M4_IN3_Pin|M4_IN4_Pin
 80009ae:	f240 33cf 	movw	r3, #975	@ 0x3cf
 80009b2:	617b      	str	r3, [r7, #20]
                          |M2_IN4_Pin|M2_IN3_Pin|M1_IN2_Pin|M1_IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b4:	2301      	movs	r3, #1
 80009b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009bc:	2300      	movs	r3, #0
 80009be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009c0:	f107 0314 	add.w	r3, r7, #20
 80009c4:	4619      	mov	r1, r3
 80009c6:	482d      	ldr	r0, [pc, #180]	@ (8000a7c <MX_GPIO_Init+0x184>)
 80009c8:	f000 fe9e 	bl	8001708 <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 80009cc:	23b0      	movs	r3, #176	@ 0xb0
 80009ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d0:	2301      	movs	r3, #1
 80009d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d8:	2300      	movs	r3, #0
 80009da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	4619      	mov	r1, r3
 80009e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e6:	f000 fe8f 	bl	8001708 <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 80009ea:	2340      	movs	r3, #64	@ 0x40
 80009ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009f2:	2301      	movs	r3, #1
 80009f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	4619      	mov	r1, r3
 80009fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a00:	f000 fe82 	bl	8001708 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_ENC_Pin M2_ENC_Pin M3_ENC_Pin M4_ENC_Pin */
  GPIO_InitStruct.Pin = M1_ENC_Pin|M2_ENC_Pin|M3_ENC_Pin|M4_ENC_Pin;
 8000a04:	f640 4306 	movw	r3, #3078	@ 0xc06
 8000a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a0a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4819      	ldr	r0, [pc, #100]	@ (8000a80 <MX_GPIO_Init+0x188>)
 8000a1c:	f000 fe74 	bl	8001708 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8000a20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	4811      	ldr	r0, [pc, #68]	@ (8000a80 <MX_GPIO_Init+0x188>)
 8000a3a:	f000 fe65 	bl	8001708 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2100      	movs	r1, #0
 8000a42:	2007      	movs	r0, #7
 8000a44:	f000 fdb4 	bl	80015b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000a48:	2007      	movs	r0, #7
 8000a4a:	f000 fdcd 	bl	80015e8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2100      	movs	r1, #0
 8000a52:	2008      	movs	r0, #8
 8000a54:	f000 fdac 	bl	80015b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000a58:	2008      	movs	r0, #8
 8000a5a:	f000 fdc5 	bl	80015e8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2105      	movs	r1, #5
 8000a62:	2028      	movs	r0, #40	@ 0x28
 8000a64:	f000 fda4 	bl	80015b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a68:	2028      	movs	r0, #40	@ 0x28
 8000a6a:	f000 fdbd 	bl	80015e8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a6e:	bf00      	nop
 8000a70:	3728      	adds	r7, #40	@ 0x28
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	48000800 	.word	0x48000800
 8000a80:	48000400 	.word	0x48000400

08000a84 <InitializeMotorAtts>:

/* USER CODE BEGIN 4 */

void InitializeMotorAtts()
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
	M1.MOTOR_PIN1 = M1_IN1_Pin;
 8000a88:	4b38      	ldr	r3, [pc, #224]	@ (8000b6c <InitializeMotorAtts+0xe8>)
 8000a8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a8e:	801a      	strh	r2, [r3, #0]
	M1.MOTOR_PIN2 = M1_IN2_Pin;
 8000a90:	4b36      	ldr	r3, [pc, #216]	@ (8000b6c <InitializeMotorAtts+0xe8>)
 8000a92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a96:	805a      	strh	r2, [r3, #2]
	M1.MOTOR_PIN_PORT = M1_IN1_GPIO_Port;
 8000a98:	4b34      	ldr	r3, [pc, #208]	@ (8000b6c <InitializeMotorAtts+0xe8>)
 8000a9a:	4a35      	ldr	r2, [pc, #212]	@ (8000b70 <InitializeMotorAtts+0xec>)
 8000a9c:	605a      	str	r2, [r3, #4]
	M1.MOTOR_PIN_ENC = M1_ENC_Pin;
 8000a9e:	4b33      	ldr	r3, [pc, #204]	@ (8000b6c <InitializeMotorAtts+0xe8>)
 8000aa0:	2202      	movs	r2, #2
 8000aa2:	811a      	strh	r2, [r3, #8]
	M1.MOTOR_PIN_ENC_PORT = M1_ENC_GPIO_Port;
 8000aa4:	4b31      	ldr	r3, [pc, #196]	@ (8000b6c <InitializeMotorAtts+0xe8>)
 8000aa6:	4a33      	ldr	r2, [pc, #204]	@ (8000b74 <InitializeMotorAtts+0xf0>)
 8000aa8:	60da      	str	r2, [r3, #12]
	M1.MOTOR_PIN_PWM = M1_PWM_GEN_Pin;
 8000aaa:	4b30      	ldr	r3, [pc, #192]	@ (8000b6c <InitializeMotorAtts+0xe8>)
 8000aac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ab0:	821a      	strh	r2, [r3, #16]
	M1.MOTOR_PIN_PWM_PORT = M1_PWM_GEN_GPIO_Port;
 8000ab2:	4b2e      	ldr	r3, [pc, #184]	@ (8000b6c <InitializeMotorAtts+0xe8>)
 8000ab4:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ab8:	615a      	str	r2, [r3, #20]
	M1.MOTOR_ROTATIONS = 0;
 8000aba:	4b2c      	ldr	r3, [pc, #176]	@ (8000b6c <InitializeMotorAtts+0xe8>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	619a      	str	r2, [r3, #24]

	M2.MOTOR_PIN1 = M2_IN3_Pin;
 8000ac0:	4b2d      	ldr	r3, [pc, #180]	@ (8000b78 <InitializeMotorAtts+0xf4>)
 8000ac2:	2280      	movs	r2, #128	@ 0x80
 8000ac4:	801a      	strh	r2, [r3, #0]
	M2.MOTOR_PIN2 = M2_IN4_Pin;
 8000ac6:	4b2c      	ldr	r3, [pc, #176]	@ (8000b78 <InitializeMotorAtts+0xf4>)
 8000ac8:	2240      	movs	r2, #64	@ 0x40
 8000aca:	805a      	strh	r2, [r3, #2]
	M2.MOTOR_PIN_PORT = M2_IN3_GPIO_Port;
 8000acc:	4b2a      	ldr	r3, [pc, #168]	@ (8000b78 <InitializeMotorAtts+0xf4>)
 8000ace:	4a28      	ldr	r2, [pc, #160]	@ (8000b70 <InitializeMotorAtts+0xec>)
 8000ad0:	605a      	str	r2, [r3, #4]
	M2.MOTOR_PIN_ENC = M2_ENC_Pin;
 8000ad2:	4b29      	ldr	r3, [pc, #164]	@ (8000b78 <InitializeMotorAtts+0xf4>)
 8000ad4:	2204      	movs	r2, #4
 8000ad6:	811a      	strh	r2, [r3, #8]
	M2.MOTOR_PIN_ENC_PORT = M2_ENC_GPIO_Port;
 8000ad8:	4b27      	ldr	r3, [pc, #156]	@ (8000b78 <InitializeMotorAtts+0xf4>)
 8000ada:	4a26      	ldr	r2, [pc, #152]	@ (8000b74 <InitializeMotorAtts+0xf0>)
 8000adc:	60da      	str	r2, [r3, #12]
	M2.MOTOR_PIN_PWM = M2_PWM_GEN_Pin;
 8000ade:	4b26      	ldr	r3, [pc, #152]	@ (8000b78 <InitializeMotorAtts+0xf4>)
 8000ae0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ae4:	821a      	strh	r2, [r3, #16]
	M2.MOTOR_PIN_PWM_PORT = M2_PWM_GEN_GPIO_Port;
 8000ae6:	4b24      	ldr	r3, [pc, #144]	@ (8000b78 <InitializeMotorAtts+0xf4>)
 8000ae8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000aec:	615a      	str	r2, [r3, #20]
	M2.MOTOR_ROTATIONS = 0;
 8000aee:	4b22      	ldr	r3, [pc, #136]	@ (8000b78 <InitializeMotorAtts+0xf4>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]

	M3.MOTOR_PIN1 = M3_IN1_Pin;
 8000af4:	4b21      	ldr	r3, [pc, #132]	@ (8000b7c <InitializeMotorAtts+0xf8>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	801a      	strh	r2, [r3, #0]
	M3.MOTOR_PIN2 = M3_IN2_Pin;
 8000afa:	4b20      	ldr	r3, [pc, #128]	@ (8000b7c <InitializeMotorAtts+0xf8>)
 8000afc:	2202      	movs	r2, #2
 8000afe:	805a      	strh	r2, [r3, #2]
	M3.MOTOR_PIN_PORT = M3_IN1_GPIO_Port;
 8000b00:	4b1e      	ldr	r3, [pc, #120]	@ (8000b7c <InitializeMotorAtts+0xf8>)
 8000b02:	4a1b      	ldr	r2, [pc, #108]	@ (8000b70 <InitializeMotorAtts+0xec>)
 8000b04:	605a      	str	r2, [r3, #4]
	M3.MOTOR_PIN_ENC = M3_ENC_Pin;
 8000b06:	4b1d      	ldr	r3, [pc, #116]	@ (8000b7c <InitializeMotorAtts+0xf8>)
 8000b08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b0c:	811a      	strh	r2, [r3, #8]
	M3.MOTOR_PIN_ENC_PORT = M3_ENC_GPIO_Port;
 8000b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000b7c <InitializeMotorAtts+0xf8>)
 8000b10:	4a18      	ldr	r2, [pc, #96]	@ (8000b74 <InitializeMotorAtts+0xf0>)
 8000b12:	60da      	str	r2, [r3, #12]
	M3.MOTOR_PIN_PWM = M3_PWM_GEN_Pin;
 8000b14:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <InitializeMotorAtts+0xf8>)
 8000b16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b1a:	821a      	strh	r2, [r3, #16]
	M3.MOTOR_PIN_PWM_PORT = M3_PWM_GEN_GPIO_Port;
 8000b1c:	4b17      	ldr	r3, [pc, #92]	@ (8000b7c <InitializeMotorAtts+0xf8>)
 8000b1e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b22:	615a      	str	r2, [r3, #20]
	M3.MOTOR_ROTATIONS = 0;
 8000b24:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <InitializeMotorAtts+0xf8>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	619a      	str	r2, [r3, #24]

	M4.MOTOR_PIN1 = M4_IN3_Pin;
 8000b2a:	4b15      	ldr	r3, [pc, #84]	@ (8000b80 <InitializeMotorAtts+0xfc>)
 8000b2c:	2204      	movs	r2, #4
 8000b2e:	801a      	strh	r2, [r3, #0]
	M4.MOTOR_PIN2 = M4_IN4_Pin;
 8000b30:	4b13      	ldr	r3, [pc, #76]	@ (8000b80 <InitializeMotorAtts+0xfc>)
 8000b32:	2208      	movs	r2, #8
 8000b34:	805a      	strh	r2, [r3, #2]
	M4.MOTOR_PIN_PORT = M4_IN3_GPIO_Port;
 8000b36:	4b12      	ldr	r3, [pc, #72]	@ (8000b80 <InitializeMotorAtts+0xfc>)
 8000b38:	4a0d      	ldr	r2, [pc, #52]	@ (8000b70 <InitializeMotorAtts+0xec>)
 8000b3a:	605a      	str	r2, [r3, #4]
	M4.MOTOR_PIN_ENC = M4_ENC_Pin;
 8000b3c:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <InitializeMotorAtts+0xfc>)
 8000b3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b42:	811a      	strh	r2, [r3, #8]
	M4.MOTOR_PIN_ENC_PORT = M4_ENC_GPIO_Port;
 8000b44:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <InitializeMotorAtts+0xfc>)
 8000b46:	4a0b      	ldr	r2, [pc, #44]	@ (8000b74 <InitializeMotorAtts+0xf0>)
 8000b48:	60da      	str	r2, [r3, #12]
	M4.MOTOR_PIN_PWM = M4_PWM_GEN_Pin;
 8000b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b80 <InitializeMotorAtts+0xfc>)
 8000b4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b50:	821a      	strh	r2, [r3, #16]
	M4.MOTOR_PIN_PWM_PORT = M4_PWM_GEN_GPIO_Port;
 8000b52:	4b0b      	ldr	r3, [pc, #44]	@ (8000b80 <InitializeMotorAtts+0xfc>)
 8000b54:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b58:	615a      	str	r2, [r3, #20]
	M4.MOTOR_ROTATIONS = 0;
 8000b5a:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <InitializeMotorAtts+0xfc>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
}
 8000b60:	bf00      	nop
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	20000368 	.word	0x20000368
 8000b70:	48000800 	.word	0x48000800
 8000b74:	48000400 	.word	0x48000400
 8000b78:	20000384 	.word	0x20000384
 8000b7c:	200003a0 	.word	0x200003a0
 8000b80:	200003bc 	.word	0x200003bc

08000b84 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a98      	ldr	r2, [pc, #608]	@ (8000df4 <HAL_UART_RxCpltCallback+0x270>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	f040 812a 	bne.w	8000dec <HAL_UART_RxCpltCallback+0x268>
  {
    HAL_UART_Receive_IT(&huart2, &message, 1);
 8000b98:	2201      	movs	r2, #1
 8000b9a:	4997      	ldr	r1, [pc, #604]	@ (8000df8 <HAL_UART_RxCpltCallback+0x274>)
 8000b9c:	4897      	ldr	r0, [pc, #604]	@ (8000dfc <HAL_UART_RxCpltCallback+0x278>)
 8000b9e:	f003 fb9b 	bl	80042d8 <HAL_UART_Receive_IT>

    uint8_t PWM_DC_VAL = 0 | (message && (1 << 1)) | (message && (1 << 2)) | (message && (1 << 3));
 8000ba2:	4b95      	ldr	r3, [pc, #596]	@ (8000df8 <HAL_UART_RxCpltCallback+0x274>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	bf14      	ite	ne
 8000baa:	2301      	movne	r3, #1
 8000bac:	2300      	moveq	r3, #0
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	73fb      	strb	r3, [r7, #15]
    PWM_DC_VAL = PWM_DC_VAL >> 1;
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
 8000bb4:	085b      	lsrs	r3, r3, #1
 8000bb6:	73fb      	strb	r3, [r7, #15]
    switch(PWM_DC_VAL) {
 8000bb8:	7bfb      	ldrb	r3, [r7, #15]
 8000bba:	2b06      	cmp	r3, #6
 8000bbc:	d829      	bhi.n	8000c12 <HAL_UART_RxCpltCallback+0x8e>
 8000bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8000bc4 <HAL_UART_RxCpltCallback+0x40>)
 8000bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bc4:	08000be1 	.word	0x08000be1
 8000bc8:	08000c09 	.word	0x08000c09
 8000bcc:	08000bf5 	.word	0x08000bf5
 8000bd0:	08000c13 	.word	0x08000c13
 8000bd4:	08000beb 	.word	0x08000beb
 8000bd8:	08000c13 	.word	0x08000c13
 8000bdc:	08000bff 	.word	0x08000bff
    	case 0: TIM1->CCR1 = (uint16_t) 65535 * 0.2; break;
 8000be0:	4b87      	ldr	r3, [pc, #540]	@ (8000e00 <HAL_UART_RxCpltCallback+0x27c>)
 8000be2:	f243 3233 	movw	r2, #13107	@ 0x3333
 8000be6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000be8:	e014      	b.n	8000c14 <HAL_UART_RxCpltCallback+0x90>
    	case 4: TIM1->CCR1 = (uint16_t) 65535 * 0.4; break;
 8000bea:	4b85      	ldr	r3, [pc, #532]	@ (8000e00 <HAL_UART_RxCpltCallback+0x27c>)
 8000bec:	f246 6266 	movw	r2, #26214	@ 0x6666
 8000bf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bf2:	e00f      	b.n	8000c14 <HAL_UART_RxCpltCallback+0x90>
    	case 2: TIM1->CCR1 = (uint16_t) 65535 * 0.6; break;
 8000bf4:	4b82      	ldr	r3, [pc, #520]	@ (8000e00 <HAL_UART_RxCpltCallback+0x27c>)
 8000bf6:	f649 1299 	movw	r2, #39321	@ 0x9999
 8000bfa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bfc:	e00a      	b.n	8000c14 <HAL_UART_RxCpltCallback+0x90>
    	case 6: TIM1->CCR1 = (uint16_t) 65535 * 0.8; break;
 8000bfe:	4b80      	ldr	r3, [pc, #512]	@ (8000e00 <HAL_UART_RxCpltCallback+0x27c>)
 8000c00:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8000c04:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c06:	e005      	b.n	8000c14 <HAL_UART_RxCpltCallback+0x90>
    	case 1: TIM1->CCR1 = 65535; break;
 8000c08:	4b7d      	ldr	r3, [pc, #500]	@ (8000e00 <HAL_UART_RxCpltCallback+0x27c>)
 8000c0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c0e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c10:	e000      	b.n	8000c14 <HAL_UART_RxCpltCallback+0x90>
    	default: break;
 8000c12:	bf00      	nop
    }

    uint8_t MOVE_FORWARD = !(message && (1 << 0));
 8000c14:	4b78      	ldr	r3, [pc, #480]	@ (8000df8 <HAL_UART_RxCpltCallback+0x274>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	bf0c      	ite	eq
 8000c1c:	2301      	moveq	r3, #1
 8000c1e:	2300      	movne	r3, #0
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	73bb      	strb	r3, [r7, #14]

    if (message && (1 << 4)) {
 8000c24:	4b74      	ldr	r3, [pc, #464]	@ (8000df8 <HAL_UART_RxCpltCallback+0x274>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d024      	beq.n	8000c76 <HAL_UART_RxCpltCallback+0xf2>
    	if (MOVE_FORWARD) {
 8000c2c:	7bbb      	ldrb	r3, [r7, #14]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d010      	beq.n	8000c54 <HAL_UART_RxCpltCallback+0xd0>
    		HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_SET);
 8000c32:	4b74      	ldr	r3, [pc, #464]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	4a73      	ldr	r2, [pc, #460]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c38:	8811      	ldrh	r1, [r2, #0]
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f000 fedd 	bl	80019fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_RESET);
 8000c42:	4b70      	ldr	r3, [pc, #448]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	4a6f      	ldr	r2, [pc, #444]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c48:	8851      	ldrh	r1, [r2, #2]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f000 fed5 	bl	80019fc <HAL_GPIO_WritePin>
 8000c52:	e020      	b.n	8000c96 <HAL_UART_RxCpltCallback+0x112>
    	}
    	else {
    		HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_RESET);
 8000c54:	4b6b      	ldr	r3, [pc, #428]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	4a6a      	ldr	r2, [pc, #424]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c5a:	8811      	ldrh	r1, [r2, #0]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 fecc 	bl	80019fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_SET);
 8000c64:	4b67      	ldr	r3, [pc, #412]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	4a66      	ldr	r2, [pc, #408]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c6a:	8851      	ldrh	r1, [r2, #2]
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f000 fec4 	bl	80019fc <HAL_GPIO_WritePin>
 8000c74:	e00f      	b.n	8000c96 <HAL_UART_RxCpltCallback+0x112>
    	}
    }
    else {
    	HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_RESET);
 8000c76:	4b63      	ldr	r3, [pc, #396]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	4a62      	ldr	r2, [pc, #392]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c7c:	8811      	ldrh	r1, [r2, #0]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	4618      	mov	r0, r3
 8000c82:	f000 febb 	bl	80019fc <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_RESET);
 8000c86:	4b5f      	ldr	r3, [pc, #380]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	4a5e      	ldr	r2, [pc, #376]	@ (8000e04 <HAL_UART_RxCpltCallback+0x280>)
 8000c8c:	8851      	ldrh	r1, [r2, #2]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	4618      	mov	r0, r3
 8000c92:	f000 feb3 	bl	80019fc <HAL_GPIO_WritePin>
    }

    if (message && (1 << 5)) {
 8000c96:	4b58      	ldr	r3, [pc, #352]	@ (8000df8 <HAL_UART_RxCpltCallback+0x274>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d024      	beq.n	8000ce8 <HAL_UART_RxCpltCallback+0x164>
    	if (MOVE_FORWARD) {
 8000c9e:	7bbb      	ldrb	r3, [r7, #14]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d010      	beq.n	8000cc6 <HAL_UART_RxCpltCallback+0x142>
    		HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_SET);
 8000ca4:	4b58      	ldr	r3, [pc, #352]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	4a57      	ldr	r2, [pc, #348]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000caa:	8811      	ldrh	r1, [r2, #0]
 8000cac:	2201      	movs	r2, #1
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f000 fea4 	bl	80019fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_RESET);
 8000cb4:	4b54      	ldr	r3, [pc, #336]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	4a53      	ldr	r2, [pc, #332]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000cba:	8851      	ldrh	r1, [r2, #2]
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 fe9c 	bl	80019fc <HAL_GPIO_WritePin>
 8000cc4:	e020      	b.n	8000d08 <HAL_UART_RxCpltCallback+0x184>
    	}
    	else {
    		HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_RESET);
 8000cc6:	4b50      	ldr	r3, [pc, #320]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	4a4f      	ldr	r2, [pc, #316]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000ccc:	8811      	ldrh	r1, [r2, #0]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f000 fe93 	bl	80019fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_SET);
 8000cd6:	4b4c      	ldr	r3, [pc, #304]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	4a4b      	ldr	r2, [pc, #300]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000cdc:	8851      	ldrh	r1, [r2, #2]
 8000cde:	2201      	movs	r2, #1
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f000 fe8b 	bl	80019fc <HAL_GPIO_WritePin>
 8000ce6:	e00f      	b.n	8000d08 <HAL_UART_RxCpltCallback+0x184>
    	}
    }
    else {
    	HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_RESET);
 8000ce8:	4b47      	ldr	r3, [pc, #284]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	4a46      	ldr	r2, [pc, #280]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000cee:	8811      	ldrh	r1, [r2, #0]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f000 fe82 	bl	80019fc <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_RESET);
 8000cf8:	4b43      	ldr	r3, [pc, #268]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	4a42      	ldr	r2, [pc, #264]	@ (8000e08 <HAL_UART_RxCpltCallback+0x284>)
 8000cfe:	8851      	ldrh	r1, [r2, #2]
 8000d00:	2200      	movs	r2, #0
 8000d02:	4618      	mov	r0, r3
 8000d04:	f000 fe7a 	bl	80019fc <HAL_GPIO_WritePin>
    }

    if (message && (1 << 6)) {
 8000d08:	4b3b      	ldr	r3, [pc, #236]	@ (8000df8 <HAL_UART_RxCpltCallback+0x274>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d024      	beq.n	8000d5a <HAL_UART_RxCpltCallback+0x1d6>
    	if (MOVE_FORWARD) {
 8000d10:	7bbb      	ldrb	r3, [r7, #14]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d010      	beq.n	8000d38 <HAL_UART_RxCpltCallback+0x1b4>
    		HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_SET);
 8000d16:	4b3d      	ldr	r3, [pc, #244]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	4a3c      	ldr	r2, [pc, #240]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d1c:	8811      	ldrh	r1, [r2, #0]
 8000d1e:	2201      	movs	r2, #1
 8000d20:	4618      	mov	r0, r3
 8000d22:	f000 fe6b 	bl	80019fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_RESET);
 8000d26:	4b39      	ldr	r3, [pc, #228]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	4a38      	ldr	r2, [pc, #224]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d2c:	8851      	ldrh	r1, [r2, #2]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f000 fe63 	bl	80019fc <HAL_GPIO_WritePin>
 8000d36:	e020      	b.n	8000d7a <HAL_UART_RxCpltCallback+0x1f6>
    	}
    	else {
    		HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_RESET);
 8000d38:	4b34      	ldr	r3, [pc, #208]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	4a33      	ldr	r2, [pc, #204]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d3e:	8811      	ldrh	r1, [r2, #0]
 8000d40:	2200      	movs	r2, #0
 8000d42:	4618      	mov	r0, r3
 8000d44:	f000 fe5a 	bl	80019fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_SET);
 8000d48:	4b30      	ldr	r3, [pc, #192]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	4a2f      	ldr	r2, [pc, #188]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d4e:	8851      	ldrh	r1, [r2, #2]
 8000d50:	2201      	movs	r2, #1
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 fe52 	bl	80019fc <HAL_GPIO_WritePin>
 8000d58:	e00f      	b.n	8000d7a <HAL_UART_RxCpltCallback+0x1f6>
    	}
    }
    else {
    	HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_RESET);
 8000d5a:	4b2c      	ldr	r3, [pc, #176]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	4a2b      	ldr	r2, [pc, #172]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d60:	8811      	ldrh	r1, [r2, #0]
 8000d62:	2200      	movs	r2, #0
 8000d64:	4618      	mov	r0, r3
 8000d66:	f000 fe49 	bl	80019fc <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_RESET);
 8000d6a:	4b28      	ldr	r3, [pc, #160]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	4a27      	ldr	r2, [pc, #156]	@ (8000e0c <HAL_UART_RxCpltCallback+0x288>)
 8000d70:	8851      	ldrh	r1, [r2, #2]
 8000d72:	2200      	movs	r2, #0
 8000d74:	4618      	mov	r0, r3
 8000d76:	f000 fe41 	bl	80019fc <HAL_GPIO_WritePin>
    }

    if (message && (1 << 7)) {
 8000d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000df8 <HAL_UART_RxCpltCallback+0x274>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d024      	beq.n	8000dcc <HAL_UART_RxCpltCallback+0x248>
    	if (MOVE_FORWARD) {
 8000d82:	7bbb      	ldrb	r3, [r7, #14]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d010      	beq.n	8000daa <HAL_UART_RxCpltCallback+0x226>
    		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_SET);
 8000d88:	4b21      	ldr	r3, [pc, #132]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	4a20      	ldr	r2, [pc, #128]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000d8e:	8811      	ldrh	r1, [r2, #0]
 8000d90:	2201      	movs	r2, #1
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 fe32 	bl	80019fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
 8000d98:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	4a1c      	ldr	r2, [pc, #112]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000d9e:	8851      	ldrh	r1, [r2, #2]
 8000da0:	2200      	movs	r2, #0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f000 fe2a 	bl	80019fc <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
    	HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
    }

  }
}
 8000da8:	e020      	b.n	8000dec <HAL_UART_RxCpltCallback+0x268>
    		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
 8000daa:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	4a18      	ldr	r2, [pc, #96]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000db0:	8811      	ldrh	r1, [r2, #0]
 8000db2:	2200      	movs	r2, #0
 8000db4:	4618      	mov	r0, r3
 8000db6:	f000 fe21 	bl	80019fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_SET);
 8000dba:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	4a14      	ldr	r2, [pc, #80]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000dc0:	8851      	ldrh	r1, [r2, #2]
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f000 fe19 	bl	80019fc <HAL_GPIO_WritePin>
}
 8000dca:	e00f      	b.n	8000dec <HAL_UART_RxCpltCallback+0x268>
    	HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
 8000dcc:	4b10      	ldr	r3, [pc, #64]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	4a0f      	ldr	r2, [pc, #60]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000dd2:	8811      	ldrh	r1, [r2, #0]
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 fe10 	bl	80019fc <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
 8000ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	4a0b      	ldr	r2, [pc, #44]	@ (8000e10 <HAL_UART_RxCpltCallback+0x28c>)
 8000de2:	8851      	ldrh	r1, [r2, #2]
 8000de4:	2200      	movs	r2, #0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 fe08 	bl	80019fc <HAL_GPIO_WritePin>
}
 8000dec:	bf00      	nop
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40004400 	.word	0x40004400
 8000df8:	200003d8 	.word	0x200003d8
 8000dfc:	200002ac 	.word	0x200002ac
 8000e00:	40012c00 	.word	0x40012c00
 8000e04:	20000368 	.word	0x20000368
 8000e08:	20000384 	.word	0x20000384
 8000e0c:	200003a0 	.word	0x200003a0
 8000e10:	200003bc 	.word	0x200003bc

08000e14 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	InitializeMotorAtts();
 8000e1c:	f7ff fe32 	bl	8000a84 <InitializeMotorAtts>

  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000e20:	2001      	movs	r0, #1
 8000e22:	f004 fedf 	bl	8005be4 <osDelay>
 8000e26:	e7fb      	b.n	8000e20 <StartDefaultTask+0xc>

08000e28 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a13      	ldr	r2, [pc, #76]	@ (8000e84 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d102      	bne.n	8000e40 <HAL_TIM_PeriodElapsedCallback+0x18>
  {
    HAL_IncTick();
 8000e3a:	f000 fae1 	bl	8001400 <HAL_IncTick>

  		  timer_counter = 0;
  	  }
    }
  /* USER CODE END Callback 1 */
}
 8000e3e:	e01d      	b.n	8000e7c <HAL_TIM_PeriodElapsedCallback+0x54>
  else if (htim->Instance == TIM2) {
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e48:	d118      	bne.n	8000e7c <HAL_TIM_PeriodElapsedCallback+0x54>
  	  timer_counter++;
 8000e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000e54:	701a      	strb	r2, [r3, #0]
  	  if (timer_counter == 60) {
 8000e56:	4b0c      	ldr	r3, [pc, #48]	@ (8000e88 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	2b3c      	cmp	r3, #60	@ 0x3c
 8000e5c:	d10e      	bne.n	8000e7c <HAL_TIM_PeriodElapsedCallback+0x54>
  		  M1.MOTOR_ROTATIONS = 0;
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e8c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	619a      	str	r2, [r3, #24]
  		  M2.MOTOR_ROTATIONS = 0;
 8000e64:	4b0a      	ldr	r3, [pc, #40]	@ (8000e90 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	619a      	str	r2, [r3, #24]
  		  M3.MOTOR_ROTATIONS = 0;
 8000e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e94 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	619a      	str	r2, [r3, #24]
  		  M4.MOTOR_ROTATIONS = 0;
 8000e70:	4b09      	ldr	r3, [pc, #36]	@ (8000e98 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	619a      	str	r2, [r3, #24]
  		  timer_counter = 0;
 8000e76:	4b04      	ldr	r3, [pc, #16]	@ (8000e88 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	701a      	strb	r2, [r3, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40001000 	.word	0x40001000
 8000e88:	200003d9 	.word	0x200003d9
 8000e8c:	20000368 	.word	0x20000368
 8000e90:	20000384 	.word	0x20000384
 8000e94:	200003a0 	.word	0x200003a0
 8000e98:	200003bc 	.word	0x200003bc

08000e9c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == M1.MOTOR_PIN_ENC) M1.MOTOR_ROTATIONS ++;
 8000ea6:	4b18      	ldr	r3, [pc, #96]	@ (8000f08 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000ea8:	891b      	ldrh	r3, [r3, #8]
 8000eaa:	88fa      	ldrh	r2, [r7, #6]
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d105      	bne.n	8000ebc <HAL_GPIO_EXTI_Callback+0x20>
 8000eb0:	4b15      	ldr	r3, [pc, #84]	@ (8000f08 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	4a14      	ldr	r2, [pc, #80]	@ (8000f08 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000eb8:	6193      	str	r3, [r2, #24]
	else if(GPIO_Pin == M2.MOTOR_PIN_ENC) M2.MOTOR_ROTATIONS ++;
	else if(GPIO_Pin == M3.MOTOR_PIN_ENC) M3.MOTOR_ROTATIONS ++;
	else if(GPIO_Pin == M4.MOTOR_PIN_ENC) M4.MOTOR_ROTATIONS ++;
}
 8000eba:	e01f      	b.n	8000efc <HAL_GPIO_EXTI_Callback+0x60>
	else if(GPIO_Pin == M2.MOTOR_PIN_ENC) M2.MOTOR_ROTATIONS ++;
 8000ebc:	4b13      	ldr	r3, [pc, #76]	@ (8000f0c <HAL_GPIO_EXTI_Callback+0x70>)
 8000ebe:	891b      	ldrh	r3, [r3, #8]
 8000ec0:	88fa      	ldrh	r2, [r7, #6]
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d105      	bne.n	8000ed2 <HAL_GPIO_EXTI_Callback+0x36>
 8000ec6:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <HAL_GPIO_EXTI_Callback+0x70>)
 8000ec8:	699b      	ldr	r3, [r3, #24]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	4a0f      	ldr	r2, [pc, #60]	@ (8000f0c <HAL_GPIO_EXTI_Callback+0x70>)
 8000ece:	6193      	str	r3, [r2, #24]
}
 8000ed0:	e014      	b.n	8000efc <HAL_GPIO_EXTI_Callback+0x60>
	else if(GPIO_Pin == M3.MOTOR_PIN_ENC) M3.MOTOR_ROTATIONS ++;
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <HAL_GPIO_EXTI_Callback+0x74>)
 8000ed4:	891b      	ldrh	r3, [r3, #8]
 8000ed6:	88fa      	ldrh	r2, [r7, #6]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d105      	bne.n	8000ee8 <HAL_GPIO_EXTI_Callback+0x4c>
 8000edc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f10 <HAL_GPIO_EXTI_Callback+0x74>)
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	4a0b      	ldr	r2, [pc, #44]	@ (8000f10 <HAL_GPIO_EXTI_Callback+0x74>)
 8000ee4:	6193      	str	r3, [r2, #24]
}
 8000ee6:	e009      	b.n	8000efc <HAL_GPIO_EXTI_Callback+0x60>
	else if(GPIO_Pin == M4.MOTOR_PIN_ENC) M4.MOTOR_ROTATIONS ++;
 8000ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8000f14 <HAL_GPIO_EXTI_Callback+0x78>)
 8000eea:	891b      	ldrh	r3, [r3, #8]
 8000eec:	88fa      	ldrh	r2, [r7, #6]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d104      	bne.n	8000efc <HAL_GPIO_EXTI_Callback+0x60>
 8000ef2:	4b08      	ldr	r3, [pc, #32]	@ (8000f14 <HAL_GPIO_EXTI_Callback+0x78>)
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	4a06      	ldr	r2, [pc, #24]	@ (8000f14 <HAL_GPIO_EXTI_Callback+0x78>)
 8000efa:	6193      	str	r3, [r2, #24]
}
 8000efc:	bf00      	nop
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	20000368 	.word	0x20000368
 8000f0c:	20000384 	.word	0x20000384
 8000f10:	200003a0 	.word	0x200003a0
 8000f14:	200003bc 	.word	0x200003bc

08000f18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f1c:	b672      	cpsid	i
}
 8000f1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <Error_Handler+0x8>

08000f24 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f2a:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <HAL_MspInit+0x4c>)
 8000f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f2e:	4a10      	ldr	r2, [pc, #64]	@ (8000f70 <HAL_MspInit+0x4c>)
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f36:	4b0e      	ldr	r3, [pc, #56]	@ (8000f70 <HAL_MspInit+0x4c>)
 8000f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f42:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <HAL_MspInit+0x4c>)
 8000f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f46:	4a0a      	ldr	r2, [pc, #40]	@ (8000f70 <HAL_MspInit+0x4c>)
 8000f48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f4e:	4b08      	ldr	r3, [pc, #32]	@ (8000f70 <HAL_MspInit+0x4c>)
 8000f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f56:	603b      	str	r3, [r7, #0]
 8000f58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	210f      	movs	r1, #15
 8000f5e:	f06f 0001 	mvn.w	r0, #1
 8000f62:	f000 fb25 	bl	80015b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40021000 	.word	0x40021000

08000f74 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a16      	ldr	r2, [pc, #88]	@ (8000fdc <HAL_TIM_Base_MspInit+0x68>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d10c      	bne.n	8000fa0 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f86:	4b16      	ldr	r3, [pc, #88]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x6c>)
 8000f88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f8a:	4a15      	ldr	r2, [pc, #84]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x6c>)
 8000f8c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f90:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f92:	4b13      	ldr	r3, [pc, #76]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x6c>)
 8000f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f9e:	e018      	b.n	8000fd2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fa8:	d113      	bne.n	8000fd2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000faa:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x6c>)
 8000fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fae:	4a0c      	ldr	r2, [pc, #48]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x6c>)
 8000fb0:	f043 0301 	orr.w	r3, r3, #1
 8000fb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x6c>)
 8000fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fba:	f003 0301 	and.w	r3, r3, #1
 8000fbe:	60bb      	str	r3, [r7, #8]
 8000fc0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2105      	movs	r1, #5
 8000fc6:	201c      	movs	r0, #28
 8000fc8:	f000 faf2 	bl	80015b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000fcc:	201c      	movs	r0, #28
 8000fce:	f000 fb0b 	bl	80015e8 <HAL_NVIC_EnableIRQ>
}
 8000fd2:	bf00      	nop
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40012c00 	.word	0x40012c00
 8000fe0:	40021000 	.word	0x40021000

08000fe4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b088      	sub	sp, #32
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a12      	ldr	r2, [pc, #72]	@ (800104c <HAL_TIM_MspPostInit+0x68>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d11d      	bne.n	8001042 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001006:	4b12      	ldr	r3, [pc, #72]	@ (8001050 <HAL_TIM_MspPostInit+0x6c>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100a:	4a11      	ldr	r2, [pc, #68]	@ (8001050 <HAL_TIM_MspPostInit+0x6c>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001012:	4b0f      	ldr	r3, [pc, #60]	@ (8001050 <HAL_TIM_MspPostInit+0x6c>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = M4_PWM_GEN_Pin|M3_PWM_GEN_Pin|M2_PWM_GEN_Pin|M1_PWM_GEN_Pin;
 800101e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001022:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001024:	2302      	movs	r3, #2
 8001026:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102c:	2300      	movs	r3, #0
 800102e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001030:	2301      	movs	r3, #1
 8001032:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001034:	f107 030c 	add.w	r3, r7, #12
 8001038:	4619      	mov	r1, r3
 800103a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800103e:	f000 fb63 	bl	8001708 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001042:	bf00      	nop
 8001044:	3720      	adds	r7, #32
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40012c00 	.word	0x40012c00
 8001050:	40021000 	.word	0x40021000

08001054 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b0a6      	sub	sp, #152	@ 0x98
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800106c:	f107 031c 	add.w	r3, r7, #28
 8001070:	2268      	movs	r2, #104	@ 0x68
 8001072:	2100      	movs	r1, #0
 8001074:	4618      	mov	r0, r3
 8001076:	f007 fa87 	bl	8008588 <memset>
  if(huart->Instance==UART4)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a46      	ldr	r2, [pc, #280]	@ (8001198 <HAL_UART_MspInit+0x144>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d144      	bne.n	800110e <HAL_UART_MspInit+0xba>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001084:	2308      	movs	r3, #8
 8001086:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001088:	2300      	movs	r3, #0
 800108a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800108c:	f107 031c 	add.w	r3, r7, #28
 8001090:	4618      	mov	r0, r3
 8001092:	f001 fbb1 	bl	80027f8 <HAL_RCCEx_PeriphCLKConfig>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800109c:	f7ff ff3c 	bl	8000f18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80010a0:	4b3e      	ldr	r3, [pc, #248]	@ (800119c <HAL_UART_MspInit+0x148>)
 80010a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a4:	4a3d      	ldr	r2, [pc, #244]	@ (800119c <HAL_UART_MspInit+0x148>)
 80010a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80010aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80010ac:	4b3b      	ldr	r3, [pc, #236]	@ (800119c <HAL_UART_MspInit+0x148>)
 80010ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80010b4:	61bb      	str	r3, [r7, #24]
 80010b6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b8:	4b38      	ldr	r3, [pc, #224]	@ (800119c <HAL_UART_MspInit+0x148>)
 80010ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010bc:	4a37      	ldr	r2, [pc, #220]	@ (800119c <HAL_UART_MspInit+0x148>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c4:	4b35      	ldr	r3, [pc, #212]	@ (800119c <HAL_UART_MspInit+0x148>)
 80010c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010d0:	2303      	movs	r3, #3
 80010d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	2302      	movs	r3, #2
 80010d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e2:	2303      	movs	r3, #3
 80010e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80010e8:	2308      	movs	r3, #8
 80010ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ee:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80010f2:	4619      	mov	r1, r3
 80010f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010f8:	f000 fb06 	bl	8001708 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2105      	movs	r1, #5
 8001100:	2034      	movs	r0, #52	@ 0x34
 8001102:	f000 fa55 	bl	80015b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001106:	2034      	movs	r0, #52	@ 0x34
 8001108:	f000 fa6e 	bl	80015e8 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800110c:	e040      	b.n	8001190 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART2)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a23      	ldr	r2, [pc, #140]	@ (80011a0 <HAL_UART_MspInit+0x14c>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d13b      	bne.n	8001190 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001118:	2302      	movs	r3, #2
 800111a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800111c:	2300      	movs	r3, #0
 800111e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001120:	f107 031c 	add.w	r3, r7, #28
 8001124:	4618      	mov	r0, r3
 8001126:	f001 fb67 	bl	80027f8 <HAL_RCCEx_PeriphCLKConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8001130:	f7ff fef2 	bl	8000f18 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001134:	4b19      	ldr	r3, [pc, #100]	@ (800119c <HAL_UART_MspInit+0x148>)
 8001136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001138:	4a18      	ldr	r2, [pc, #96]	@ (800119c <HAL_UART_MspInit+0x148>)
 800113a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800113e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001140:	4b16      	ldr	r3, [pc, #88]	@ (800119c <HAL_UART_MspInit+0x148>)
 8001142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114c:	4b13      	ldr	r3, [pc, #76]	@ (800119c <HAL_UART_MspInit+0x148>)
 800114e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001150:	4a12      	ldr	r2, [pc, #72]	@ (800119c <HAL_UART_MspInit+0x148>)
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001158:	4b10      	ldr	r3, [pc, #64]	@ (800119c <HAL_UART_MspInit+0x148>)
 800115a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115c:	f003 0301 	and.w	r3, r3, #1
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001164:	230c      	movs	r3, #12
 8001166:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116a:	2302      	movs	r3, #2
 800116c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001176:	2303      	movs	r3, #3
 8001178:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800117c:	2307      	movs	r3, #7
 800117e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001186:	4619      	mov	r1, r3
 8001188:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800118c:	f000 fabc 	bl	8001708 <HAL_GPIO_Init>
}
 8001190:	bf00      	nop
 8001192:	3798      	adds	r7, #152	@ 0x98
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40004c00 	.word	0x40004c00
 800119c:	40021000 	.word	0x40021000
 80011a0:	40004400 	.word	0x40004400

080011a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08e      	sub	sp, #56	@ 0x38
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80011ac:	2300      	movs	r3, #0
 80011ae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80011b2:	4b34      	ldr	r3, [pc, #208]	@ (8001284 <HAL_InitTick+0xe0>)
 80011b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b6:	4a33      	ldr	r2, [pc, #204]	@ (8001284 <HAL_InitTick+0xe0>)
 80011b8:	f043 0310 	orr.w	r3, r3, #16
 80011bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80011be:	4b31      	ldr	r3, [pc, #196]	@ (8001284 <HAL_InitTick+0xe0>)
 80011c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c2:	f003 0310 	and.w	r3, r3, #16
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011ca:	f107 0210 	add.w	r2, r7, #16
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4611      	mov	r1, r2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f001 fa7d 	bl	80026d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80011da:	6a3b      	ldr	r3, [r7, #32]
 80011dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80011de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d103      	bne.n	80011ec <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80011e4:	f001 fa4a 	bl	800267c <HAL_RCC_GetPCLK1Freq>
 80011e8:	6378      	str	r0, [r7, #52]	@ 0x34
 80011ea:	e004      	b.n	80011f6 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80011ec:	f001 fa46 	bl	800267c <HAL_RCC_GetPCLK1Freq>
 80011f0:	4603      	mov	r3, r0
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011f8:	4a23      	ldr	r2, [pc, #140]	@ (8001288 <HAL_InitTick+0xe4>)
 80011fa:	fba2 2303 	umull	r2, r3, r2, r3
 80011fe:	0c9b      	lsrs	r3, r3, #18
 8001200:	3b01      	subs	r3, #1
 8001202:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001204:	4b21      	ldr	r3, [pc, #132]	@ (800128c <HAL_InitTick+0xe8>)
 8001206:	4a22      	ldr	r2, [pc, #136]	@ (8001290 <HAL_InitTick+0xec>)
 8001208:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800120a:	4b20      	ldr	r3, [pc, #128]	@ (800128c <HAL_InitTick+0xe8>)
 800120c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001210:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001212:	4a1e      	ldr	r2, [pc, #120]	@ (800128c <HAL_InitTick+0xe8>)
 8001214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001216:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001218:	4b1c      	ldr	r3, [pc, #112]	@ (800128c <HAL_InitTick+0xe8>)
 800121a:	2200      	movs	r2, #0
 800121c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800121e:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <HAL_InitTick+0xe8>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001224:	4b19      	ldr	r3, [pc, #100]	@ (800128c <HAL_InitTick+0xe8>)
 8001226:	2200      	movs	r2, #0
 8001228:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800122a:	4818      	ldr	r0, [pc, #96]	@ (800128c <HAL_InitTick+0xe8>)
 800122c:	f001 fe42 	bl	8002eb4 <HAL_TIM_Base_Init>
 8001230:	4603      	mov	r3, r0
 8001232:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001236:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800123a:	2b00      	cmp	r3, #0
 800123c:	d11b      	bne.n	8001276 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800123e:	4813      	ldr	r0, [pc, #76]	@ (800128c <HAL_InitTick+0xe8>)
 8001240:	f001 fe9c 	bl	8002f7c <HAL_TIM_Base_Start_IT>
 8001244:	4603      	mov	r3, r0
 8001246:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800124a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800124e:	2b00      	cmp	r3, #0
 8001250:	d111      	bne.n	8001276 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001252:	2036      	movs	r0, #54	@ 0x36
 8001254:	f000 f9c8 	bl	80015e8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b0f      	cmp	r3, #15
 800125c:	d808      	bhi.n	8001270 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800125e:	2200      	movs	r2, #0
 8001260:	6879      	ldr	r1, [r7, #4]
 8001262:	2036      	movs	r0, #54	@ 0x36
 8001264:	f000 f9a4 	bl	80015b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001268:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <HAL_InitTick+0xf0>)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6013      	str	r3, [r2, #0]
 800126e:	e002      	b.n	8001276 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001276:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800127a:	4618      	mov	r0, r3
 800127c:	3738      	adds	r7, #56	@ 0x38
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40021000 	.word	0x40021000
 8001288:	431bde83 	.word	0x431bde83
 800128c:	200003dc 	.word	0x200003dc
 8001290:	40001000 	.word	0x40001000
 8001294:	20000004 	.word	0x20000004

08001298 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <NMI_Handler+0x4>

080012a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <HardFault_Handler+0x4>

080012a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012ac:	bf00      	nop
 80012ae:	e7fd      	b.n	80012ac <MemManage_Handler+0x4>

080012b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012b4:	bf00      	nop
 80012b6:	e7fd      	b.n	80012b4 <BusFault_Handler+0x4>

080012b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012bc:	bf00      	nop
 80012be:	e7fd      	b.n	80012bc <UsageFault_Handler+0x4>

080012c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M1_ENC_Pin);
 80012d2:	2002      	movs	r0, #2
 80012d4:	f000 fbaa 	bl	8001a2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}

080012dc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M2_ENC_Pin);
 80012e0:	2004      	movs	r0, #4
 80012e2:	f000 fba3 	bl	8001a2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
	...

080012ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80012f0:	4802      	ldr	r0, [pc, #8]	@ (80012fc <TIM2_IRQHandler+0x10>)
 80012f2:	f001 ff0d 	bl	8003110 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000138 	.word	0x20000138

08001300 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M3_ENC_Pin);
 8001304:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001308:	f000 fb90 	bl	8001a2c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M4_ENC_Pin);
 800130c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001310:	f000 fb8c 	bl	8001a2c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001314:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001318:	f000 fb88 	bl	8001a2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}

08001320 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001324:	4802      	ldr	r0, [pc, #8]	@ (8001330 <UART4_IRQHandler+0x10>)
 8001326:	f003 f823 	bl	8004370 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200001f4 	.word	0x200001f4

08001334 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 underrun error interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001338:	4802      	ldr	r0, [pc, #8]	@ (8001344 <TIM6_DAC_IRQHandler+0x10>)
 800133a:	f001 fee9 	bl	8003110 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200003dc 	.word	0x200003dc

08001348 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800134c:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <SystemInit+0x20>)
 800134e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001352:	4a05      	ldr	r2, [pc, #20]	@ (8001368 <SystemInit+0x20>)
 8001354:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001358:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800136c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001370:	f7ff ffea 	bl	8001348 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001374:	480c      	ldr	r0, [pc, #48]	@ (80013a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001376:	490d      	ldr	r1, [pc, #52]	@ (80013ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001378:	4a0d      	ldr	r2, [pc, #52]	@ (80013b0 <LoopForever+0xe>)
  movs r3, #0
 800137a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800137c:	e002      	b.n	8001384 <LoopCopyDataInit>

0800137e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800137e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001382:	3304      	adds	r3, #4

08001384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001388:	d3f9      	bcc.n	800137e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800138a:	4a0a      	ldr	r2, [pc, #40]	@ (80013b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800138c:	4c0a      	ldr	r4, [pc, #40]	@ (80013b8 <LoopForever+0x16>)
  movs r3, #0
 800138e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001390:	e001      	b.n	8001396 <LoopFillZerobss>

08001392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001394:	3204      	adds	r2, #4

08001396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001398:	d3fb      	bcc.n	8001392 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800139a:	f007 f95b 	bl	8008654 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800139e:	f7ff f8b5 	bl	800050c <main>

080013a2 <LoopForever>:

LoopForever:
    b LoopForever
 80013a2:	e7fe      	b.n	80013a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013ac:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80013b0:	08008820 	.word	0x08008820
  ldr r2, =_sbss
 80013b4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80013b8:	20001f7c 	.word	0x20001f7c

080013bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013bc:	e7fe      	b.n	80013bc <ADC1_IRQHandler>
	...

080013c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013c6:	2300      	movs	r3, #0
 80013c8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013ca:	4b0c      	ldr	r3, [pc, #48]	@ (80013fc <HAL_Init+0x3c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a0b      	ldr	r2, [pc, #44]	@ (80013fc <HAL_Init+0x3c>)
 80013d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013d4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013d6:	2003      	movs	r0, #3
 80013d8:	f000 f8df 	bl	800159a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013dc:	200f      	movs	r0, #15
 80013de:	f7ff fee1 	bl	80011a4 <HAL_InitTick>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d002      	beq.n	80013ee <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	71fb      	strb	r3, [r7, #7]
 80013ec:	e001      	b.n	80013f2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013ee:	f7ff fd99 	bl	8000f24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013f2:	79fb      	ldrb	r3, [r7, #7]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40022000 	.word	0x40022000

08001400 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_IncTick+0x20>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	461a      	mov	r2, r3
 800140a:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <HAL_IncTick+0x24>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4413      	add	r3, r2
 8001410:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <HAL_IncTick+0x24>)
 8001412:	6013      	str	r3, [r2, #0]
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20000008 	.word	0x20000008
 8001424:	20000498 	.word	0x20000498

08001428 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  return uwTick;
 800142c:	4b03      	ldr	r3, [pc, #12]	@ (800143c <HAL_GetTick+0x14>)
 800142e:	681b      	ldr	r3, [r3, #0]
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20000498 	.word	0x20000498

08001440 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001450:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <__NVIC_SetPriorityGrouping+0x44>)
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800145c:	4013      	ands	r3, r2
 800145e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001468:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800146c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001470:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001472:	4a04      	ldr	r2, [pc, #16]	@ (8001484 <__NVIC_SetPriorityGrouping+0x44>)
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	60d3      	str	r3, [r2, #12]
}
 8001478:	bf00      	nop
 800147a:	3714      	adds	r7, #20
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800148c:	4b04      	ldr	r3, [pc, #16]	@ (80014a0 <__NVIC_GetPriorityGrouping+0x18>)
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	0a1b      	lsrs	r3, r3, #8
 8001492:	f003 0307 	and.w	r3, r3, #7
}
 8001496:	4618      	mov	r0, r3
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000ed00 	.word	0xe000ed00

080014a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	db0b      	blt.n	80014ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	f003 021f 	and.w	r2, r3, #31
 80014bc:	4907      	ldr	r1, [pc, #28]	@ (80014dc <__NVIC_EnableIRQ+0x38>)
 80014be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c2:	095b      	lsrs	r3, r3, #5
 80014c4:	2001      	movs	r0, #1
 80014c6:	fa00 f202 	lsl.w	r2, r0, r2
 80014ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014ce:	bf00      	nop
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	e000e100 	.word	0xe000e100

080014e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	6039      	str	r1, [r7, #0]
 80014ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	db0a      	blt.n	800150a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	490c      	ldr	r1, [pc, #48]	@ (800152c <__NVIC_SetPriority+0x4c>)
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	0112      	lsls	r2, r2, #4
 8001500:	b2d2      	uxtb	r2, r2
 8001502:	440b      	add	r3, r1
 8001504:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001508:	e00a      	b.n	8001520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	b2da      	uxtb	r2, r3
 800150e:	4908      	ldr	r1, [pc, #32]	@ (8001530 <__NVIC_SetPriority+0x50>)
 8001510:	79fb      	ldrb	r3, [r7, #7]
 8001512:	f003 030f 	and.w	r3, r3, #15
 8001516:	3b04      	subs	r3, #4
 8001518:	0112      	lsls	r2, r2, #4
 800151a:	b2d2      	uxtb	r2, r2
 800151c:	440b      	add	r3, r1
 800151e:	761a      	strb	r2, [r3, #24]
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	e000e100 	.word	0xe000e100
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001534:	b480      	push	{r7}
 8001536:	b089      	sub	sp, #36	@ 0x24
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	f1c3 0307 	rsb	r3, r3, #7
 800154e:	2b04      	cmp	r3, #4
 8001550:	bf28      	it	cs
 8001552:	2304      	movcs	r3, #4
 8001554:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	3304      	adds	r3, #4
 800155a:	2b06      	cmp	r3, #6
 800155c:	d902      	bls.n	8001564 <NVIC_EncodePriority+0x30>
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	3b03      	subs	r3, #3
 8001562:	e000      	b.n	8001566 <NVIC_EncodePriority+0x32>
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001568:	f04f 32ff 	mov.w	r2, #4294967295
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	43da      	mvns	r2, r3
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	401a      	ands	r2, r3
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800157c:	f04f 31ff 	mov.w	r1, #4294967295
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	fa01 f303 	lsl.w	r3, r1, r3
 8001586:	43d9      	mvns	r1, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800158c:	4313      	orrs	r3, r2
         );
}
 800158e:	4618      	mov	r0, r3
 8001590:	3724      	adds	r7, #36	@ 0x24
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr

0800159a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff ff4c 	bl	8001440 <__NVIC_SetPriorityGrouping>
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b086      	sub	sp, #24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	60b9      	str	r1, [r7, #8]
 80015ba:	607a      	str	r2, [r7, #4]
 80015bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015be:	2300      	movs	r3, #0
 80015c0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015c2:	f7ff ff61 	bl	8001488 <__NVIC_GetPriorityGrouping>
 80015c6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	68b9      	ldr	r1, [r7, #8]
 80015cc:	6978      	ldr	r0, [r7, #20]
 80015ce:	f7ff ffb1 	bl	8001534 <NVIC_EncodePriority>
 80015d2:	4602      	mov	r2, r0
 80015d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d8:	4611      	mov	r1, r2
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff ff80 	bl	80014e0 <__NVIC_SetPriority>
}
 80015e0:	bf00      	nop
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff ff54 	bl	80014a4 <__NVIC_EnableIRQ>
}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e031      	b.n	800167a <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d008      	beq.n	8001634 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2204      	movs	r2, #4
 8001626:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e022      	b.n	800167a <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f022 0201 	bic.w	r2, r2, #1
 8001642:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f022 020e 	bic.w	r2, r2, #14
 8001652:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001658:	f003 021c 	and.w	r2, r3, #28
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001660:	2101      	movs	r1, #1
 8001662:	fa01 f202 	lsl.w	r2, r1, r2
 8001666:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2201      	movs	r2, #1
 800166c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2200      	movs	r2, #0
 8001674:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr

08001686 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b084      	sub	sp, #16
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800168e:	2300      	movs	r3, #0
 8001690:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b02      	cmp	r3, #2
 800169c:	d005      	beq.n	80016aa <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2204      	movs	r2, #4
 80016a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	73fb      	strb	r3, [r7, #15]
 80016a8:	e029      	b.n	80016fe <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f022 0201 	bic.w	r2, r2, #1
 80016b8:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f022 020e 	bic.w	r2, r2, #14
 80016c8:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ce:	f003 021c 	and.w	r2, r3, #28
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d6:	2101      	movs	r1, #1
 80016d8:	fa01 f202 	lsl.w	r2, r1, r2
 80016dc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2201      	movs	r2, #1
 80016e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d003      	beq.n	80016fe <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	4798      	blx	r3
    }
  }
  return status;
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001708:	b480      	push	{r7}
 800170a:	b087      	sub	sp, #28
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001712:	2300      	movs	r3, #0
 8001714:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001716:	e154      	b.n	80019c2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	2101      	movs	r1, #1
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	fa01 f303 	lsl.w	r3, r1, r3
 8001724:	4013      	ands	r3, r2
 8001726:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2b00      	cmp	r3, #0
 800172c:	f000 8146 	beq.w	80019bc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f003 0303 	and.w	r3, r3, #3
 8001738:	2b01      	cmp	r3, #1
 800173a:	d005      	beq.n	8001748 <HAL_GPIO_Init+0x40>
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f003 0303 	and.w	r3, r3, #3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d130      	bne.n	80017aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	2203      	movs	r2, #3
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	43db      	mvns	r3, r3
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	4013      	ands	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	68da      	ldr	r2, [r3, #12]
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	4313      	orrs	r3, r2
 8001770:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	693a      	ldr	r2, [r7, #16]
 8001776:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800177e:	2201      	movs	r2, #1
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43db      	mvns	r3, r3
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	4013      	ands	r3, r2
 800178c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	091b      	lsrs	r3, r3, #4
 8001794:	f003 0201 	and.w	r2, r3, #1
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f003 0303 	and.w	r3, r3, #3
 80017b2:	2b03      	cmp	r3, #3
 80017b4:	d017      	beq.n	80017e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	2203      	movs	r2, #3
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	43db      	mvns	r3, r3
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	4013      	ands	r3, r2
 80017cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	689a      	ldr	r2, [r3, #8]
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	fa02 f303 	lsl.w	r3, r2, r3
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	4313      	orrs	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d123      	bne.n	800183a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	08da      	lsrs	r2, r3, #3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	3208      	adds	r2, #8
 80017fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	f003 0307 	and.w	r3, r3, #7
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	220f      	movs	r2, #15
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	43db      	mvns	r3, r3
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	4013      	ands	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	691a      	ldr	r2, [r3, #16]
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	f003 0307 	and.w	r3, r3, #7
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4313      	orrs	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	08da      	lsrs	r2, r3, #3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3208      	adds	r2, #8
 8001834:	6939      	ldr	r1, [r7, #16]
 8001836:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	2203      	movs	r2, #3
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43db      	mvns	r3, r3
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	4013      	ands	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f003 0203 	and.w	r2, r3, #3
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4313      	orrs	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001876:	2b00      	cmp	r3, #0
 8001878:	f000 80a0 	beq.w	80019bc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800187c:	4b58      	ldr	r3, [pc, #352]	@ (80019e0 <HAL_GPIO_Init+0x2d8>)
 800187e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001880:	4a57      	ldr	r2, [pc, #348]	@ (80019e0 <HAL_GPIO_Init+0x2d8>)
 8001882:	f043 0301 	orr.w	r3, r3, #1
 8001886:	6613      	str	r3, [r2, #96]	@ 0x60
 8001888:	4b55      	ldr	r3, [pc, #340]	@ (80019e0 <HAL_GPIO_Init+0x2d8>)
 800188a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800188c:	f003 0301 	and.w	r3, r3, #1
 8001890:	60bb      	str	r3, [r7, #8]
 8001892:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001894:	4a53      	ldr	r2, [pc, #332]	@ (80019e4 <HAL_GPIO_Init+0x2dc>)
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	089b      	lsrs	r3, r3, #2
 800189a:	3302      	adds	r3, #2
 800189c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	f003 0303 	and.w	r3, r3, #3
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	220f      	movs	r2, #15
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	4013      	ands	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018be:	d019      	beq.n	80018f4 <HAL_GPIO_Init+0x1ec>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4a49      	ldr	r2, [pc, #292]	@ (80019e8 <HAL_GPIO_Init+0x2e0>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d013      	beq.n	80018f0 <HAL_GPIO_Init+0x1e8>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4a48      	ldr	r2, [pc, #288]	@ (80019ec <HAL_GPIO_Init+0x2e4>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d00d      	beq.n	80018ec <HAL_GPIO_Init+0x1e4>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a47      	ldr	r2, [pc, #284]	@ (80019f0 <HAL_GPIO_Init+0x2e8>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d007      	beq.n	80018e8 <HAL_GPIO_Init+0x1e0>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a46      	ldr	r2, [pc, #280]	@ (80019f4 <HAL_GPIO_Init+0x2ec>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d101      	bne.n	80018e4 <HAL_GPIO_Init+0x1dc>
 80018e0:	2304      	movs	r3, #4
 80018e2:	e008      	b.n	80018f6 <HAL_GPIO_Init+0x1ee>
 80018e4:	2307      	movs	r3, #7
 80018e6:	e006      	b.n	80018f6 <HAL_GPIO_Init+0x1ee>
 80018e8:	2303      	movs	r3, #3
 80018ea:	e004      	b.n	80018f6 <HAL_GPIO_Init+0x1ee>
 80018ec:	2302      	movs	r3, #2
 80018ee:	e002      	b.n	80018f6 <HAL_GPIO_Init+0x1ee>
 80018f0:	2301      	movs	r3, #1
 80018f2:	e000      	b.n	80018f6 <HAL_GPIO_Init+0x1ee>
 80018f4:	2300      	movs	r3, #0
 80018f6:	697a      	ldr	r2, [r7, #20]
 80018f8:	f002 0203 	and.w	r2, r2, #3
 80018fc:	0092      	lsls	r2, r2, #2
 80018fe:	4093      	lsls	r3, r2
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	4313      	orrs	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001906:	4937      	ldr	r1, [pc, #220]	@ (80019e4 <HAL_GPIO_Init+0x2dc>)
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	089b      	lsrs	r3, r3, #2
 800190c:	3302      	adds	r3, #2
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001914:	4b38      	ldr	r3, [pc, #224]	@ (80019f8 <HAL_GPIO_Init+0x2f0>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	43db      	mvns	r3, r3
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	4013      	ands	r3, r2
 8001922:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d003      	beq.n	8001938 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001930:	693a      	ldr	r2, [r7, #16]
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	4313      	orrs	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001938:	4a2f      	ldr	r2, [pc, #188]	@ (80019f8 <HAL_GPIO_Init+0x2f0>)
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800193e:	4b2e      	ldr	r3, [pc, #184]	@ (80019f8 <HAL_GPIO_Init+0x2f0>)
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	43db      	mvns	r3, r3
 8001948:	693a      	ldr	r2, [r7, #16]
 800194a:	4013      	ands	r3, r2
 800194c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d003      	beq.n	8001962 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	4313      	orrs	r3, r2
 8001960:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001962:	4a25      	ldr	r2, [pc, #148]	@ (80019f8 <HAL_GPIO_Init+0x2f0>)
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001968:	4b23      	ldr	r3, [pc, #140]	@ (80019f8 <HAL_GPIO_Init+0x2f0>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	43db      	mvns	r3, r3
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	4013      	ands	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001980:	2b00      	cmp	r3, #0
 8001982:	d003      	beq.n	800198c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001984:	693a      	ldr	r2, [r7, #16]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	4313      	orrs	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800198c:	4a1a      	ldr	r2, [pc, #104]	@ (80019f8 <HAL_GPIO_Init+0x2f0>)
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001992:	4b19      	ldr	r3, [pc, #100]	@ (80019f8 <HAL_GPIO_Init+0x2f0>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	43db      	mvns	r3, r3
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	4013      	ands	r3, r2
 80019a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d003      	beq.n	80019b6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019b6:	4a10      	ldr	r2, [pc, #64]	@ (80019f8 <HAL_GPIO_Init+0x2f0>)
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3301      	adds	r3, #1
 80019c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	fa22 f303 	lsr.w	r3, r2, r3
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	f47f aea3 	bne.w	8001718 <HAL_GPIO_Init+0x10>
  }
}
 80019d2:	bf00      	nop
 80019d4:	bf00      	nop
 80019d6:	371c      	adds	r7, #28
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40010000 	.word	0x40010000
 80019e8:	48000400 	.word	0x48000400
 80019ec:	48000800 	.word	0x48000800
 80019f0:	48000c00 	.word	0x48000c00
 80019f4:	48001000 	.word	0x48001000
 80019f8:	40010400 	.word	0x40010400

080019fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	460b      	mov	r3, r1
 8001a06:	807b      	strh	r3, [r7, #2]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a0c:	787b      	ldrb	r3, [r7, #1]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d003      	beq.n	8001a1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a12:	887a      	ldrh	r2, [r7, #2]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a18:	e002      	b.n	8001a20 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a1a:	887a      	ldrh	r2, [r7, #2]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a36:	4b08      	ldr	r3, [pc, #32]	@ (8001a58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a38:	695a      	ldr	r2, [r3, #20]
 8001a3a:	88fb      	ldrh	r3, [r7, #6]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d006      	beq.n	8001a50 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a42:	4a05      	ldr	r2, [pc, #20]	@ (8001a58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a44:	88fb      	ldrh	r3, [r7, #6]
 8001a46:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a48:	88fb      	ldrh	r3, [r7, #6]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff fa26 	bl	8000e9c <HAL_GPIO_EXTI_Callback>
  }
}
 8001a50:	bf00      	nop
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40010400 	.word	0x40010400

08001a5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001a60:	4b04      	ldr	r3, [pc, #16]	@ (8001a74 <HAL_PWREx_GetVoltageRange+0x18>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	40007000 	.word	0x40007000

08001a78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a86:	d130      	bne.n	8001aea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a88:	4b23      	ldr	r3, [pc, #140]	@ (8001b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a94:	d038      	beq.n	8001b08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a96:	4b20      	ldr	r3, [pc, #128]	@ (8001b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a9e:	4a1e      	ldr	r2, [pc, #120]	@ (8001b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001aa0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aa4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b1c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2232      	movs	r2, #50	@ 0x32
 8001aac:	fb02 f303 	mul.w	r3, r2, r3
 8001ab0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b20 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab6:	0c9b      	lsrs	r3, r3, #18
 8001ab8:	3301      	adds	r3, #1
 8001aba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001abc:	e002      	b.n	8001ac4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	3b01      	subs	r3, #1
 8001ac2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ac4:	4b14      	ldr	r3, [pc, #80]	@ (8001b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ac6:	695b      	ldr	r3, [r3, #20]
 8001ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001acc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ad0:	d102      	bne.n	8001ad8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1f2      	bne.n	8001abe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ada:	695b      	ldr	r3, [r3, #20]
 8001adc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ae0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ae4:	d110      	bne.n	8001b08 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e00f      	b.n	8001b0a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001aea:	4b0b      	ldr	r3, [pc, #44]	@ (8001b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001af6:	d007      	beq.n	8001b08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001af8:	4b07      	ldr	r3, [pc, #28]	@ (8001b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b00:	4a05      	ldr	r2, [pc, #20]	@ (8001b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b06:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	40007000 	.word	0x40007000
 8001b1c:	20000000 	.word	0x20000000
 8001b20:	431bde83 	.word	0x431bde83

08001b24 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b088      	sub	sp, #32
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d102      	bne.n	8001b38 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	f000 bc02 	b.w	800233c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b38:	4b96      	ldr	r3, [pc, #600]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f003 030c 	and.w	r3, r3, #12
 8001b40:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b42:	4b94      	ldr	r3, [pc, #592]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	f003 0303 	and.w	r3, r3, #3
 8001b4a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0310 	and.w	r3, r3, #16
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 80e4 	beq.w	8001d22 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d007      	beq.n	8001b70 <HAL_RCC_OscConfig+0x4c>
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	2b0c      	cmp	r3, #12
 8001b64:	f040 808b 	bne.w	8001c7e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	f040 8087 	bne.w	8001c7e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b70:	4b88      	ldr	r3, [pc, #544]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d005      	beq.n	8001b88 <HAL_RCC_OscConfig+0x64>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e3d9      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a1a      	ldr	r2, [r3, #32]
 8001b8c:	4b81      	ldr	r3, [pc, #516]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0308 	and.w	r3, r3, #8
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d004      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x7e>
 8001b98:	4b7e      	ldr	r3, [pc, #504]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ba0:	e005      	b.n	8001bae <HAL_RCC_OscConfig+0x8a>
 8001ba2:	4b7c      	ldr	r3, [pc, #496]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001ba4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ba8:	091b      	lsrs	r3, r3, #4
 8001baa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d223      	bcs.n	8001bfa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f000 fdbe 	bl	8002738 <RCC_SetFlashLatencyFromMSIRange>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e3ba      	b.n	800233c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bc6:	4b73      	ldr	r3, [pc, #460]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a72      	ldr	r2, [pc, #456]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001bcc:	f043 0308 	orr.w	r3, r3, #8
 8001bd0:	6013      	str	r3, [r2, #0]
 8001bd2:	4b70      	ldr	r3, [pc, #448]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6a1b      	ldr	r3, [r3, #32]
 8001bde:	496d      	ldr	r1, [pc, #436]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001be0:	4313      	orrs	r3, r2
 8001be2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001be4:	4b6b      	ldr	r3, [pc, #428]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69db      	ldr	r3, [r3, #28]
 8001bf0:	021b      	lsls	r3, r3, #8
 8001bf2:	4968      	ldr	r1, [pc, #416]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	604b      	str	r3, [r1, #4]
 8001bf8:	e025      	b.n	8001c46 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bfa:	4b66      	ldr	r3, [pc, #408]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a65      	ldr	r2, [pc, #404]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001c00:	f043 0308 	orr.w	r3, r3, #8
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	4b63      	ldr	r3, [pc, #396]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a1b      	ldr	r3, [r3, #32]
 8001c12:	4960      	ldr	r1, [pc, #384]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001c14:	4313      	orrs	r3, r2
 8001c16:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c18:	4b5e      	ldr	r3, [pc, #376]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	69db      	ldr	r3, [r3, #28]
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	495b      	ldr	r1, [pc, #364]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d109      	bne.n	8001c46 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a1b      	ldr	r3, [r3, #32]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f000 fd7e 	bl	8002738 <RCC_SetFlashLatencyFromMSIRange>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e37a      	b.n	800233c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c46:	f000 fc81 	bl	800254c <HAL_RCC_GetSysClockFreq>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	4b51      	ldr	r3, [pc, #324]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	091b      	lsrs	r3, r3, #4
 8001c52:	f003 030f 	and.w	r3, r3, #15
 8001c56:	4950      	ldr	r1, [pc, #320]	@ (8001d98 <HAL_RCC_OscConfig+0x274>)
 8001c58:	5ccb      	ldrb	r3, [r1, r3]
 8001c5a:	f003 031f 	and.w	r3, r3, #31
 8001c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c62:	4a4e      	ldr	r2, [pc, #312]	@ (8001d9c <HAL_RCC_OscConfig+0x278>)
 8001c64:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001c66:	4b4e      	ldr	r3, [pc, #312]	@ (8001da0 <HAL_RCC_OscConfig+0x27c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff fa9a 	bl	80011a4 <HAL_InitTick>
 8001c70:	4603      	mov	r3, r0
 8001c72:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d052      	beq.n	8001d20 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001c7a:	7bfb      	ldrb	r3, [r7, #15]
 8001c7c:	e35e      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	699b      	ldr	r3, [r3, #24]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d032      	beq.n	8001cec <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c86:	4b43      	ldr	r3, [pc, #268]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a42      	ldr	r2, [pc, #264]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c92:	f7ff fbc9 	bl	8001428 <HAL_GetTick>
 8001c96:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c98:	e008      	b.n	8001cac <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c9a:	f7ff fbc5 	bl	8001428 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d901      	bls.n	8001cac <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e347      	b.n	800233c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001cac:	4b39      	ldr	r3, [pc, #228]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0f0      	beq.n	8001c9a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cb8:	4b36      	ldr	r3, [pc, #216]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a35      	ldr	r2, [pc, #212]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cbe:	f043 0308 	orr.w	r3, r3, #8
 8001cc2:	6013      	str	r3, [r2, #0]
 8001cc4:	4b33      	ldr	r3, [pc, #204]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6a1b      	ldr	r3, [r3, #32]
 8001cd0:	4930      	ldr	r1, [pc, #192]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cd6:	4b2f      	ldr	r3, [pc, #188]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	021b      	lsls	r3, r3, #8
 8001ce4:	492b      	ldr	r1, [pc, #172]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	604b      	str	r3, [r1, #4]
 8001cea:	e01a      	b.n	8001d22 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001cec:	4b29      	ldr	r3, [pc, #164]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a28      	ldr	r2, [pc, #160]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cf2:	f023 0301 	bic.w	r3, r3, #1
 8001cf6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001cf8:	f7ff fb96 	bl	8001428 <HAL_GetTick>
 8001cfc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001cfe:	e008      	b.n	8001d12 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d00:	f7ff fb92 	bl	8001428 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d901      	bls.n	8001d12 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e314      	b.n	800233c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001d12:	4b20      	ldr	r3, [pc, #128]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d1f0      	bne.n	8001d00 <HAL_RCC_OscConfig+0x1dc>
 8001d1e:	e000      	b.n	8001d22 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d20:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d073      	beq.n	8001e16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	2b08      	cmp	r3, #8
 8001d32:	d005      	beq.n	8001d40 <HAL_RCC_OscConfig+0x21c>
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	2b0c      	cmp	r3, #12
 8001d38:	d10e      	bne.n	8001d58 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	2b03      	cmp	r3, #3
 8001d3e:	d10b      	bne.n	8001d58 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d40:	4b14      	ldr	r3, [pc, #80]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d063      	beq.n	8001e14 <HAL_RCC_OscConfig+0x2f0>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d15f      	bne.n	8001e14 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e2f1      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d60:	d106      	bne.n	8001d70 <HAL_RCC_OscConfig+0x24c>
 8001d62:	4b0c      	ldr	r3, [pc, #48]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a0b      	ldr	r2, [pc, #44]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d6c:	6013      	str	r3, [r2, #0]
 8001d6e:	e025      	b.n	8001dbc <HAL_RCC_OscConfig+0x298>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d78:	d114      	bne.n	8001da4 <HAL_RCC_OscConfig+0x280>
 8001d7a:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a05      	ldr	r2, [pc, #20]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001d80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d84:	6013      	str	r3, [r2, #0]
 8001d86:	4b03      	ldr	r3, [pc, #12]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a02      	ldr	r2, [pc, #8]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001d8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	e013      	b.n	8001dbc <HAL_RCC_OscConfig+0x298>
 8001d94:	40021000 	.word	0x40021000
 8001d98:	080087c8 	.word	0x080087c8
 8001d9c:	20000000 	.word	0x20000000
 8001da0:	20000004 	.word	0x20000004
 8001da4:	4ba0      	ldr	r3, [pc, #640]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a9f      	ldr	r2, [pc, #636]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001daa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dae:	6013      	str	r3, [r2, #0]
 8001db0:	4b9d      	ldr	r3, [pc, #628]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a9c      	ldr	r2, [pc, #624]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001db6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d013      	beq.n	8001dec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc4:	f7ff fb30 	bl	8001428 <HAL_GetTick>
 8001dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dcc:	f7ff fb2c 	bl	8001428 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b64      	cmp	r3, #100	@ 0x64
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e2ae      	b.n	800233c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dde:	4b92      	ldr	r3, [pc, #584]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d0f0      	beq.n	8001dcc <HAL_RCC_OscConfig+0x2a8>
 8001dea:	e014      	b.n	8001e16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dec:	f7ff fb1c 	bl	8001428 <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001df4:	f7ff fb18 	bl	8001428 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b64      	cmp	r3, #100	@ 0x64
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e29a      	b.n	800233c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e06:	4b88      	ldr	r3, [pc, #544]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1f0      	bne.n	8001df4 <HAL_RCC_OscConfig+0x2d0>
 8001e12:	e000      	b.n	8001e16 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d060      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	2b04      	cmp	r3, #4
 8001e26:	d005      	beq.n	8001e34 <HAL_RCC_OscConfig+0x310>
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	2b0c      	cmp	r3, #12
 8001e2c:	d119      	bne.n	8001e62 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d116      	bne.n	8001e62 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e34:	4b7c      	ldr	r3, [pc, #496]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d005      	beq.n	8001e4c <HAL_RCC_OscConfig+0x328>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d101      	bne.n	8001e4c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e277      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e4c:	4b76      	ldr	r3, [pc, #472]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	691b      	ldr	r3, [r3, #16]
 8001e58:	061b      	lsls	r3, r3, #24
 8001e5a:	4973      	ldr	r1, [pc, #460]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e60:	e040      	b.n	8001ee4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d023      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e6a:	4b6f      	ldr	r3, [pc, #444]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a6e      	ldr	r2, [pc, #440]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001e70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e76:	f7ff fad7 	bl	8001428 <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e7e:	f7ff fad3 	bl	8001428 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e255      	b.n	800233c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e90:	4b65      	ldr	r3, [pc, #404]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d0f0      	beq.n	8001e7e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e9c:	4b62      	ldr	r3, [pc, #392]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	061b      	lsls	r3, r3, #24
 8001eaa:	495f      	ldr	r1, [pc, #380]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	604b      	str	r3, [r1, #4]
 8001eb0:	e018      	b.n	8001ee4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eb2:	4b5d      	ldr	r3, [pc, #372]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a5c      	ldr	r2, [pc, #368]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001eb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ebc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ebe:	f7ff fab3 	bl	8001428 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ec6:	f7ff faaf 	bl	8001428 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e231      	b.n	800233c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ed8:	4b53      	ldr	r3, [pc, #332]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1f0      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0308 	and.w	r3, r3, #8
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d03c      	beq.n	8001f6a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	695b      	ldr	r3, [r3, #20]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d01c      	beq.n	8001f32 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ef8:	4b4b      	ldr	r3, [pc, #300]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001efe:	4a4a      	ldr	r2, [pc, #296]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f08:	f7ff fa8e 	bl	8001428 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f10:	f7ff fa8a 	bl	8001428 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e20c      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f22:	4b41      	ldr	r3, [pc, #260]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001f24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f28:	f003 0302 	and.w	r3, r3, #2
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d0ef      	beq.n	8001f10 <HAL_RCC_OscConfig+0x3ec>
 8001f30:	e01b      	b.n	8001f6a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f32:	4b3d      	ldr	r3, [pc, #244]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001f34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f38:	4a3b      	ldr	r2, [pc, #236]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001f3a:	f023 0301 	bic.w	r3, r3, #1
 8001f3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f42:	f7ff fa71 	bl	8001428 <HAL_GetTick>
 8001f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f48:	e008      	b.n	8001f5c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f4a:	f7ff fa6d 	bl	8001428 <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e1ef      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f5c:	4b32      	ldr	r3, [pc, #200]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001f5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d1ef      	bne.n	8001f4a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0304 	and.w	r3, r3, #4
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	f000 80a6 	beq.w	80020c4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f7c:	4b2a      	ldr	r3, [pc, #168]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d10d      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f88:	4b27      	ldr	r3, [pc, #156]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8c:	4a26      	ldr	r2, [pc, #152]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001f8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f92:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f94:	4b24      	ldr	r3, [pc, #144]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fa4:	4b21      	ldr	r3, [pc, #132]	@ (800202c <HAL_RCC_OscConfig+0x508>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d118      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fb0:	4b1e      	ldr	r3, [pc, #120]	@ (800202c <HAL_RCC_OscConfig+0x508>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a1d      	ldr	r2, [pc, #116]	@ (800202c <HAL_RCC_OscConfig+0x508>)
 8001fb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fbc:	f7ff fa34 	bl	8001428 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fc4:	f7ff fa30 	bl	8001428 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e1b2      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fd6:	4b15      	ldr	r3, [pc, #84]	@ (800202c <HAL_RCC_OscConfig+0x508>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d0f0      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d108      	bne.n	8001ffc <HAL_RCC_OscConfig+0x4d8>
 8001fea:	4b0f      	ldr	r3, [pc, #60]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8001ff2:	f043 0301 	orr.w	r3, r3, #1
 8001ff6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ffa:	e029      	b.n	8002050 <HAL_RCC_OscConfig+0x52c>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	2b05      	cmp	r3, #5
 8002002:	d115      	bne.n	8002030 <HAL_RCC_OscConfig+0x50c>
 8002004:	4b08      	ldr	r3, [pc, #32]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8002006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800200a:	4a07      	ldr	r2, [pc, #28]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 800200c:	f043 0304 	orr.w	r3, r3, #4
 8002010:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002014:	4b04      	ldr	r3, [pc, #16]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 8002016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800201a:	4a03      	ldr	r2, [pc, #12]	@ (8002028 <HAL_RCC_OscConfig+0x504>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002024:	e014      	b.n	8002050 <HAL_RCC_OscConfig+0x52c>
 8002026:	bf00      	nop
 8002028:	40021000 	.word	0x40021000
 800202c:	40007000 	.word	0x40007000
 8002030:	4b9a      	ldr	r3, [pc, #616]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002036:	4a99      	ldr	r2, [pc, #612]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002038:	f023 0301 	bic.w	r3, r3, #1
 800203c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002040:	4b96      	ldr	r3, [pc, #600]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002046:	4a95      	ldr	r2, [pc, #596]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002048:	f023 0304 	bic.w	r3, r3, #4
 800204c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d016      	beq.n	8002086 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002058:	f7ff f9e6 	bl	8001428 <HAL_GetTick>
 800205c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800205e:	e00a      	b.n	8002076 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002060:	f7ff f9e2 	bl	8001428 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800206e:	4293      	cmp	r3, r2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e162      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002076:	4b89      	ldr	r3, [pc, #548]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0ed      	beq.n	8002060 <HAL_RCC_OscConfig+0x53c>
 8002084:	e015      	b.n	80020b2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002086:	f7ff f9cf 	bl	8001428 <HAL_GetTick>
 800208a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800208c:	e00a      	b.n	80020a4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800208e:	f7ff f9cb 	bl	8001428 <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	f241 3288 	movw	r2, #5000	@ 0x1388
 800209c:	4293      	cmp	r3, r2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e14b      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020a4:	4b7d      	ldr	r3, [pc, #500]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 80020a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1ed      	bne.n	800208e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020b2:	7ffb      	ldrb	r3, [r7, #31]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d105      	bne.n	80020c4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020b8:	4b78      	ldr	r3, [pc, #480]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 80020ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020bc:	4a77      	ldr	r2, [pc, #476]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 80020be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020c2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0320 	and.w	r3, r3, #32
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d03c      	beq.n	800214a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d01c      	beq.n	8002112 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020d8:	4b70      	ldr	r3, [pc, #448]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 80020da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020de:	4a6f      	ldr	r2, [pc, #444]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e8:	f7ff f99e 	bl	8001428 <HAL_GetTick>
 80020ec:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020f0:	f7ff f99a 	bl	8001428 <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e11c      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002102:	4b66      	ldr	r3, [pc, #408]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002104:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002108:	f003 0302 	and.w	r3, r3, #2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0ef      	beq.n	80020f0 <HAL_RCC_OscConfig+0x5cc>
 8002110:	e01b      	b.n	800214a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002112:	4b62      	ldr	r3, [pc, #392]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002114:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002118:	4a60      	ldr	r2, [pc, #384]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 800211a:	f023 0301 	bic.w	r3, r3, #1
 800211e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002122:	f7ff f981 	bl	8001428 <HAL_GetTick>
 8002126:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002128:	e008      	b.n	800213c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800212a:	f7ff f97d 	bl	8001428 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e0ff      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800213c:	4b57      	ldr	r3, [pc, #348]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 800213e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1ef      	bne.n	800212a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800214e:	2b00      	cmp	r3, #0
 8002150:	f000 80f3 	beq.w	800233a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002158:	2b02      	cmp	r3, #2
 800215a:	f040 80c9 	bne.w	80022f0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800215e:	4b4f      	ldr	r3, [pc, #316]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	f003 0203 	and.w	r2, r3, #3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800216e:	429a      	cmp	r2, r3
 8002170:	d12c      	bne.n	80021cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217c:	3b01      	subs	r3, #1
 800217e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002180:	429a      	cmp	r2, r3
 8002182:	d123      	bne.n	80021cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800218e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002190:	429a      	cmp	r2, r3
 8002192:	d11b      	bne.n	80021cc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800219e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d113      	bne.n	80021cc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ae:	085b      	lsrs	r3, r3, #1
 80021b0:	3b01      	subs	r3, #1
 80021b2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d109      	bne.n	80021cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	085b      	lsrs	r3, r3, #1
 80021c4:	3b01      	subs	r3, #1
 80021c6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d06b      	beq.n	80022a4 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	2b0c      	cmp	r3, #12
 80021d0:	d062      	beq.n	8002298 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80021d2:	4b32      	ldr	r3, [pc, #200]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e0ac      	b.n	800233c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80021e2:	4b2e      	ldr	r3, [pc, #184]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a2d      	ldr	r2, [pc, #180]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 80021e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021ec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021ee:	f7ff f91b 	bl	8001428 <HAL_GetTick>
 80021f2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021f4:	e008      	b.n	8002208 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f6:	f7ff f917 	bl	8001428 <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d901      	bls.n	8002208 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e099      	b.n	800233c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002208:	4b24      	ldr	r3, [pc, #144]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d1f0      	bne.n	80021f6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002214:	4b21      	ldr	r3, [pc, #132]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002216:	68da      	ldr	r2, [r3, #12]
 8002218:	4b21      	ldr	r3, [pc, #132]	@ (80022a0 <HAL_RCC_OscConfig+0x77c>)
 800221a:	4013      	ands	r3, r2
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002224:	3a01      	subs	r2, #1
 8002226:	0112      	lsls	r2, r2, #4
 8002228:	4311      	orrs	r1, r2
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800222e:	0212      	lsls	r2, r2, #8
 8002230:	4311      	orrs	r1, r2
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002236:	0852      	lsrs	r2, r2, #1
 8002238:	3a01      	subs	r2, #1
 800223a:	0552      	lsls	r2, r2, #21
 800223c:	4311      	orrs	r1, r2
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002242:	0852      	lsrs	r2, r2, #1
 8002244:	3a01      	subs	r2, #1
 8002246:	0652      	lsls	r2, r2, #25
 8002248:	4311      	orrs	r1, r2
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800224e:	06d2      	lsls	r2, r2, #27
 8002250:	430a      	orrs	r2, r1
 8002252:	4912      	ldr	r1, [pc, #72]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002254:	4313      	orrs	r3, r2
 8002256:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002258:	4b10      	ldr	r3, [pc, #64]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a0f      	ldr	r2, [pc, #60]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 800225e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002262:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002264:	4b0d      	ldr	r3, [pc, #52]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	4a0c      	ldr	r2, [pc, #48]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 800226a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800226e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002270:	f7ff f8da 	bl	8001428 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002278:	f7ff f8d6 	bl	8001428 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e058      	b.n	800233c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800228a:	4b04      	ldr	r3, [pc, #16]	@ (800229c <HAL_RCC_OscConfig+0x778>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d0f0      	beq.n	8002278 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002296:	e050      	b.n	800233a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e04f      	b.n	800233c <HAL_RCC_OscConfig+0x818>
 800229c:	40021000 	.word	0x40021000
 80022a0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022a4:	4b27      	ldr	r3, [pc, #156]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d144      	bne.n	800233a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80022b0:	4b24      	ldr	r3, [pc, #144]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a23      	ldr	r2, [pc, #140]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 80022b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80022bc:	4b21      	ldr	r3, [pc, #132]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	4a20      	ldr	r2, [pc, #128]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 80022c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80022c8:	f7ff f8ae 	bl	8001428 <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022d0:	f7ff f8aa 	bl	8001428 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e02c      	b.n	800233c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022e2:	4b18      	ldr	r3, [pc, #96]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0f0      	beq.n	80022d0 <HAL_RCC_OscConfig+0x7ac>
 80022ee:	e024      	b.n	800233a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	2b0c      	cmp	r3, #12
 80022f4:	d01f      	beq.n	8002336 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022f6:	4b13      	ldr	r3, [pc, #76]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a12      	ldr	r2, [pc, #72]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 80022fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002300:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002302:	f7ff f891 	bl	8001428 <HAL_GetTick>
 8002306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800230a:	f7ff f88d 	bl	8001428 <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e00f      	b.n	800233c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800231c:	4b09      	ldr	r3, [pc, #36]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1f0      	bne.n	800230a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002328:	4b06      	ldr	r3, [pc, #24]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 800232a:	68da      	ldr	r2, [r3, #12]
 800232c:	4905      	ldr	r1, [pc, #20]	@ (8002344 <HAL_RCC_OscConfig+0x820>)
 800232e:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <HAL_RCC_OscConfig+0x824>)
 8002330:	4013      	ands	r3, r2
 8002332:	60cb      	str	r3, [r1, #12]
 8002334:	e001      	b.n	800233a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e000      	b.n	800233c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3720      	adds	r7, #32
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40021000 	.word	0x40021000
 8002348:	feeefffc 	.word	0xfeeefffc

0800234c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d101      	bne.n	8002360 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e0e7      	b.n	8002530 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002360:	4b75      	ldr	r3, [pc, #468]	@ (8002538 <HAL_RCC_ClockConfig+0x1ec>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0307 	and.w	r3, r3, #7
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	429a      	cmp	r2, r3
 800236c:	d910      	bls.n	8002390 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800236e:	4b72      	ldr	r3, [pc, #456]	@ (8002538 <HAL_RCC_ClockConfig+0x1ec>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f023 0207 	bic.w	r2, r3, #7
 8002376:	4970      	ldr	r1, [pc, #448]	@ (8002538 <HAL_RCC_ClockConfig+0x1ec>)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	4313      	orrs	r3, r2
 800237c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800237e:	4b6e      	ldr	r3, [pc, #440]	@ (8002538 <HAL_RCC_ClockConfig+0x1ec>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0307 	and.w	r3, r3, #7
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	429a      	cmp	r2, r3
 800238a:	d001      	beq.n	8002390 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e0cf      	b.n	8002530 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d010      	beq.n	80023be <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	4b66      	ldr	r3, [pc, #408]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d908      	bls.n	80023be <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ac:	4b63      	ldr	r3, [pc, #396]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	4960      	ldr	r1, [pc, #384]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 80023ba:	4313      	orrs	r3, r2
 80023bc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d04c      	beq.n	8002464 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b03      	cmp	r3, #3
 80023d0:	d107      	bne.n	80023e2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023d2:	4b5a      	ldr	r3, [pc, #360]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d121      	bne.n	8002422 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e0a6      	b.n	8002530 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d107      	bne.n	80023fa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023ea:	4b54      	ldr	r3, [pc, #336]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d115      	bne.n	8002422 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e09a      	b.n	8002530 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d107      	bne.n	8002412 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002402:	4b4e      	ldr	r3, [pc, #312]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d109      	bne.n	8002422 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e08e      	b.n	8002530 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002412:	4b4a      	ldr	r3, [pc, #296]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e086      	b.n	8002530 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002422:	4b46      	ldr	r3, [pc, #280]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f023 0203 	bic.w	r2, r3, #3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	4943      	ldr	r1, [pc, #268]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 8002430:	4313      	orrs	r3, r2
 8002432:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002434:	f7fe fff8 	bl	8001428 <HAL_GetTick>
 8002438:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800243a:	e00a      	b.n	8002452 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800243c:	f7fe fff4 	bl	8001428 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	f241 3288 	movw	r2, #5000	@ 0x1388
 800244a:	4293      	cmp	r3, r2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e06e      	b.n	8002530 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002452:	4b3a      	ldr	r3, [pc, #232]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f003 020c 	and.w	r2, r3, #12
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	429a      	cmp	r2, r3
 8002462:	d1eb      	bne.n	800243c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d010      	beq.n	8002492 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	4b31      	ldr	r3, [pc, #196]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800247c:	429a      	cmp	r2, r3
 800247e:	d208      	bcs.n	8002492 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002480:	4b2e      	ldr	r3, [pc, #184]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	492b      	ldr	r1, [pc, #172]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 800248e:	4313      	orrs	r3, r2
 8002490:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002492:	4b29      	ldr	r3, [pc, #164]	@ (8002538 <HAL_RCC_ClockConfig+0x1ec>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0307 	and.w	r3, r3, #7
 800249a:	683a      	ldr	r2, [r7, #0]
 800249c:	429a      	cmp	r2, r3
 800249e:	d210      	bcs.n	80024c2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024a0:	4b25      	ldr	r3, [pc, #148]	@ (8002538 <HAL_RCC_ClockConfig+0x1ec>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f023 0207 	bic.w	r2, r3, #7
 80024a8:	4923      	ldr	r1, [pc, #140]	@ (8002538 <HAL_RCC_ClockConfig+0x1ec>)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024b0:	4b21      	ldr	r3, [pc, #132]	@ (8002538 <HAL_RCC_ClockConfig+0x1ec>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0307 	and.w	r3, r3, #7
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d001      	beq.n	80024c2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e036      	b.n	8002530 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d008      	beq.n	80024e0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024ce:	4b1b      	ldr	r3, [pc, #108]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	4918      	ldr	r1, [pc, #96]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0308 	and.w	r3, r3, #8
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d009      	beq.n	8002500 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024ec:	4b13      	ldr	r3, [pc, #76]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	00db      	lsls	r3, r3, #3
 80024fa:	4910      	ldr	r1, [pc, #64]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 80024fc:	4313      	orrs	r3, r2
 80024fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002500:	f000 f824 	bl	800254c <HAL_RCC_GetSysClockFreq>
 8002504:	4602      	mov	r2, r0
 8002506:	4b0d      	ldr	r3, [pc, #52]	@ (800253c <HAL_RCC_ClockConfig+0x1f0>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	091b      	lsrs	r3, r3, #4
 800250c:	f003 030f 	and.w	r3, r3, #15
 8002510:	490b      	ldr	r1, [pc, #44]	@ (8002540 <HAL_RCC_ClockConfig+0x1f4>)
 8002512:	5ccb      	ldrb	r3, [r1, r3]
 8002514:	f003 031f 	and.w	r3, r3, #31
 8002518:	fa22 f303 	lsr.w	r3, r2, r3
 800251c:	4a09      	ldr	r2, [pc, #36]	@ (8002544 <HAL_RCC_ClockConfig+0x1f8>)
 800251e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002520:	4b09      	ldr	r3, [pc, #36]	@ (8002548 <HAL_RCC_ClockConfig+0x1fc>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7fe fe3d 	bl	80011a4 <HAL_InitTick>
 800252a:	4603      	mov	r3, r0
 800252c:	72fb      	strb	r3, [r7, #11]

  return status;
 800252e:	7afb      	ldrb	r3, [r7, #11]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40022000 	.word	0x40022000
 800253c:	40021000 	.word	0x40021000
 8002540:	080087c8 	.word	0x080087c8
 8002544:	20000000 	.word	0x20000000
 8002548:	20000004 	.word	0x20000004

0800254c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800254c:	b480      	push	{r7}
 800254e:	b089      	sub	sp, #36	@ 0x24
 8002550:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002552:	2300      	movs	r3, #0
 8002554:	61fb      	str	r3, [r7, #28]
 8002556:	2300      	movs	r3, #0
 8002558:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800255a:	4b3e      	ldr	r3, [pc, #248]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x108>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 030c 	and.w	r3, r3, #12
 8002562:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002564:	4b3b      	ldr	r3, [pc, #236]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x108>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	f003 0303 	and.w	r3, r3, #3
 800256c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d005      	beq.n	8002580 <HAL_RCC_GetSysClockFreq+0x34>
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	2b0c      	cmp	r3, #12
 8002578:	d121      	bne.n	80025be <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d11e      	bne.n	80025be <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002580:	4b34      	ldr	r3, [pc, #208]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x108>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0308 	and.w	r3, r3, #8
 8002588:	2b00      	cmp	r3, #0
 800258a:	d107      	bne.n	800259c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800258c:	4b31      	ldr	r3, [pc, #196]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x108>)
 800258e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002592:	0a1b      	lsrs	r3, r3, #8
 8002594:	f003 030f 	and.w	r3, r3, #15
 8002598:	61fb      	str	r3, [r7, #28]
 800259a:	e005      	b.n	80025a8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800259c:	4b2d      	ldr	r3, [pc, #180]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x108>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	091b      	lsrs	r3, r3, #4
 80025a2:	f003 030f 	and.w	r3, r3, #15
 80025a6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80025a8:	4a2b      	ldr	r2, [pc, #172]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x10c>)
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10d      	bne.n	80025d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025bc:	e00a      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	2b04      	cmp	r3, #4
 80025c2:	d102      	bne.n	80025ca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80025c4:	4b25      	ldr	r3, [pc, #148]	@ (800265c <HAL_RCC_GetSysClockFreq+0x110>)
 80025c6:	61bb      	str	r3, [r7, #24]
 80025c8:	e004      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d101      	bne.n	80025d4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80025d0:	4b23      	ldr	r3, [pc, #140]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x114>)
 80025d2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	2b0c      	cmp	r3, #12
 80025d8:	d134      	bne.n	8002644 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80025da:	4b1e      	ldr	r3, [pc, #120]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x108>)
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	f003 0303 	and.w	r3, r3, #3
 80025e2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d003      	beq.n	80025f2 <HAL_RCC_GetSysClockFreq+0xa6>
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	2b03      	cmp	r3, #3
 80025ee:	d003      	beq.n	80025f8 <HAL_RCC_GetSysClockFreq+0xac>
 80025f0:	e005      	b.n	80025fe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80025f2:	4b1a      	ldr	r3, [pc, #104]	@ (800265c <HAL_RCC_GetSysClockFreq+0x110>)
 80025f4:	617b      	str	r3, [r7, #20]
      break;
 80025f6:	e005      	b.n	8002604 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80025f8:	4b19      	ldr	r3, [pc, #100]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x114>)
 80025fa:	617b      	str	r3, [r7, #20]
      break;
 80025fc:	e002      	b.n	8002604 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	617b      	str	r3, [r7, #20]
      break;
 8002602:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002604:	4b13      	ldr	r3, [pc, #76]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x108>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	091b      	lsrs	r3, r3, #4
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	3301      	adds	r3, #1
 8002610:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002612:	4b10      	ldr	r3, [pc, #64]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x108>)
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	0a1b      	lsrs	r3, r3, #8
 8002618:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	fb03 f202 	mul.w	r2, r3, r2
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	fbb2 f3f3 	udiv	r3, r2, r3
 8002628:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x108>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	0e5b      	lsrs	r3, r3, #25
 8002630:	f003 0303 	and.w	r3, r3, #3
 8002634:	3301      	adds	r3, #1
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002642:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002644:	69bb      	ldr	r3, [r7, #24]
}
 8002646:	4618      	mov	r0, r3
 8002648:	3724      	adds	r7, #36	@ 0x24
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	40021000 	.word	0x40021000
 8002658:	080087e0 	.word	0x080087e0
 800265c:	00f42400 	.word	0x00f42400
 8002660:	007a1200 	.word	0x007a1200

08002664 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002668:	4b03      	ldr	r3, [pc, #12]	@ (8002678 <HAL_RCC_GetHCLKFreq+0x14>)
 800266a:	681b      	ldr	r3, [r3, #0]
}
 800266c:	4618      	mov	r0, r3
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	20000000 	.word	0x20000000

0800267c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002680:	f7ff fff0 	bl	8002664 <HAL_RCC_GetHCLKFreq>
 8002684:	4602      	mov	r2, r0
 8002686:	4b06      	ldr	r3, [pc, #24]	@ (80026a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	0a1b      	lsrs	r3, r3, #8
 800268c:	f003 0307 	and.w	r3, r3, #7
 8002690:	4904      	ldr	r1, [pc, #16]	@ (80026a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002692:	5ccb      	ldrb	r3, [r1, r3]
 8002694:	f003 031f 	and.w	r3, r3, #31
 8002698:	fa22 f303 	lsr.w	r3, r2, r3
}
 800269c:	4618      	mov	r0, r3
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	40021000 	.word	0x40021000
 80026a4:	080087d8 	.word	0x080087d8

080026a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80026ac:	f7ff ffda 	bl	8002664 <HAL_RCC_GetHCLKFreq>
 80026b0:	4602      	mov	r2, r0
 80026b2:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	0adb      	lsrs	r3, r3, #11
 80026b8:	f003 0307 	and.w	r3, r3, #7
 80026bc:	4904      	ldr	r1, [pc, #16]	@ (80026d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80026be:	5ccb      	ldrb	r3, [r1, r3]
 80026c0:	f003 031f 	and.w	r3, r3, #31
 80026c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	40021000 	.word	0x40021000
 80026d0:	080087d8 	.word	0x080087d8

080026d4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	220f      	movs	r2, #15
 80026e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80026e4:	4b12      	ldr	r3, [pc, #72]	@ (8002730 <HAL_RCC_GetClockConfig+0x5c>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 0203 	and.w	r2, r3, #3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80026f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002730 <HAL_RCC_GetClockConfig+0x5c>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80026fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002730 <HAL_RCC_GetClockConfig+0x5c>)
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002708:	4b09      	ldr	r3, [pc, #36]	@ (8002730 <HAL_RCC_GetClockConfig+0x5c>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	08db      	lsrs	r3, r3, #3
 800270e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002716:	4b07      	ldr	r3, [pc, #28]	@ (8002734 <HAL_RCC_GetClockConfig+0x60>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0207 	and.w	r2, r3, #7
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	601a      	str	r2, [r3, #0]
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40021000 	.word	0x40021000
 8002734:	40022000 	.word	0x40022000

08002738 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002740:	2300      	movs	r3, #0
 8002742:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002744:	4b2a      	ldr	r3, [pc, #168]	@ (80027f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d003      	beq.n	8002758 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002750:	f7ff f984 	bl	8001a5c <HAL_PWREx_GetVoltageRange>
 8002754:	6178      	str	r0, [r7, #20]
 8002756:	e014      	b.n	8002782 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002758:	4b25      	ldr	r3, [pc, #148]	@ (80027f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800275a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275c:	4a24      	ldr	r2, [pc, #144]	@ (80027f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800275e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002762:	6593      	str	r3, [r2, #88]	@ 0x58
 8002764:	4b22      	ldr	r3, [pc, #136]	@ (80027f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002770:	f7ff f974 	bl	8001a5c <HAL_PWREx_GetVoltageRange>
 8002774:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002776:	4b1e      	ldr	r3, [pc, #120]	@ (80027f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800277a:	4a1d      	ldr	r2, [pc, #116]	@ (80027f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800277c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002780:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002788:	d10b      	bne.n	80027a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b80      	cmp	r3, #128	@ 0x80
 800278e:	d919      	bls.n	80027c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2ba0      	cmp	r3, #160	@ 0xa0
 8002794:	d902      	bls.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002796:	2302      	movs	r3, #2
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	e013      	b.n	80027c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800279c:	2301      	movs	r3, #1
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	e010      	b.n	80027c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b80      	cmp	r3, #128	@ 0x80
 80027a6:	d902      	bls.n	80027ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80027a8:	2303      	movs	r3, #3
 80027aa:	613b      	str	r3, [r7, #16]
 80027ac:	e00a      	b.n	80027c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2b80      	cmp	r3, #128	@ 0x80
 80027b2:	d102      	bne.n	80027ba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80027b4:	2302      	movs	r3, #2
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	e004      	b.n	80027c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b70      	cmp	r3, #112	@ 0x70
 80027be:	d101      	bne.n	80027c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80027c0:	2301      	movs	r3, #1
 80027c2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80027c4:	4b0b      	ldr	r3, [pc, #44]	@ (80027f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f023 0207 	bic.w	r2, r3, #7
 80027cc:	4909      	ldr	r1, [pc, #36]	@ (80027f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80027d4:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0307 	and.w	r3, r3, #7
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d001      	beq.n	80027e6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40021000 	.word	0x40021000
 80027f4:	40022000 	.word	0x40022000

080027f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b086      	sub	sp, #24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002800:	2300      	movs	r3, #0
 8002802:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002804:	2300      	movs	r3, #0
 8002806:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002810:	2b00      	cmp	r3, #0
 8002812:	d031      	beq.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002818:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800281c:	d01a      	beq.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800281e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002822:	d814      	bhi.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002824:	2b00      	cmp	r3, #0
 8002826:	d009      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002828:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800282c:	d10f      	bne.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800282e:	4b5d      	ldr	r3, [pc, #372]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	4a5c      	ldr	r2, [pc, #368]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002838:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800283a:	e00c      	b.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	3304      	adds	r3, #4
 8002840:	2100      	movs	r1, #0
 8002842:	4618      	mov	r0, r3
 8002844:	f000 fa44 	bl	8002cd0 <RCCEx_PLLSAI1_Config>
 8002848:	4603      	mov	r3, r0
 800284a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800284c:	e003      	b.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	74fb      	strb	r3, [r7, #19]
      break;
 8002852:	e000      	b.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002854:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002856:	7cfb      	ldrb	r3, [r7, #19]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d10b      	bne.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800285c:	4b51      	ldr	r3, [pc, #324]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800285e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002862:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286a:	494e      	ldr	r1, [pc, #312]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800286c:	4313      	orrs	r3, r2
 800286e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002872:	e001      	b.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002874:	7cfb      	ldrb	r3, [r7, #19]
 8002876:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002880:	2b00      	cmp	r3, #0
 8002882:	f000 809e 	beq.w	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002886:	2300      	movs	r3, #0
 8002888:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800288a:	4b46      	ldr	r3, [pc, #280]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800288c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800289a:	2300      	movs	r3, #0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00d      	beq.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028a0:	4b40      	ldr	r3, [pc, #256]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80028a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a4:	4a3f      	ldr	r2, [pc, #252]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80028a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80028ac:	4b3d      	ldr	r3, [pc, #244]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80028ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b4:	60bb      	str	r3, [r7, #8]
 80028b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028b8:	2301      	movs	r3, #1
 80028ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028bc:	4b3a      	ldr	r3, [pc, #232]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a39      	ldr	r2, [pc, #228]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80028c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028c8:	f7fe fdae 	bl	8001428 <HAL_GetTick>
 80028cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80028ce:	e009      	b.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028d0:	f7fe fdaa 	bl	8001428 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d902      	bls.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	74fb      	strb	r3, [r7, #19]
        break;
 80028e2:	e005      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80028e4:	4b30      	ldr	r3, [pc, #192]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d0ef      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80028f0:	7cfb      	ldrb	r3, [r7, #19]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d15a      	bne.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80028f6:	4b2b      	ldr	r3, [pc, #172]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80028f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002900:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d01e      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800290c:	697a      	ldr	r2, [r7, #20]
 800290e:	429a      	cmp	r2, r3
 8002910:	d019      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002912:	4b24      	ldr	r3, [pc, #144]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002918:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800291c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800291e:	4b21      	ldr	r3, [pc, #132]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002924:	4a1f      	ldr	r2, [pc, #124]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002926:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800292a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800292e:	4b1d      	ldr	r3, [pc, #116]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002934:	4a1b      	ldr	r2, [pc, #108]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800293a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800293e:	4a19      	ldr	r2, [pc, #100]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b00      	cmp	r3, #0
 800294e:	d016      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002950:	f7fe fd6a 	bl	8001428 <HAL_GetTick>
 8002954:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002956:	e00b      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002958:	f7fe fd66 	bl	8001428 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002966:	4293      	cmp	r3, r2
 8002968:	d902      	bls.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	74fb      	strb	r3, [r7, #19]
            break;
 800296e:	e006      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002970:	4b0c      	ldr	r3, [pc, #48]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d0ec      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800297e:	7cfb      	ldrb	r3, [r7, #19]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10b      	bne.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002984:	4b07      	ldr	r3, [pc, #28]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800298a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002992:	4904      	ldr	r1, [pc, #16]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002994:	4313      	orrs	r3, r2
 8002996:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800299a:	e009      	b.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800299c:	7cfb      	ldrb	r3, [r7, #19]
 800299e:	74bb      	strb	r3, [r7, #18]
 80029a0:	e006      	b.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80029a2:	bf00      	nop
 80029a4:	40021000 	.word	0x40021000
 80029a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029ac:	7cfb      	ldrb	r3, [r7, #19]
 80029ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029b0:	7c7b      	ldrb	r3, [r7, #17]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d105      	bne.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029b6:	4b9e      	ldr	r3, [pc, #632]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80029b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ba:	4a9d      	ldr	r2, [pc, #628]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80029bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029c0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00a      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029ce:	4b98      	ldr	r3, [pc, #608]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80029d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d4:	f023 0203 	bic.w	r2, r3, #3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	4994      	ldr	r1, [pc, #592]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80029de:	4313      	orrs	r3, r2
 80029e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d00a      	beq.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029f0:	4b8f      	ldr	r3, [pc, #572]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80029f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029f6:	f023 020c 	bic.w	r2, r3, #12
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fe:	498c      	ldr	r1, [pc, #560]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0304 	and.w	r3, r3, #4
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00a      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a12:	4b87      	ldr	r3, [pc, #540]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a18:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a20:	4983      	ldr	r1, [pc, #524]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0308 	and.w	r3, r3, #8
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d00a      	beq.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a34:	4b7e      	ldr	r3, [pc, #504]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a42:	497b      	ldr	r1, [pc, #492]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0320 	and.w	r3, r3, #32
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00a      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a56:	4b76      	ldr	r3, [pc, #472]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a5c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a64:	4972      	ldr	r1, [pc, #456]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d00a      	beq.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a78:	4b6d      	ldr	r3, [pc, #436]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a7e:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a86:	496a      	ldr	r1, [pc, #424]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00a      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a9a:	4b65      	ldr	r3, [pc, #404]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aa0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa8:	4961      	ldr	r1, [pc, #388]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00a      	beq.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002abc:	4b5c      	ldr	r3, [pc, #368]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ac2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aca:	4959      	ldr	r1, [pc, #356]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d00a      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ade:	4b54      	ldr	r3, [pc, #336]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ae4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aec:	4950      	ldr	r1, [pc, #320]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00a      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b00:	4b4b      	ldr	r3, [pc, #300]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b06:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b0e:	4948      	ldr	r1, [pc, #288]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00a      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002b22:	4b43      	ldr	r3, [pc, #268]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b28:	f023 0203 	bic.w	r2, r3, #3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b30:	493f      	ldr	r1, [pc, #252]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d028      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b44:	4b3a      	ldr	r3, [pc, #232]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b4a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b52:	4937      	ldr	r1, [pc, #220]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b62:	d106      	bne.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b64:	4b32      	ldr	r3, [pc, #200]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	4a31      	ldr	r2, [pc, #196]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b6e:	60d3      	str	r3, [r2, #12]
 8002b70:	e011      	b.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b7a:	d10c      	bne.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	3304      	adds	r3, #4
 8002b80:	2101      	movs	r1, #1
 8002b82:	4618      	mov	r0, r3
 8002b84:	f000 f8a4 	bl	8002cd0 <RCCEx_PLLSAI1_Config>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002b8c:	7cfb      	ldrb	r3, [r7, #19]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 8002b92:	7cfb      	ldrb	r3, [r7, #19]
 8002b94:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d028      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ba2:	4b23      	ldr	r3, [pc, #140]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ba8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb0:	491f      	ldr	r1, [pc, #124]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bc0:	d106      	bne.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	4a1a      	ldr	r2, [pc, #104]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002bc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bcc:	60d3      	str	r3, [r2, #12]
 8002bce:	e011      	b.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002bd8:	d10c      	bne.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	3304      	adds	r3, #4
 8002bde:	2101      	movs	r1, #1
 8002be0:	4618      	mov	r0, r3
 8002be2:	f000 f875 	bl	8002cd0 <RCCEx_PLLSAI1_Config>
 8002be6:	4603      	mov	r3, r0
 8002be8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bea:	7cfb      	ldrb	r3, [r7, #19]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8002bf0:	7cfb      	ldrb	r3, [r7, #19]
 8002bf2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d02b      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c00:	4b0b      	ldr	r3, [pc, #44]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c0e:	4908      	ldr	r1, [pc, #32]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c1e:	d109      	bne.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c20:	4b03      	ldr	r3, [pc, #12]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	4a02      	ldr	r2, [pc, #8]	@ (8002c30 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c2a:	60d3      	str	r3, [r2, #12]
 8002c2c:	e014      	b.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x460>
 8002c2e:	bf00      	nop
 8002c30:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c3c:	d10c      	bne.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	3304      	adds	r3, #4
 8002c42:	2101      	movs	r1, #1
 8002c44:	4618      	mov	r0, r3
 8002c46:	f000 f843 	bl	8002cd0 <RCCEx_PLLSAI1_Config>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c4e:	7cfb      	ldrb	r3, [r7, #19]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8002c54:	7cfb      	ldrb	r3, [r7, #19]
 8002c56:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d01c      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c64:	4b19      	ldr	r3, [pc, #100]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c6a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c72:	4916      	ldr	r1, [pc, #88]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c82:	d10c      	bne.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	3304      	adds	r3, #4
 8002c88:	2102      	movs	r1, #2
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f000 f820 	bl	8002cd0 <RCCEx_PLLSAI1_Config>
 8002c90:	4603      	mov	r3, r0
 8002c92:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c94:	7cfb      	ldrb	r3, [r7, #19]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 8002c9a:	7cfb      	ldrb	r3, [r7, #19]
 8002c9c:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00a      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002caa:	4b08      	ldr	r3, [pc, #32]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cb0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cb8:	4904      	ldr	r1, [pc, #16]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002cc0:	7cbb      	ldrb	r3, [r7, #18]
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3718      	adds	r7, #24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000

08002cd0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002cde:	4b74      	ldr	r3, [pc, #464]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	f003 0303 	and.w	r3, r3, #3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d018      	beq.n	8002d1c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002cea:	4b71      	ldr	r3, [pc, #452]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f003 0203 	and.w	r2, r3, #3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d10d      	bne.n	8002d16 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
       ||
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d009      	beq.n	8002d16 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002d02:	4b6b      	ldr	r3, [pc, #428]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	091b      	lsrs	r3, r3, #4
 8002d08:	f003 0307 	and.w	r3, r3, #7
 8002d0c:	1c5a      	adds	r2, r3, #1
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
       ||
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d047      	beq.n	8002da6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	73fb      	strb	r3, [r7, #15]
 8002d1a:	e044      	b.n	8002da6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2b03      	cmp	r3, #3
 8002d22:	d018      	beq.n	8002d56 <RCCEx_PLLSAI1_Config+0x86>
 8002d24:	2b03      	cmp	r3, #3
 8002d26:	d825      	bhi.n	8002d74 <RCCEx_PLLSAI1_Config+0xa4>
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d002      	beq.n	8002d32 <RCCEx_PLLSAI1_Config+0x62>
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d009      	beq.n	8002d44 <RCCEx_PLLSAI1_Config+0x74>
 8002d30:	e020      	b.n	8002d74 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d32:	4b5f      	ldr	r3, [pc, #380]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d11d      	bne.n	8002d7a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d42:	e01a      	b.n	8002d7a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d44:	4b5a      	ldr	r3, [pc, #360]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d116      	bne.n	8002d7e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d54:	e013      	b.n	8002d7e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002d56:	4b56      	ldr	r3, [pc, #344]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10f      	bne.n	8002d82 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d62:	4b53      	ldr	r3, [pc, #332]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d109      	bne.n	8002d82 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d72:	e006      	b.n	8002d82 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	73fb      	strb	r3, [r7, #15]
      break;
 8002d78:	e004      	b.n	8002d84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d7a:	bf00      	nop
 8002d7c:	e002      	b.n	8002d84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d7e:	bf00      	nop
 8002d80:	e000      	b.n	8002d84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d82:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d10d      	bne.n	8002da6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d8a:	4b49      	ldr	r3, [pc, #292]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6819      	ldr	r1, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	011b      	lsls	r3, r3, #4
 8002d9e:	430b      	orrs	r3, r1
 8002da0:	4943      	ldr	r1, [pc, #268]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002da6:	7bfb      	ldrb	r3, [r7, #15]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d17c      	bne.n	8002ea6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002dac:	4b40      	ldr	r3, [pc, #256]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a3f      	ldr	r2, [pc, #252]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002db2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002db6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002db8:	f7fe fb36 	bl	8001428 <HAL_GetTick>
 8002dbc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002dbe:	e009      	b.n	8002dd4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002dc0:	f7fe fb32 	bl	8001428 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d902      	bls.n	8002dd4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	73fb      	strb	r3, [r7, #15]
        break;
 8002dd2:	e005      	b.n	8002de0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002dd4:	4b36      	ldr	r3, [pc, #216]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1ef      	bne.n	8002dc0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002de0:	7bfb      	ldrb	r3, [r7, #15]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d15f      	bne.n	8002ea6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d110      	bne.n	8002e0e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002dec:	4b30      	ldr	r3, [pc, #192]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8002df4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	6892      	ldr	r2, [r2, #8]
 8002dfc:	0211      	lsls	r1, r2, #8
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	68d2      	ldr	r2, [r2, #12]
 8002e02:	06d2      	lsls	r2, r2, #27
 8002e04:	430a      	orrs	r2, r1
 8002e06:	492a      	ldr	r1, [pc, #168]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	610b      	str	r3, [r1, #16]
 8002e0c:	e027      	b.n	8002e5e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d112      	bne.n	8002e3a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e14:	4b26      	ldr	r3, [pc, #152]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002e1c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6892      	ldr	r2, [r2, #8]
 8002e24:	0211      	lsls	r1, r2, #8
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	6912      	ldr	r2, [r2, #16]
 8002e2a:	0852      	lsrs	r2, r2, #1
 8002e2c:	3a01      	subs	r2, #1
 8002e2e:	0552      	lsls	r2, r2, #21
 8002e30:	430a      	orrs	r2, r1
 8002e32:	491f      	ldr	r1, [pc, #124]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	610b      	str	r3, [r1, #16]
 8002e38:	e011      	b.n	8002e5e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002e42:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	6892      	ldr	r2, [r2, #8]
 8002e4a:	0211      	lsls	r1, r2, #8
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6952      	ldr	r2, [r2, #20]
 8002e50:	0852      	lsrs	r2, r2, #1
 8002e52:	3a01      	subs	r2, #1
 8002e54:	0652      	lsls	r2, r2, #25
 8002e56:	430a      	orrs	r2, r1
 8002e58:	4915      	ldr	r1, [pc, #84]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002e5e:	4b14      	ldr	r3, [pc, #80]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a13      	ldr	r2, [pc, #76]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e64:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e68:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e6a:	f7fe fadd 	bl	8001428 <HAL_GetTick>
 8002e6e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e70:	e009      	b.n	8002e86 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e72:	f7fe fad9 	bl	8001428 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d902      	bls.n	8002e86 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	73fb      	strb	r3, [r7, #15]
          break;
 8002e84:	e005      	b.n	8002e92 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e86:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0ef      	beq.n	8002e72 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002e92:	7bfb      	ldrb	r3, [r7, #15]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d106      	bne.n	8002ea6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002e98:	4b05      	ldr	r3, [pc, #20]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e9a:	691a      	ldr	r2, [r3, #16]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	4903      	ldr	r1, [pc, #12]	@ (8002eb0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3710      	adds	r7, #16
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40021000 	.word	0x40021000

08002eb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e054      	b.n	8002f70 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d111      	bne.n	8002ef6 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f001 f832 	bl	8003f44 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d102      	bne.n	8002eee <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a23      	ldr	r2, [pc, #140]	@ (8002f78 <HAL_TIM_Base_Init+0xc4>)
 8002eec:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2202      	movs	r2, #2
 8002efa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	3304      	adds	r3, #4
 8002f06:	4619      	mov	r1, r3
 8002f08:	4610      	mov	r0, r2
 8002f0a:	f000 fc63 	bl	80037d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2201      	movs	r2, #1
 8002f52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	08000f75 	.word	0x08000f75

08002f7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d001      	beq.n	8002f94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e040      	b.n	8003016 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2202      	movs	r2, #2
 8002f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f042 0201 	orr.w	r2, r2, #1
 8002faa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a1c      	ldr	r2, [pc, #112]	@ (8003024 <HAL_TIM_Base_Start_IT+0xa8>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d00e      	beq.n	8002fd4 <HAL_TIM_Base_Start_IT+0x58>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fbe:	d009      	beq.n	8002fd4 <HAL_TIM_Base_Start_IT+0x58>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a18      	ldr	r2, [pc, #96]	@ (8003028 <HAL_TIM_Base_Start_IT+0xac>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d004      	beq.n	8002fd4 <HAL_TIM_Base_Start_IT+0x58>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a17      	ldr	r2, [pc, #92]	@ (800302c <HAL_TIM_Base_Start_IT+0xb0>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d115      	bne.n	8003000 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689a      	ldr	r2, [r3, #8]
 8002fda:	4b15      	ldr	r3, [pc, #84]	@ (8003030 <HAL_TIM_Base_Start_IT+0xb4>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2b06      	cmp	r3, #6
 8002fe4:	d015      	beq.n	8003012 <HAL_TIM_Base_Start_IT+0x96>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fec:	d011      	beq.n	8003012 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f042 0201 	orr.w	r2, r2, #1
 8002ffc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ffe:	e008      	b.n	8003012 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 0201 	orr.w	r2, r2, #1
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	e000      	b.n	8003014 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003012:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40012c00 	.word	0x40012c00
 8003028:	40000400 	.word	0x40000400
 800302c:	40014000 	.word	0x40014000
 8003030:	00010007 	.word	0x00010007

08003034 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e054      	b.n	80030f0 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d111      	bne.n	8003076 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 ff72 	bl	8003f44 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003064:	2b00      	cmp	r3, #0
 8003066:	d102      	bne.n	800306e <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4a23      	ldr	r2, [pc, #140]	@ (80030f8 <HAL_TIM_PWM_Init+0xc4>)
 800306c:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2202      	movs	r2, #2
 800307a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	3304      	adds	r3, #4
 8003086:	4619      	mov	r1, r3
 8003088:	4610      	mov	r0, r2
 800308a:	f000 fba3 	bl	80037d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2201      	movs	r2, #1
 8003092:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2201      	movs	r2, #1
 80030b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3708      	adds	r7, #8
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	080030fd 	.word	0x080030fd

080030fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d026      	beq.n	8003180 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d021      	beq.n	8003180 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f06f 0202 	mvn.w	r2, #2
 8003144:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	699b      	ldr	r3, [r3, #24]
 8003152:	f003 0303 	and.w	r3, r3, #3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d005      	beq.n	8003166 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	4798      	blx	r3
 8003164:	e009      	b.n	800317a <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	d026      	beq.n	80031d8 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f003 0304 	and.w	r3, r3, #4
 8003190:	2b00      	cmp	r3, #0
 8003192:	d021      	beq.n	80031d8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f06f 0204 	mvn.w	r2, #4
 800319c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2202      	movs	r2, #2
 80031a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d005      	beq.n	80031be <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	4798      	blx	r3
 80031bc:	e009      	b.n	80031d2 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	f003 0308 	and.w	r3, r3, #8
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d026      	beq.n	8003230 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	f003 0308 	and.w	r3, r3, #8
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d021      	beq.n	8003230 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f06f 0208 	mvn.w	r2, #8
 80031f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2204      	movs	r2, #4
 80031fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	69db      	ldr	r3, [r3, #28]
 8003202:	f003 0303 	and.w	r3, r3, #3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d005      	beq.n	8003216 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	4798      	blx	r3
 8003214:	e009      	b.n	800322a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	f003 0310 	and.w	r3, r3, #16
 8003236:	2b00      	cmp	r3, #0
 8003238:	d026      	beq.n	8003288 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f003 0310 	and.w	r3, r3, #16
 8003240:	2b00      	cmp	r3, #0
 8003242:	d021      	beq.n	8003288 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f06f 0210 	mvn.w	r2, #16
 800324c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2208      	movs	r2, #8
 8003252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800325e:	2b00      	cmp	r3, #0
 8003260:	d005      	beq.n	800326e <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	4798      	blx	r3
 800326c:	e009      	b.n	8003282 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00e      	beq.n	80032b0 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b00      	cmp	r3, #0
 800329a:	d009      	beq.n	80032b0 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f06f 0201 	mvn.w	r2, #1
 80032a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d104      	bne.n	80032c4 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00e      	beq.n	80032e2 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d009      	beq.n	80032e2 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80032d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00e      	beq.n	800330a <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d009      	beq.n	800330a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80032fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00e      	beq.n	8003332 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800331a:	2b00      	cmp	r3, #0
 800331c:	d009      	beq.n	8003332 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003326:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	f003 0320 	and.w	r3, r3, #32
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00e      	beq.n	800335a <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f003 0320 	and.w	r3, r3, #32
 8003342:	2b00      	cmp	r3, #0
 8003344:	d009      	beq.n	800335a <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f06f 0220 	mvn.w	r2, #32
 800334e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800335a:	bf00      	nop
 800335c:	3710      	adds	r7, #16
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
	...

08003364 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	60b9      	str	r1, [r7, #8]
 800336e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003370:	2300      	movs	r3, #0
 8003372:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800337a:	2b01      	cmp	r3, #1
 800337c:	d101      	bne.n	8003382 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800337e:	2302      	movs	r3, #2
 8003380:	e0ff      	b.n	8003582 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2201      	movs	r2, #1
 8003386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b14      	cmp	r3, #20
 800338e:	f200 80f0 	bhi.w	8003572 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003392:	a201      	add	r2, pc, #4	@ (adr r2, 8003398 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003398:	080033ed 	.word	0x080033ed
 800339c:	08003573 	.word	0x08003573
 80033a0:	08003573 	.word	0x08003573
 80033a4:	08003573 	.word	0x08003573
 80033a8:	0800342d 	.word	0x0800342d
 80033ac:	08003573 	.word	0x08003573
 80033b0:	08003573 	.word	0x08003573
 80033b4:	08003573 	.word	0x08003573
 80033b8:	0800346f 	.word	0x0800346f
 80033bc:	08003573 	.word	0x08003573
 80033c0:	08003573 	.word	0x08003573
 80033c4:	08003573 	.word	0x08003573
 80033c8:	080034af 	.word	0x080034af
 80033cc:	08003573 	.word	0x08003573
 80033d0:	08003573 	.word	0x08003573
 80033d4:	08003573 	.word	0x08003573
 80033d8:	080034f1 	.word	0x080034f1
 80033dc:	08003573 	.word	0x08003573
 80033e0:	08003573 	.word	0x08003573
 80033e4:	08003573 	.word	0x08003573
 80033e8:	08003531 	.word	0x08003531
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68b9      	ldr	r1, [r7, #8]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f000 fa62 	bl	80038bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	699a      	ldr	r2, [r3, #24]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 0208 	orr.w	r2, r2, #8
 8003406:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	699a      	ldr	r2, [r3, #24]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 0204 	bic.w	r2, r2, #4
 8003416:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	6999      	ldr	r1, [r3, #24]
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	691a      	ldr	r2, [r3, #16]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	430a      	orrs	r2, r1
 8003428:	619a      	str	r2, [r3, #24]
      break;
 800342a:	e0a5      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68b9      	ldr	r1, [r7, #8]
 8003432:	4618      	mov	r0, r3
 8003434:	f000 fac0 	bl	80039b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	699a      	ldr	r2, [r3, #24]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003446:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	699a      	ldr	r2, [r3, #24]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003456:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6999      	ldr	r1, [r3, #24]
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	021a      	lsls	r2, r3, #8
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	619a      	str	r2, [r3, #24]
      break;
 800346c:	e084      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68b9      	ldr	r1, [r7, #8]
 8003474:	4618      	mov	r0, r3
 8003476:	f000 fb1b 	bl	8003ab0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	69da      	ldr	r2, [r3, #28]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f042 0208 	orr.w	r2, r2, #8
 8003488:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	69da      	ldr	r2, [r3, #28]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 0204 	bic.w	r2, r2, #4
 8003498:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	69d9      	ldr	r1, [r3, #28]
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	691a      	ldr	r2, [r3, #16]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	61da      	str	r2, [r3, #28]
      break;
 80034ac:	e064      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	68b9      	ldr	r1, [r7, #8]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f000 fb75 	bl	8003ba4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	69da      	ldr	r2, [r3, #28]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	69da      	ldr	r2, [r3, #28]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	69d9      	ldr	r1, [r3, #28]
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	021a      	lsls	r2, r3, #8
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	430a      	orrs	r2, r1
 80034ec:	61da      	str	r2, [r3, #28]
      break;
 80034ee:	e043      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68b9      	ldr	r1, [r7, #8]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f000 fbb2 	bl	8003c60 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0208 	orr.w	r2, r2, #8
 800350a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0204 	bic.w	r2, r2, #4
 800351a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	691a      	ldr	r2, [r3, #16]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800352e:	e023      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	4618      	mov	r0, r3
 8003538:	f000 fbea 	bl	8003d10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800354a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800355a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	021a      	lsls	r2, r3, #8
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003570:	e002      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	75fb      	strb	r3, [r7, #23]
      break;
 8003576:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003580:	7dfb      	ldrb	r3, [r7, #23]
}
 8003582:	4618      	mov	r0, r3
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop

0800358c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003596:	2300      	movs	r3, #0
 8003598:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d101      	bne.n	80035a8 <HAL_TIM_ConfigClockSource+0x1c>
 80035a4:	2302      	movs	r3, #2
 80035a6:	e0b6      	b.n	8003716 <HAL_TIM_ConfigClockSource+0x18a>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80035ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68ba      	ldr	r2, [r7, #8]
 80035da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035e4:	d03e      	beq.n	8003664 <HAL_TIM_ConfigClockSource+0xd8>
 80035e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ea:	f200 8087 	bhi.w	80036fc <HAL_TIM_ConfigClockSource+0x170>
 80035ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035f2:	f000 8086 	beq.w	8003702 <HAL_TIM_ConfigClockSource+0x176>
 80035f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035fa:	d87f      	bhi.n	80036fc <HAL_TIM_ConfigClockSource+0x170>
 80035fc:	2b70      	cmp	r3, #112	@ 0x70
 80035fe:	d01a      	beq.n	8003636 <HAL_TIM_ConfigClockSource+0xaa>
 8003600:	2b70      	cmp	r3, #112	@ 0x70
 8003602:	d87b      	bhi.n	80036fc <HAL_TIM_ConfigClockSource+0x170>
 8003604:	2b60      	cmp	r3, #96	@ 0x60
 8003606:	d050      	beq.n	80036aa <HAL_TIM_ConfigClockSource+0x11e>
 8003608:	2b60      	cmp	r3, #96	@ 0x60
 800360a:	d877      	bhi.n	80036fc <HAL_TIM_ConfigClockSource+0x170>
 800360c:	2b50      	cmp	r3, #80	@ 0x50
 800360e:	d03c      	beq.n	800368a <HAL_TIM_ConfigClockSource+0xfe>
 8003610:	2b50      	cmp	r3, #80	@ 0x50
 8003612:	d873      	bhi.n	80036fc <HAL_TIM_ConfigClockSource+0x170>
 8003614:	2b40      	cmp	r3, #64	@ 0x40
 8003616:	d058      	beq.n	80036ca <HAL_TIM_ConfigClockSource+0x13e>
 8003618:	2b40      	cmp	r3, #64	@ 0x40
 800361a:	d86f      	bhi.n	80036fc <HAL_TIM_ConfigClockSource+0x170>
 800361c:	2b30      	cmp	r3, #48	@ 0x30
 800361e:	d064      	beq.n	80036ea <HAL_TIM_ConfigClockSource+0x15e>
 8003620:	2b30      	cmp	r3, #48	@ 0x30
 8003622:	d86b      	bhi.n	80036fc <HAL_TIM_ConfigClockSource+0x170>
 8003624:	2b20      	cmp	r3, #32
 8003626:	d060      	beq.n	80036ea <HAL_TIM_ConfigClockSource+0x15e>
 8003628:	2b20      	cmp	r3, #32
 800362a:	d867      	bhi.n	80036fc <HAL_TIM_ConfigClockSource+0x170>
 800362c:	2b00      	cmp	r3, #0
 800362e:	d05c      	beq.n	80036ea <HAL_TIM_ConfigClockSource+0x15e>
 8003630:	2b10      	cmp	r3, #16
 8003632:	d05a      	beq.n	80036ea <HAL_TIM_ConfigClockSource+0x15e>
 8003634:	e062      	b.n	80036fc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003646:	f000 fc5c 	bl	8003f02 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003658:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	609a      	str	r2, [r3, #8]
      break;
 8003662:	e04f      	b.n	8003704 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003674:	f000 fc45 	bl	8003f02 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003686:	609a      	str	r2, [r3, #8]
      break;
 8003688:	e03c      	b.n	8003704 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003696:	461a      	mov	r2, r3
 8003698:	f000 fb94 	bl	8003dc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2150      	movs	r1, #80	@ 0x50
 80036a2:	4618      	mov	r0, r3
 80036a4:	f000 fc12 	bl	8003ecc <TIM_ITRx_SetConfig>
      break;
 80036a8:	e02c      	b.n	8003704 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80036b6:	461a      	mov	r2, r3
 80036b8:	f000 fbcc 	bl	8003e54 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2160      	movs	r1, #96	@ 0x60
 80036c2:	4618      	mov	r0, r3
 80036c4:	f000 fc02 	bl	8003ecc <TIM_ITRx_SetConfig>
      break;
 80036c8:	e01c      	b.n	8003704 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036d6:	461a      	mov	r2, r3
 80036d8:	f000 fb74 	bl	8003dc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2140      	movs	r1, #64	@ 0x40
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 fbf2 	bl	8003ecc <TIM_ITRx_SetConfig>
      break;
 80036e8:	e00c      	b.n	8003704 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4619      	mov	r1, r3
 80036f4:	4610      	mov	r0, r2
 80036f6:	f000 fbe9 	bl	8003ecc <TIM_ITRx_SetConfig>
      break;
 80036fa:	e003      	b.n	8003704 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003700:	e000      	b.n	8003704 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003702:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003714:	7bfb      	ldrb	r3, [r7, #15]
}
 8003716:	4618      	mov	r0, r3
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800371e:	b480      	push	{r7}
 8003720:	b083      	sub	sp, #12
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr

08003732 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003732:	b480      	push	{r7}
 8003734:	b083      	sub	sp, #12
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr

0800375a <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800375a:	b480      	push	{r7}
 800375c:	b083      	sub	sp, #12
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003782:	b480      	push	{r7}
 8003784:	b083      	sub	sp, #12
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003796:	b480      	push	{r7}
 8003798:	b083      	sub	sp, #12
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr

080037aa <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80037aa:	b480      	push	{r7}
 80037ac:	b083      	sub	sp, #12
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80037be:	b480      	push	{r7}
 80037c0:	b083      	sub	sp, #12
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
	...

080037d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	4a31      	ldr	r2, [pc, #196]	@ (80038ac <TIM_Base_SetConfig+0xd8>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d007      	beq.n	80037fc <TIM_Base_SetConfig+0x28>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037f2:	d003      	beq.n	80037fc <TIM_Base_SetConfig+0x28>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a2e      	ldr	r2, [pc, #184]	@ (80038b0 <TIM_Base_SetConfig+0xdc>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d108      	bne.n	800380e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003802:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	68fa      	ldr	r2, [r7, #12]
 800380a:	4313      	orrs	r3, r2
 800380c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a26      	ldr	r2, [pc, #152]	@ (80038ac <TIM_Base_SetConfig+0xd8>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d00f      	beq.n	8003836 <TIM_Base_SetConfig+0x62>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800381c:	d00b      	beq.n	8003836 <TIM_Base_SetConfig+0x62>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a23      	ldr	r2, [pc, #140]	@ (80038b0 <TIM_Base_SetConfig+0xdc>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d007      	beq.n	8003836 <TIM_Base_SetConfig+0x62>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a22      	ldr	r2, [pc, #136]	@ (80038b4 <TIM_Base_SetConfig+0xe0>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d003      	beq.n	8003836 <TIM_Base_SetConfig+0x62>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a21      	ldr	r2, [pc, #132]	@ (80038b8 <TIM_Base_SetConfig+0xe4>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d108      	bne.n	8003848 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800383c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	4313      	orrs	r3, r2
 8003846:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	4313      	orrs	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a10      	ldr	r2, [pc, #64]	@ (80038ac <TIM_Base_SetConfig+0xd8>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d007      	beq.n	800387e <TIM_Base_SetConfig+0xaa>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a10      	ldr	r2, [pc, #64]	@ (80038b4 <TIM_Base_SetConfig+0xe0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d003      	beq.n	800387e <TIM_Base_SetConfig+0xaa>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a0f      	ldr	r2, [pc, #60]	@ (80038b8 <TIM_Base_SetConfig+0xe4>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d103      	bne.n	8003886 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	691a      	ldr	r2, [r3, #16]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f043 0204 	orr.w	r2, r3, #4
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2201      	movs	r2, #1
 8003896:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	601a      	str	r2, [r3, #0]
}
 800389e:	bf00      	nop
 80038a0:	3714      	adds	r7, #20
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	40012c00 	.word	0x40012c00
 80038b0:	40000400 	.word	0x40000400
 80038b4:	40014000 	.word	0x40014000
 80038b8:	40014400 	.word	0x40014400

080038bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038bc:	b480      	push	{r7}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a1b      	ldr	r3, [r3, #32]
 80038d0:	f023 0201 	bic.w	r2, r3, #1
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f023 0303 	bic.w	r3, r3, #3
 80038f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68fa      	ldr	r2, [r7, #12]
 80038fe:	4313      	orrs	r3, r2
 8003900:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	f023 0302 	bic.w	r3, r3, #2
 8003908:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	4313      	orrs	r3, r2
 8003912:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a25      	ldr	r2, [pc, #148]	@ (80039ac <TIM_OC1_SetConfig+0xf0>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d007      	beq.n	800392c <TIM_OC1_SetConfig+0x70>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a24      	ldr	r2, [pc, #144]	@ (80039b0 <TIM_OC1_SetConfig+0xf4>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d003      	beq.n	800392c <TIM_OC1_SetConfig+0x70>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a23      	ldr	r2, [pc, #140]	@ (80039b4 <TIM_OC1_SetConfig+0xf8>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d10e      	bne.n	800394a <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	f023 0204 	bic.w	r2, r3, #4
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	f023 0308 	bic.w	r3, r3, #8
 800393e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	697a      	ldr	r2, [r7, #20]
 8003946:	4313      	orrs	r3, r2
 8003948:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a17      	ldr	r2, [pc, #92]	@ (80039ac <TIM_OC1_SetConfig+0xf0>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d007      	beq.n	8003962 <TIM_OC1_SetConfig+0xa6>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a16      	ldr	r2, [pc, #88]	@ (80039b0 <TIM_OC1_SetConfig+0xf4>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d003      	beq.n	8003962 <TIM_OC1_SetConfig+0xa6>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a15      	ldr	r2, [pc, #84]	@ (80039b4 <TIM_OC1_SetConfig+0xf8>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d111      	bne.n	8003986 <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003968:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003970:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	4313      	orrs	r3, r2
 800397a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	4313      	orrs	r3, r2
 8003984:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	621a      	str	r2, [r3, #32]
}
 80039a0:	bf00      	nop
 80039a2:	371c      	adds	r7, #28
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	40012c00 	.word	0x40012c00
 80039b0:	40014000 	.word	0x40014000
 80039b4:	40014400 	.word	0x40014400

080039b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b087      	sub	sp, #28
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	f023 0210 	bic.w	r2, r3, #16
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	021b      	lsls	r3, r3, #8
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	f023 0320 	bic.w	r3, r3, #32
 8003a06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	011b      	lsls	r3, r3, #4
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	4a23      	ldr	r2, [pc, #140]	@ (8003aa4 <TIM_OC2_SetConfig+0xec>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d10f      	bne.n	8003a3c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	011b      	lsls	r3, r3, #4
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a19      	ldr	r2, [pc, #100]	@ (8003aa4 <TIM_OC2_SetConfig+0xec>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d007      	beq.n	8003a54 <TIM_OC2_SetConfig+0x9c>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a18      	ldr	r2, [pc, #96]	@ (8003aa8 <TIM_OC2_SetConfig+0xf0>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d003      	beq.n	8003a54 <TIM_OC2_SetConfig+0x9c>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a17      	ldr	r2, [pc, #92]	@ (8003aac <TIM_OC2_SetConfig+0xf4>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d113      	bne.n	8003a7c <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	699b      	ldr	r3, [r3, #24]
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	621a      	str	r2, [r3, #32]
}
 8003a96:	bf00      	nop
 8003a98:	371c      	adds	r7, #28
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	40012c00 	.word	0x40012c00
 8003aa8:	40014000 	.word	0x40014000
 8003aac:	40014400 	.word	0x40014400

08003ab0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b087      	sub	sp, #28
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a1b      	ldr	r3, [r3, #32]
 8003ac4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 0303 	bic.w	r3, r3, #3
 8003aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003afc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	021b      	lsls	r3, r3, #8
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a22      	ldr	r2, [pc, #136]	@ (8003b98 <TIM_OC3_SetConfig+0xe8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d10f      	bne.n	8003b32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	021b      	lsls	r3, r3, #8
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a18      	ldr	r2, [pc, #96]	@ (8003b98 <TIM_OC3_SetConfig+0xe8>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d007      	beq.n	8003b4a <TIM_OC3_SetConfig+0x9a>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a17      	ldr	r2, [pc, #92]	@ (8003b9c <TIM_OC3_SetConfig+0xec>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d003      	beq.n	8003b4a <TIM_OC3_SetConfig+0x9a>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a16      	ldr	r2, [pc, #88]	@ (8003ba0 <TIM_OC3_SetConfig+0xf0>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d113      	bne.n	8003b72 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	011b      	lsls	r3, r3, #4
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	621a      	str	r2, [r3, #32]
}
 8003b8c:	bf00      	nop
 8003b8e:	371c      	adds	r7, #28
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr
 8003b98:	40012c00 	.word	0x40012c00
 8003b9c:	40014000 	.word	0x40014000
 8003ba0:	40014400 	.word	0x40014400

08003ba4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b087      	sub	sp, #28
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	69db      	ldr	r3, [r3, #28]
 8003bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	021b      	lsls	r3, r3, #8
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003bf2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	031b      	lsls	r3, r3, #12
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a14      	ldr	r2, [pc, #80]	@ (8003c54 <TIM_OC4_SetConfig+0xb0>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d007      	beq.n	8003c18 <TIM_OC4_SetConfig+0x74>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a13      	ldr	r2, [pc, #76]	@ (8003c58 <TIM_OC4_SetConfig+0xb4>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d003      	beq.n	8003c18 <TIM_OC4_SetConfig+0x74>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a12      	ldr	r2, [pc, #72]	@ (8003c5c <TIM_OC4_SetConfig+0xb8>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d109      	bne.n	8003c2c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	695b      	ldr	r3, [r3, #20]
 8003c24:	019b      	lsls	r3, r3, #6
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	621a      	str	r2, [r3, #32]
}
 8003c46:	bf00      	nop
 8003c48:	371c      	adds	r7, #28
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	40012c00 	.word	0x40012c00
 8003c58:	40014000 	.word	0x40014000
 8003c5c:	40014400 	.word	0x40014400

08003c60 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b087      	sub	sp, #28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a1b      	ldr	r3, [r3, #32]
 8003c6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003ca4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	041b      	lsls	r3, r3, #16
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a13      	ldr	r2, [pc, #76]	@ (8003d04 <TIM_OC5_SetConfig+0xa4>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d007      	beq.n	8003cca <TIM_OC5_SetConfig+0x6a>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a12      	ldr	r2, [pc, #72]	@ (8003d08 <TIM_OC5_SetConfig+0xa8>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d003      	beq.n	8003cca <TIM_OC5_SetConfig+0x6a>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a11      	ldr	r2, [pc, #68]	@ (8003d0c <TIM_OC5_SetConfig+0xac>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d109      	bne.n	8003cde <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cd0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	021b      	lsls	r3, r3, #8
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	697a      	ldr	r2, [r7, #20]
 8003ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	621a      	str	r2, [r3, #32]
}
 8003cf8:	bf00      	nop
 8003cfa:	371c      	adds	r7, #28
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	40012c00 	.word	0x40012c00
 8003d08:	40014000 	.word	0x40014000
 8003d0c:	40014400 	.word	0x40014400

08003d10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	021b      	lsls	r3, r3, #8
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003d56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	051b      	lsls	r3, r3, #20
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a14      	ldr	r2, [pc, #80]	@ (8003db8 <TIM_OC6_SetConfig+0xa8>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d007      	beq.n	8003d7c <TIM_OC6_SetConfig+0x6c>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a13      	ldr	r2, [pc, #76]	@ (8003dbc <TIM_OC6_SetConfig+0xac>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d003      	beq.n	8003d7c <TIM_OC6_SetConfig+0x6c>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a12      	ldr	r2, [pc, #72]	@ (8003dc0 <TIM_OC6_SetConfig+0xb0>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d109      	bne.n	8003d90 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	029b      	lsls	r3, r3, #10
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	621a      	str	r2, [r3, #32]
}
 8003daa:	bf00      	nop
 8003dac:	371c      	adds	r7, #28
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	40012c00 	.word	0x40012c00
 8003dbc:	40014000 	.word	0x40014000
 8003dc0:	40014400 	.word	0x40014400

08003dc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b087      	sub	sp, #28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a1b      	ldr	r3, [r3, #32]
 8003dd4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a1b      	ldr	r3, [r3, #32]
 8003dda:	f023 0201 	bic.w	r2, r3, #1
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	4a18      	ldr	r2, [pc, #96]	@ (8003e48 <TIM_TI1_ConfigInputStage+0x84>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d007      	beq.n	8003dfa <TIM_TI1_ConfigInputStage+0x36>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	4a17      	ldr	r2, [pc, #92]	@ (8003e4c <TIM_TI1_ConfigInputStage+0x88>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d003      	beq.n	8003dfa <TIM_TI1_ConfigInputStage+0x36>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	4a16      	ldr	r2, [pc, #88]	@ (8003e50 <TIM_TI1_ConfigInputStage+0x8c>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d105      	bne.n	8003e06 <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	f023 0204 	bic.w	r2, r3, #4
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	011b      	lsls	r3, r3, #4
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f023 030a 	bic.w	r3, r3, #10
 8003e24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	621a      	str	r2, [r3, #32]
}
 8003e3a:	bf00      	nop
 8003e3c:	371c      	adds	r7, #28
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	40012c00 	.word	0x40012c00
 8003e4c:	40014000 	.word	0x40014000
 8003e50:	40014400 	.word	0x40014400

08003e54 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b087      	sub	sp, #28
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6a1b      	ldr	r3, [r3, #32]
 8003e64:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	f023 0210 	bic.w	r2, r3, #16
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4a14      	ldr	r2, [pc, #80]	@ (8003ec8 <TIM_TI2_ConfigInputStage+0x74>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d105      	bne.n	8003e86 <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	031b      	lsls	r3, r3, #12
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ea4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	011b      	lsls	r3, r3, #4
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	621a      	str	r2, [r3, #32]
}
 8003ebc:	bf00      	nop
 8003ebe:	371c      	adds	r7, #28
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	40012c00 	.word	0x40012c00

08003ecc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ee2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ee4:	683a      	ldr	r2, [r7, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	f043 0307 	orr.w	r3, r3, #7
 8003eee:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	68fa      	ldr	r2, [r7, #12]
 8003ef4:	609a      	str	r2, [r3, #8]
}
 8003ef6:	bf00      	nop
 8003ef8:	3714      	adds	r7, #20
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr

08003f02 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f02:	b480      	push	{r7}
 8003f04:	b087      	sub	sp, #28
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	60f8      	str	r0, [r7, #12]
 8003f0a:	60b9      	str	r1, [r7, #8]
 8003f0c:	607a      	str	r2, [r7, #4]
 8003f0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f1c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	021a      	lsls	r2, r3, #8
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	431a      	orrs	r2, r3
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	609a      	str	r2, [r3, #8]
}
 8003f36:	bf00      	nop
 8003f38:	371c      	adds	r7, #28
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
	...

08003f44 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a1e      	ldr	r2, [pc, #120]	@ (8003fc8 <TIM_ResetCallback+0x84>)
 8003f50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a1d      	ldr	r2, [pc, #116]	@ (8003fcc <TIM_ResetCallback+0x88>)
 8003f58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a1c      	ldr	r2, [pc, #112]	@ (8003fd0 <TIM_ResetCallback+0x8c>)
 8003f60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a1b      	ldr	r2, [pc, #108]	@ (8003fd4 <TIM_ResetCallback+0x90>)
 8003f68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a1a      	ldr	r2, [pc, #104]	@ (8003fd8 <TIM_ResetCallback+0x94>)
 8003f70:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a19      	ldr	r2, [pc, #100]	@ (8003fdc <TIM_ResetCallback+0x98>)
 8003f78:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a18      	ldr	r2, [pc, #96]	@ (8003fe0 <TIM_ResetCallback+0x9c>)
 8003f80:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a17      	ldr	r2, [pc, #92]	@ (8003fe4 <TIM_ResetCallback+0xa0>)
 8003f88:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a16      	ldr	r2, [pc, #88]	@ (8003fe8 <TIM_ResetCallback+0xa4>)
 8003f90:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a15      	ldr	r2, [pc, #84]	@ (8003fec <TIM_ResetCallback+0xa8>)
 8003f98:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4a14      	ldr	r2, [pc, #80]	@ (8003ff0 <TIM_ResetCallback+0xac>)
 8003fa0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	4a13      	ldr	r2, [pc, #76]	@ (8003ff4 <TIM_ResetCallback+0xb0>)
 8003fa8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a12      	ldr	r2, [pc, #72]	@ (8003ff8 <TIM_ResetCallback+0xb4>)
 8003fb0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a11      	ldr	r2, [pc, #68]	@ (8003ffc <TIM_ResetCallback+0xb8>)
 8003fb8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	08000e29 	.word	0x08000e29
 8003fcc:	0800371f 	.word	0x0800371f
 8003fd0:	08003797 	.word	0x08003797
 8003fd4:	080037ab 	.word	0x080037ab
 8003fd8:	08003747 	.word	0x08003747
 8003fdc:	0800375b 	.word	0x0800375b
 8003fe0:	08003733 	.word	0x08003733
 8003fe4:	0800376f 	.word	0x0800376f
 8003fe8:	08003783 	.word	0x08003783
 8003fec:	080037bf 	.word	0x080037bf
 8003ff0:	080041cd 	.word	0x080041cd
 8003ff4:	080041e1 	.word	0x080041e1
 8003ff8:	080041f5 	.word	0x080041f5
 8003ffc:	08004209 	.word	0x08004209

08004000 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004010:	2b01      	cmp	r3, #1
 8004012:	d101      	bne.n	8004018 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004014:	2302      	movs	r3, #2
 8004016:	e054      	b.n	80040c2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2202      	movs	r2, #2
 8004024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a24      	ldr	r2, [pc, #144]	@ (80040d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d108      	bne.n	8004054 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004048:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	4313      	orrs	r3, r2
 8004052:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800405a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	4313      	orrs	r3, r2
 8004064:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68fa      	ldr	r2, [r7, #12]
 800406c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a17      	ldr	r2, [pc, #92]	@ (80040d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d00e      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004080:	d009      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a13      	ldr	r2, [pc, #76]	@ (80040d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d004      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a11      	ldr	r2, [pc, #68]	@ (80040d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d10c      	bne.n	80040b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800409c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	40012c00 	.word	0x40012c00
 80040d4:	40000400 	.word	0x40000400
 80040d8:	40014000 	.word	0x40014000

080040dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80040e6:	2300      	movs	r3, #0
 80040e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d101      	bne.n	80040f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80040f4:	2302      	movs	r3, #2
 80040f6:	e060      	b.n	80041ba <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	4313      	orrs	r3, r2
 800410c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	4313      	orrs	r3, r2
 800411a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	4313      	orrs	r3, r2
 8004128:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4313      	orrs	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	4313      	orrs	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	4313      	orrs	r3, r2
 8004152:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415e:	4313      	orrs	r3, r2
 8004160:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	041b      	lsls	r3, r3, #16
 800416e:	4313      	orrs	r3, r2
 8004170:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a14      	ldr	r2, [pc, #80]	@ (80041c8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d115      	bne.n	80041a8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004186:	051b      	lsls	r3, r3, #20
 8004188:	4313      	orrs	r3, r2
 800418a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	69db      	ldr	r3, [r3, #28]
 8004196:	4313      	orrs	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68fa      	ldr	r2, [r7, #12]
 80041ae:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3714      	adds	r7, #20
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	40012c00 	.word	0x40012c00

080041cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d101      	bne.n	800422e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e04e      	b.n	80042cc <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004232:	2b00      	cmp	r3, #0
 8004234:	d114      	bne.n	8004260 <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 fbfc 	bl	8004a3c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d103      	bne.n	8004256 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a20      	ldr	r2, [pc, #128]	@ (80042d4 <HAL_UART_Init+0xb8>)
 8004252:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2224      	movs	r2, #36	@ 0x24
 8004264:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 0201 	bic.w	r2, r2, #1
 8004274:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427a:	2b00      	cmp	r3, #0
 800427c:	d002      	beq.n	8004284 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 fea8 	bl	8004fd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 fc1f 	bl	8004ac8 <UART_SetConfig>
 800428a:	4603      	mov	r3, r0
 800428c:	2b01      	cmp	r3, #1
 800428e:	d101      	bne.n	8004294 <HAL_UART_Init+0x78>
  {
    return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e01b      	b.n	80042cc <HAL_UART_Init+0xb0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	685a      	ldr	r2, [r3, #4]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80042a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689a      	ldr	r2, [r3, #8]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f042 0201 	orr.w	r2, r2, #1
 80042c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 ff27 	bl	8005118 <UART_CheckIdleState>
 80042ca:	4603      	mov	r3, r0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3708      	adds	r7, #8
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	08001055 	.word	0x08001055

080042d8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b08a      	sub	sp, #40	@ 0x28
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	4613      	mov	r3, r2
 80042e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042ec:	2b20      	cmp	r3, #32
 80042ee:	d137      	bne.n	8004360 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d002      	beq.n	80042fc <HAL_UART_Receive_IT+0x24>
 80042f6:	88fb      	ldrh	r3, [r7, #6]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d101      	bne.n	8004300 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e030      	b.n	8004362 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a18      	ldr	r2, [pc, #96]	@ (800436c <HAL_UART_Receive_IT+0x94>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d01f      	beq.n	8004350 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d018      	beq.n	8004350 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	e853 3f00 	ldrex	r3, [r3]
 800432a:	613b      	str	r3, [r7, #16]
   return(result);
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004332:	627b      	str	r3, [r7, #36]	@ 0x24
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	461a      	mov	r2, r3
 800433a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433c:	623b      	str	r3, [r7, #32]
 800433e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004340:	69f9      	ldr	r1, [r7, #28]
 8004342:	6a3a      	ldr	r2, [r7, #32]
 8004344:	e841 2300 	strex	r3, r2, [r1]
 8004348:	61bb      	str	r3, [r7, #24]
   return(result);
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1e6      	bne.n	800431e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004350:	88fb      	ldrh	r3, [r7, #6]
 8004352:	461a      	mov	r2, r3
 8004354:	68b9      	ldr	r1, [r7, #8]
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 fff4 	bl	8005344 <UART_Start_Receive_IT>
 800435c:	4603      	mov	r3, r0
 800435e:	e000      	b.n	8004362 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004360:	2302      	movs	r3, #2
  }
}
 8004362:	4618      	mov	r0, r3
 8004364:	3728      	adds	r7, #40	@ 0x28
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	40008000 	.word	0x40008000

08004370 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b0ba      	sub	sp, #232	@ 0xe8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	69db      	ldr	r3, [r3, #28]
 800437e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004396:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800439a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800439e:	4013      	ands	r3, r2
 80043a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80043a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d115      	bne.n	80043d8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80043ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043b0:	f003 0320 	and.w	r3, r3, #32
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00f      	beq.n	80043d8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80043b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043bc:	f003 0320 	and.w	r3, r3, #32
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d009      	beq.n	80043d8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 82d8 	beq.w	800497e <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	4798      	blx	r3
      }
      return;
 80043d6:	e2d2      	b.n	800497e <HAL_UART_IRQHandler+0x60e>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80043d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 811d 	beq.w	800461c <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80043e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d106      	bne.n	80043fc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80043ee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80043f2:	4b88      	ldr	r3, [pc, #544]	@ (8004614 <HAL_UART_IRQHandler+0x2a4>)
 80043f4:	4013      	ands	r3, r2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	f000 8110 	beq.w	800461c <HAL_UART_IRQHandler+0x2ac>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80043fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004400:	f003 0301 	and.w	r3, r3, #1
 8004404:	2b00      	cmp	r3, #0
 8004406:	d011      	beq.n	800442c <HAL_UART_IRQHandler+0xbc>
 8004408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800440c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00b      	beq.n	800442c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2201      	movs	r2, #1
 800441a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004422:	f043 0201 	orr.w	r2, r3, #1
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800442c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d011      	beq.n	800445c <HAL_UART_IRQHandler+0xec>
 8004438:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800443c:	f003 0301 	and.w	r3, r3, #1
 8004440:	2b00      	cmp	r3, #0
 8004442:	d00b      	beq.n	800445c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2202      	movs	r2, #2
 800444a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004452:	f043 0204 	orr.w	r2, r3, #4
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800445c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d011      	beq.n	800448c <HAL_UART_IRQHandler+0x11c>
 8004468:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800446c:	f003 0301 	and.w	r3, r3, #1
 8004470:	2b00      	cmp	r3, #0
 8004472:	d00b      	beq.n	800448c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2204      	movs	r2, #4
 800447a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004482:	f043 0202 	orr.w	r2, r3, #2
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800448c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004490:	f003 0308 	and.w	r3, r3, #8
 8004494:	2b00      	cmp	r3, #0
 8004496:	d017      	beq.n	80044c8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004498:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800449c:	f003 0320 	and.w	r3, r3, #32
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d105      	bne.n	80044b0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80044a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044a8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d00b      	beq.n	80044c8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2208      	movs	r2, #8
 80044b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044be:	f043 0208 	orr.w	r2, r3, #8
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80044c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d012      	beq.n	80044fa <HAL_UART_IRQHandler+0x18a>
 80044d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d00c      	beq.n	80044fa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80044e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044f0:	f043 0220 	orr.w	r2, r3, #32
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 823e 	beq.w	8004982 <HAL_UART_IRQHandler+0x612>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800450a:	f003 0320 	and.w	r3, r3, #32
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00d      	beq.n	800452e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004512:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004516:	f003 0320 	and.w	r3, r3, #32
 800451a:	2b00      	cmp	r3, #0
 800451c:	d007      	beq.n	800452e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004534:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004542:	2b40      	cmp	r3, #64	@ 0x40
 8004544:	d005      	beq.n	8004552 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004546:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800454a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800454e:	2b00      	cmp	r3, #0
 8004550:	d053      	beq.n	80045fa <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 ffbc 	bl	80054d0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004562:	2b40      	cmp	r3, #64	@ 0x40
 8004564:	d143      	bne.n	80045ee <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	3308      	adds	r3, #8
 800456c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004570:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004574:	e853 3f00 	ldrex	r3, [r3]
 8004578:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800457c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004580:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004584:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	3308      	adds	r3, #8
 800458e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004592:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004596:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800459a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800459e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80045a2:	e841 2300 	strex	r3, r2, [r1]
 80045a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80045aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1d9      	bne.n	8004566 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d013      	beq.n	80045e2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045be:	4a16      	ldr	r2, [pc, #88]	@ (8004618 <HAL_UART_IRQHandler+0x2a8>)
 80045c0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7fd f85d 	bl	8001686 <HAL_DMA_Abort_IT>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d01d      	beq.n	800460e <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80045dc:	4610      	mov	r0, r2
 80045de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045e0:	e015      	b.n	800460e <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045ec:	e00f      	b.n	800460e <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045f8:	e009      	b.n	800460e <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800460c:	e1b9      	b.n	8004982 <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800460e:	bf00      	nop
    return;
 8004610:	e1b7      	b.n	8004982 <HAL_UART_IRQHandler+0x612>
 8004612:	bf00      	nop
 8004614:	04000120 	.word	0x04000120
 8004618:	08005599 	.word	0x08005599

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004620:	2b01      	cmp	r3, #1
 8004622:	f040 8170 	bne.w	8004906 <HAL_UART_IRQHandler+0x596>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800462a:	f003 0310 	and.w	r3, r3, #16
 800462e:	2b00      	cmp	r3, #0
 8004630:	f000 8169 	beq.w	8004906 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004638:	f003 0310 	and.w	r3, r3, #16
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 8162 	beq.w	8004906 <HAL_UART_IRQHandler+0x596>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2210      	movs	r2, #16
 8004648:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004654:	2b40      	cmp	r3, #64	@ 0x40
 8004656:	f040 80d8 	bne.w	800480a <HAL_UART_IRQHandler+0x49a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004666:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800466a:	2b00      	cmp	r3, #0
 800466c:	f000 80af 	beq.w	80047ce <HAL_UART_IRQHandler+0x45e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004676:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800467a:	429a      	cmp	r2, r3
 800467c:	f080 80a7 	bcs.w	80047ce <HAL_UART_IRQHandler+0x45e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004686:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0320 	and.w	r3, r3, #32
 8004696:	2b00      	cmp	r3, #0
 8004698:	f040 8086 	bne.w	80047a8 <HAL_UART_IRQHandler+0x438>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80046a8:	e853 3f00 	ldrex	r3, [r3]
 80046ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80046b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	461a      	mov	r2, r3
 80046c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80046c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80046ca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80046d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80046d6:	e841 2300 	strex	r3, r2, [r1]
 80046da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80046de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1da      	bne.n	800469c <HAL_UART_IRQHandler+0x32c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	3308      	adds	r3, #8
 80046ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046f0:	e853 3f00 	ldrex	r3, [r3]
 80046f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80046f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046f8:	f023 0301 	bic.w	r3, r3, #1
 80046fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	3308      	adds	r3, #8
 8004706:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800470a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800470e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004710:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004712:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004716:	e841 2300 	strex	r3, r2, [r1]
 800471a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800471c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1e1      	bne.n	80046e6 <HAL_UART_IRQHandler+0x376>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	3308      	adds	r3, #8
 8004728:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800472a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800472c:	e853 3f00 	ldrex	r3, [r3]
 8004730:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004732:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004734:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004738:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	3308      	adds	r3, #8
 8004742:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004746:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004748:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800474a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800474c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800474e:	e841 2300 	strex	r3, r2, [r1]
 8004752:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004754:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1e3      	bne.n	8004722 <HAL_UART_IRQHandler+0x3b2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2220      	movs	r2, #32
 800475e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004770:	e853 3f00 	ldrex	r3, [r3]
 8004774:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004778:	f023 0310 	bic.w	r3, r3, #16
 800477c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	461a      	mov	r2, r3
 8004786:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800478a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800478c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004790:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004792:	e841 2300 	strex	r3, r2, [r1]
 8004796:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004798:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1e4      	bne.n	8004768 <HAL_UART_IRQHandler+0x3f8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7fc ff2e 	bl	8001604 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2202      	movs	r2, #2
 80047ac:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	f8b2 1058 	ldrh.w	r1, [r2, #88]	@ 0x58
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 80047c0:	b292      	uxth	r2, r2
 80047c2:	1a8a      	subs	r2, r1, r2
 80047c4:	b292      	uxth	r2, r2
 80047c6:	4611      	mov	r1, r2
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80047cc:	e0db      	b.n	8004986 <HAL_UART_IRQHandler+0x616>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80047d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80047d8:	429a      	cmp	r2, r3
 80047da:	f040 80d4 	bne.w	8004986 <HAL_UART_IRQHandler+0x616>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0320 	and.w	r3, r3, #32
 80047ea:	2b20      	cmp	r3, #32
 80047ec:	f040 80cb 	bne.w	8004986 <HAL_UART_IRQHandler+0x616>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	665a      	str	r2, [r3, #100]	@ 0x64
            huart->RxEventCallback(huart, huart->RxXferSize);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8004802:	4611      	mov	r1, r2
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	4798      	blx	r3
      return;
 8004808:	e0bd      	b.n	8004986 <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004816:	b29b      	uxth	r3, r3
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004824:	b29b      	uxth	r3, r3
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 80af 	beq.w	800498a <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 800482c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004830:	2b00      	cmp	r3, #0
 8004832:	f000 80aa 	beq.w	800498a <HAL_UART_IRQHandler+0x61a>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800483c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800483e:	e853 3f00 	ldrex	r3, [r3]
 8004842:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004846:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800484a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	461a      	mov	r2, r3
 8004854:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004858:	647b      	str	r3, [r7, #68]	@ 0x44
 800485a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800485e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004860:	e841 2300 	strex	r3, r2, [r1]
 8004864:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1e4      	bne.n	8004836 <HAL_UART_IRQHandler+0x4c6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	3308      	adds	r3, #8
 8004872:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004876:	e853 3f00 	ldrex	r3, [r3]
 800487a:	623b      	str	r3, [r7, #32]
   return(result);
 800487c:	6a3b      	ldr	r3, [r7, #32]
 800487e:	f023 0301 	bic.w	r3, r3, #1
 8004882:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	3308      	adds	r3, #8
 800488c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004890:	633a      	str	r2, [r7, #48]	@ 0x30
 8004892:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004894:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004896:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004898:	e841 2300 	strex	r3, r2, [r1]
 800489c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800489e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1e3      	bne.n	800486c <HAL_UART_IRQHandler+0x4fc>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	e853 3f00 	ldrex	r3, [r3]
 80048c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f023 0310 	bic.w	r3, r3, #16
 80048cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	461a      	mov	r2, r3
 80048d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048da:	61fb      	str	r3, [r7, #28]
 80048dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048de:	69b9      	ldr	r1, [r7, #24]
 80048e0:	69fa      	ldr	r2, [r7, #28]
 80048e2:	e841 2300 	strex	r3, r2, [r1]
 80048e6:	617b      	str	r3, [r7, #20]
   return(result);
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1e4      	bne.n	80048b8 <HAL_UART_IRQHandler+0x548>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2202      	movs	r2, #2
 80048f2:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80048fa:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 80048fe:	4611      	mov	r1, r2
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004904:	e041      	b.n	800498a <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800490a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d010      	beq.n	8004934 <HAL_UART_IRQHandler+0x5c4>
 8004912:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00a      	beq.n	8004934 <HAL_UART_IRQHandler+0x5c4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004926:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004932:	e02d      	b.n	8004990 <HAL_UART_IRQHandler+0x620>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00e      	beq.n	800495e <HAL_UART_IRQHandler+0x5ee>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004944:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004948:	2b00      	cmp	r3, #0
 800494a:	d008      	beq.n	800495e <HAL_UART_IRQHandler+0x5ee>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004950:	2b00      	cmp	r3, #0
 8004952:	d01c      	beq.n	800498e <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	4798      	blx	r3
    }
    return;
 800495c:	e017      	b.n	800498e <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800495e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004966:	2b00      	cmp	r3, #0
 8004968:	d012      	beq.n	8004990 <HAL_UART_IRQHandler+0x620>
 800496a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800496e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00c      	beq.n	8004990 <HAL_UART_IRQHandler+0x620>
  {
    UART_EndTransmit_IT(huart);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 fe1e 	bl	80055b8 <UART_EndTransmit_IT>
    return;
 800497c:	e008      	b.n	8004990 <HAL_UART_IRQHandler+0x620>
      return;
 800497e:	bf00      	nop
 8004980:	e006      	b.n	8004990 <HAL_UART_IRQHandler+0x620>
    return;
 8004982:	bf00      	nop
 8004984:	e004      	b.n	8004990 <HAL_UART_IRQHandler+0x620>
      return;
 8004986:	bf00      	nop
 8004988:	e002      	b.n	8004990 <HAL_UART_IRQHandler+0x620>
      return;
 800498a:	bf00      	nop
 800498c:	e000      	b.n	8004990 <HAL_UART_IRQHandler+0x620>
    return;
 800498e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004990:	37e8      	adds	r7, #232	@ 0xe8
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop

08004998 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a16      	ldr	r2, [pc, #88]	@ (8004aa0 <UART_InitCallbacksToDefault+0x64>)
 8004a48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a15      	ldr	r2, [pc, #84]	@ (8004aa4 <UART_InitCallbacksToDefault+0x68>)
 8004a50:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a14      	ldr	r2, [pc, #80]	@ (8004aa8 <UART_InitCallbacksToDefault+0x6c>)
 8004a58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a13      	ldr	r2, [pc, #76]	@ (8004aac <UART_InitCallbacksToDefault+0x70>)
 8004a60:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a12      	ldr	r2, [pc, #72]	@ (8004ab0 <UART_InitCallbacksToDefault+0x74>)
 8004a68:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a11      	ldr	r2, [pc, #68]	@ (8004ab4 <UART_InitCallbacksToDefault+0x78>)
 8004a70:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a10      	ldr	r2, [pc, #64]	@ (8004ab8 <UART_InitCallbacksToDefault+0x7c>)
 8004a78:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a0f      	ldr	r2, [pc, #60]	@ (8004abc <UART_InitCallbacksToDefault+0x80>)
 8004a80:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a0e      	ldr	r2, [pc, #56]	@ (8004ac0 <UART_InitCallbacksToDefault+0x84>)
 8004a88:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a0d      	ldr	r2, [pc, #52]	@ (8004ac4 <UART_InitCallbacksToDefault+0x88>)
 8004a90:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 8004a94:	bf00      	nop
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr
 8004aa0:	080049ad 	.word	0x080049ad
 8004aa4:	08004999 	.word	0x08004999
 8004aa8:	080049c1 	.word	0x080049c1
 8004aac:	08000b85 	.word	0x08000b85
 8004ab0:	080049d5 	.word	0x080049d5
 8004ab4:	080049e9 	.word	0x080049e9
 8004ab8:	080049fd 	.word	0x080049fd
 8004abc:	08004a11 	.word	0x08004a11
 8004ac0:	08005991 	.word	0x08005991
 8004ac4:	08004a25 	.word	0x08004a25

08004ac8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004acc:	b08a      	sub	sp, #40	@ 0x28
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	691b      	ldr	r3, [r3, #16]
 8004ae0:	431a      	orrs	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	431a      	orrs	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	69db      	ldr	r3, [r3, #28]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	4ba5      	ldr	r3, [pc, #660]	@ (8004d8c <UART_SetConfig+0x2c4>)
 8004af8:	4013      	ands	r3, r2
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	6812      	ldr	r2, [r2, #0]
 8004afe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b00:	430b      	orrs	r3, r1
 8004b02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	68da      	ldr	r2, [r3, #12]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	430a      	orrs	r2, r1
 8004b18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a9a      	ldr	r2, [pc, #616]	@ (8004d90 <UART_SetConfig+0x2c8>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d004      	beq.n	8004b34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b30:	4313      	orrs	r3, r2
 8004b32:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b44:	430a      	orrs	r2, r1
 8004b46:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a91      	ldr	r2, [pc, #580]	@ (8004d94 <UART_SetConfig+0x2cc>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d126      	bne.n	8004ba0 <UART_SetConfig+0xd8>
 8004b52:	4b91      	ldr	r3, [pc, #580]	@ (8004d98 <UART_SetConfig+0x2d0>)
 8004b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b58:	f003 0303 	and.w	r3, r3, #3
 8004b5c:	2b03      	cmp	r3, #3
 8004b5e:	d81b      	bhi.n	8004b98 <UART_SetConfig+0xd0>
 8004b60:	a201      	add	r2, pc, #4	@ (adr r2, 8004b68 <UART_SetConfig+0xa0>)
 8004b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b66:	bf00      	nop
 8004b68:	08004b79 	.word	0x08004b79
 8004b6c:	08004b89 	.word	0x08004b89
 8004b70:	08004b81 	.word	0x08004b81
 8004b74:	08004b91 	.word	0x08004b91
 8004b78:	2301      	movs	r3, #1
 8004b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b7e:	e0d6      	b.n	8004d2e <UART_SetConfig+0x266>
 8004b80:	2302      	movs	r3, #2
 8004b82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b86:	e0d2      	b.n	8004d2e <UART_SetConfig+0x266>
 8004b88:	2304      	movs	r3, #4
 8004b8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b8e:	e0ce      	b.n	8004d2e <UART_SetConfig+0x266>
 8004b90:	2308      	movs	r3, #8
 8004b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b96:	e0ca      	b.n	8004d2e <UART_SetConfig+0x266>
 8004b98:	2310      	movs	r3, #16
 8004b9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b9e:	e0c6      	b.n	8004d2e <UART_SetConfig+0x266>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a7d      	ldr	r2, [pc, #500]	@ (8004d9c <UART_SetConfig+0x2d4>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d138      	bne.n	8004c1c <UART_SetConfig+0x154>
 8004baa:	4b7b      	ldr	r3, [pc, #492]	@ (8004d98 <UART_SetConfig+0x2d0>)
 8004bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb0:	f003 030c 	and.w	r3, r3, #12
 8004bb4:	2b0c      	cmp	r3, #12
 8004bb6:	d82d      	bhi.n	8004c14 <UART_SetConfig+0x14c>
 8004bb8:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc0 <UART_SetConfig+0xf8>)
 8004bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bbe:	bf00      	nop
 8004bc0:	08004bf5 	.word	0x08004bf5
 8004bc4:	08004c15 	.word	0x08004c15
 8004bc8:	08004c15 	.word	0x08004c15
 8004bcc:	08004c15 	.word	0x08004c15
 8004bd0:	08004c05 	.word	0x08004c05
 8004bd4:	08004c15 	.word	0x08004c15
 8004bd8:	08004c15 	.word	0x08004c15
 8004bdc:	08004c15 	.word	0x08004c15
 8004be0:	08004bfd 	.word	0x08004bfd
 8004be4:	08004c15 	.word	0x08004c15
 8004be8:	08004c15 	.word	0x08004c15
 8004bec:	08004c15 	.word	0x08004c15
 8004bf0:	08004c0d 	.word	0x08004c0d
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bfa:	e098      	b.n	8004d2e <UART_SetConfig+0x266>
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c02:	e094      	b.n	8004d2e <UART_SetConfig+0x266>
 8004c04:	2304      	movs	r3, #4
 8004c06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c0a:	e090      	b.n	8004d2e <UART_SetConfig+0x266>
 8004c0c:	2308      	movs	r3, #8
 8004c0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c12:	e08c      	b.n	8004d2e <UART_SetConfig+0x266>
 8004c14:	2310      	movs	r3, #16
 8004c16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c1a:	e088      	b.n	8004d2e <UART_SetConfig+0x266>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a5f      	ldr	r2, [pc, #380]	@ (8004da0 <UART_SetConfig+0x2d8>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d125      	bne.n	8004c72 <UART_SetConfig+0x1aa>
 8004c26:	4b5c      	ldr	r3, [pc, #368]	@ (8004d98 <UART_SetConfig+0x2d0>)
 8004c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c2c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004c30:	2b30      	cmp	r3, #48	@ 0x30
 8004c32:	d016      	beq.n	8004c62 <UART_SetConfig+0x19a>
 8004c34:	2b30      	cmp	r3, #48	@ 0x30
 8004c36:	d818      	bhi.n	8004c6a <UART_SetConfig+0x1a2>
 8004c38:	2b20      	cmp	r3, #32
 8004c3a:	d00a      	beq.n	8004c52 <UART_SetConfig+0x18a>
 8004c3c:	2b20      	cmp	r3, #32
 8004c3e:	d814      	bhi.n	8004c6a <UART_SetConfig+0x1a2>
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d002      	beq.n	8004c4a <UART_SetConfig+0x182>
 8004c44:	2b10      	cmp	r3, #16
 8004c46:	d008      	beq.n	8004c5a <UART_SetConfig+0x192>
 8004c48:	e00f      	b.n	8004c6a <UART_SetConfig+0x1a2>
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c50:	e06d      	b.n	8004d2e <UART_SetConfig+0x266>
 8004c52:	2302      	movs	r3, #2
 8004c54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c58:	e069      	b.n	8004d2e <UART_SetConfig+0x266>
 8004c5a:	2304      	movs	r3, #4
 8004c5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c60:	e065      	b.n	8004d2e <UART_SetConfig+0x266>
 8004c62:	2308      	movs	r3, #8
 8004c64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c68:	e061      	b.n	8004d2e <UART_SetConfig+0x266>
 8004c6a:	2310      	movs	r3, #16
 8004c6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c70:	e05d      	b.n	8004d2e <UART_SetConfig+0x266>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a4b      	ldr	r2, [pc, #300]	@ (8004da4 <UART_SetConfig+0x2dc>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d125      	bne.n	8004cc8 <UART_SetConfig+0x200>
 8004c7c:	4b46      	ldr	r3, [pc, #280]	@ (8004d98 <UART_SetConfig+0x2d0>)
 8004c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c82:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004c86:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c88:	d016      	beq.n	8004cb8 <UART_SetConfig+0x1f0>
 8004c8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c8c:	d818      	bhi.n	8004cc0 <UART_SetConfig+0x1f8>
 8004c8e:	2b80      	cmp	r3, #128	@ 0x80
 8004c90:	d00a      	beq.n	8004ca8 <UART_SetConfig+0x1e0>
 8004c92:	2b80      	cmp	r3, #128	@ 0x80
 8004c94:	d814      	bhi.n	8004cc0 <UART_SetConfig+0x1f8>
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d002      	beq.n	8004ca0 <UART_SetConfig+0x1d8>
 8004c9a:	2b40      	cmp	r3, #64	@ 0x40
 8004c9c:	d008      	beq.n	8004cb0 <UART_SetConfig+0x1e8>
 8004c9e:	e00f      	b.n	8004cc0 <UART_SetConfig+0x1f8>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ca6:	e042      	b.n	8004d2e <UART_SetConfig+0x266>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cae:	e03e      	b.n	8004d2e <UART_SetConfig+0x266>
 8004cb0:	2304      	movs	r3, #4
 8004cb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cb6:	e03a      	b.n	8004d2e <UART_SetConfig+0x266>
 8004cb8:	2308      	movs	r3, #8
 8004cba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cbe:	e036      	b.n	8004d2e <UART_SetConfig+0x266>
 8004cc0:	2310      	movs	r3, #16
 8004cc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cc6:	e032      	b.n	8004d2e <UART_SetConfig+0x266>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a30      	ldr	r2, [pc, #192]	@ (8004d90 <UART_SetConfig+0x2c8>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d12a      	bne.n	8004d28 <UART_SetConfig+0x260>
 8004cd2:	4b31      	ldr	r3, [pc, #196]	@ (8004d98 <UART_SetConfig+0x2d0>)
 8004cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cd8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004cdc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ce0:	d01a      	beq.n	8004d18 <UART_SetConfig+0x250>
 8004ce2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ce6:	d81b      	bhi.n	8004d20 <UART_SetConfig+0x258>
 8004ce8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cec:	d00c      	beq.n	8004d08 <UART_SetConfig+0x240>
 8004cee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cf2:	d815      	bhi.n	8004d20 <UART_SetConfig+0x258>
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d003      	beq.n	8004d00 <UART_SetConfig+0x238>
 8004cf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cfc:	d008      	beq.n	8004d10 <UART_SetConfig+0x248>
 8004cfe:	e00f      	b.n	8004d20 <UART_SetConfig+0x258>
 8004d00:	2300      	movs	r3, #0
 8004d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d06:	e012      	b.n	8004d2e <UART_SetConfig+0x266>
 8004d08:	2302      	movs	r3, #2
 8004d0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d0e:	e00e      	b.n	8004d2e <UART_SetConfig+0x266>
 8004d10:	2304      	movs	r3, #4
 8004d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d16:	e00a      	b.n	8004d2e <UART_SetConfig+0x266>
 8004d18:	2308      	movs	r3, #8
 8004d1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d1e:	e006      	b.n	8004d2e <UART_SetConfig+0x266>
 8004d20:	2310      	movs	r3, #16
 8004d22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d26:	e002      	b.n	8004d2e <UART_SetConfig+0x266>
 8004d28:	2310      	movs	r3, #16
 8004d2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a17      	ldr	r2, [pc, #92]	@ (8004d90 <UART_SetConfig+0x2c8>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	f040 808b 	bne.w	8004e50 <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004d3a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d3e:	2b08      	cmp	r3, #8
 8004d40:	d834      	bhi.n	8004dac <UART_SetConfig+0x2e4>
 8004d42:	a201      	add	r2, pc, #4	@ (adr r2, 8004d48 <UART_SetConfig+0x280>)
 8004d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d48:	08004d6d 	.word	0x08004d6d
 8004d4c:	08004dad 	.word	0x08004dad
 8004d50:	08004d75 	.word	0x08004d75
 8004d54:	08004dad 	.word	0x08004dad
 8004d58:	08004d7b 	.word	0x08004d7b
 8004d5c:	08004dad 	.word	0x08004dad
 8004d60:	08004dad 	.word	0x08004dad
 8004d64:	08004dad 	.word	0x08004dad
 8004d68:	08004d83 	.word	0x08004d83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d6c:	f7fd fc86 	bl	800267c <HAL_RCC_GetPCLK1Freq>
 8004d70:	61f8      	str	r0, [r7, #28]
        break;
 8004d72:	e021      	b.n	8004db8 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d74:	4b0c      	ldr	r3, [pc, #48]	@ (8004da8 <UART_SetConfig+0x2e0>)
 8004d76:	61fb      	str	r3, [r7, #28]
        break;
 8004d78:	e01e      	b.n	8004db8 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d7a:	f7fd fbe7 	bl	800254c <HAL_RCC_GetSysClockFreq>
 8004d7e:	61f8      	str	r0, [r7, #28]
        break;
 8004d80:	e01a      	b.n	8004db8 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d86:	61fb      	str	r3, [r7, #28]
        break;
 8004d88:	e016      	b.n	8004db8 <UART_SetConfig+0x2f0>
 8004d8a:	bf00      	nop
 8004d8c:	efff69f3 	.word	0xefff69f3
 8004d90:	40008000 	.word	0x40008000
 8004d94:	40013800 	.word	0x40013800
 8004d98:	40021000 	.word	0x40021000
 8004d9c:	40004400 	.word	0x40004400
 8004da0:	40004800 	.word	0x40004800
 8004da4:	40004c00 	.word	0x40004c00
 8004da8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004dac:	2300      	movs	r3, #0
 8004dae:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004db6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	f000 80fa 	beq.w	8004fb4 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	005b      	lsls	r3, r3, #1
 8004dc8:	4413      	add	r3, r2
 8004dca:	69fa      	ldr	r2, [r7, #28]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d305      	bcc.n	8004ddc <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004dd6:	69fa      	ldr	r2, [r7, #28]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d903      	bls.n	8004de4 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004de2:	e0e7      	b.n	8004fb4 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	2200      	movs	r2, #0
 8004de8:	461c      	mov	r4, r3
 8004dea:	4615      	mov	r5, r2
 8004dec:	f04f 0200 	mov.w	r2, #0
 8004df0:	f04f 0300 	mov.w	r3, #0
 8004df4:	022b      	lsls	r3, r5, #8
 8004df6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004dfa:	0222      	lsls	r2, r4, #8
 8004dfc:	68f9      	ldr	r1, [r7, #12]
 8004dfe:	6849      	ldr	r1, [r1, #4]
 8004e00:	0849      	lsrs	r1, r1, #1
 8004e02:	2000      	movs	r0, #0
 8004e04:	4688      	mov	r8, r1
 8004e06:	4681      	mov	r9, r0
 8004e08:	eb12 0a08 	adds.w	sl, r2, r8
 8004e0c:	eb43 0b09 	adc.w	fp, r3, r9
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	603b      	str	r3, [r7, #0]
 8004e18:	607a      	str	r2, [r7, #4]
 8004e1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e1e:	4650      	mov	r0, sl
 8004e20:	4659      	mov	r1, fp
 8004e22:	f7fb f9dd 	bl	80001e0 <__aeabi_uldivmod>
 8004e26:	4602      	mov	r2, r0
 8004e28:	460b      	mov	r3, r1
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e34:	d308      	bcc.n	8004e48 <UART_SetConfig+0x380>
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e3c:	d204      	bcs.n	8004e48 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	60da      	str	r2, [r3, #12]
 8004e46:	e0b5      	b.n	8004fb4 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004e4e:	e0b1      	b.n	8004fb4 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	69db      	ldr	r3, [r3, #28]
 8004e54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e58:	d15d      	bne.n	8004f16 <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 8004e5a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004e5e:	2b08      	cmp	r3, #8
 8004e60:	d827      	bhi.n	8004eb2 <UART_SetConfig+0x3ea>
 8004e62:	a201      	add	r2, pc, #4	@ (adr r2, 8004e68 <UART_SetConfig+0x3a0>)
 8004e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e68:	08004e8d 	.word	0x08004e8d
 8004e6c:	08004e95 	.word	0x08004e95
 8004e70:	08004e9d 	.word	0x08004e9d
 8004e74:	08004eb3 	.word	0x08004eb3
 8004e78:	08004ea3 	.word	0x08004ea3
 8004e7c:	08004eb3 	.word	0x08004eb3
 8004e80:	08004eb3 	.word	0x08004eb3
 8004e84:	08004eb3 	.word	0x08004eb3
 8004e88:	08004eab 	.word	0x08004eab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e8c:	f7fd fbf6 	bl	800267c <HAL_RCC_GetPCLK1Freq>
 8004e90:	61f8      	str	r0, [r7, #28]
        break;
 8004e92:	e014      	b.n	8004ebe <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e94:	f7fd fc08 	bl	80026a8 <HAL_RCC_GetPCLK2Freq>
 8004e98:	61f8      	str	r0, [r7, #28]
        break;
 8004e9a:	e010      	b.n	8004ebe <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e9c:	4b4c      	ldr	r3, [pc, #304]	@ (8004fd0 <UART_SetConfig+0x508>)
 8004e9e:	61fb      	str	r3, [r7, #28]
        break;
 8004ea0:	e00d      	b.n	8004ebe <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ea2:	f7fd fb53 	bl	800254c <HAL_RCC_GetSysClockFreq>
 8004ea6:	61f8      	str	r0, [r7, #28]
        break;
 8004ea8:	e009      	b.n	8004ebe <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004eaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004eae:	61fb      	str	r3, [r7, #28]
        break;
 8004eb0:	e005      	b.n	8004ebe <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ebc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d077      	beq.n	8004fb4 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	005a      	lsls	r2, r3, #1
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	085b      	lsrs	r3, r3, #1
 8004ece:	441a      	add	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	2b0f      	cmp	r3, #15
 8004ede:	d916      	bls.n	8004f0e <UART_SetConfig+0x446>
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ee6:	d212      	bcs.n	8004f0e <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	f023 030f 	bic.w	r3, r3, #15
 8004ef0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	085b      	lsrs	r3, r3, #1
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	f003 0307 	and.w	r3, r3, #7
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	8afb      	ldrh	r3, [r7, #22]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	8afa      	ldrh	r2, [r7, #22]
 8004f0a:	60da      	str	r2, [r3, #12]
 8004f0c:	e052      	b.n	8004fb4 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004f14:	e04e      	b.n	8004fb4 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f1a:	2b08      	cmp	r3, #8
 8004f1c:	d827      	bhi.n	8004f6e <UART_SetConfig+0x4a6>
 8004f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f24 <UART_SetConfig+0x45c>)
 8004f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f24:	08004f49 	.word	0x08004f49
 8004f28:	08004f51 	.word	0x08004f51
 8004f2c:	08004f59 	.word	0x08004f59
 8004f30:	08004f6f 	.word	0x08004f6f
 8004f34:	08004f5f 	.word	0x08004f5f
 8004f38:	08004f6f 	.word	0x08004f6f
 8004f3c:	08004f6f 	.word	0x08004f6f
 8004f40:	08004f6f 	.word	0x08004f6f
 8004f44:	08004f67 	.word	0x08004f67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f48:	f7fd fb98 	bl	800267c <HAL_RCC_GetPCLK1Freq>
 8004f4c:	61f8      	str	r0, [r7, #28]
        break;
 8004f4e:	e014      	b.n	8004f7a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f50:	f7fd fbaa 	bl	80026a8 <HAL_RCC_GetPCLK2Freq>
 8004f54:	61f8      	str	r0, [r7, #28]
        break;
 8004f56:	e010      	b.n	8004f7a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f58:	4b1d      	ldr	r3, [pc, #116]	@ (8004fd0 <UART_SetConfig+0x508>)
 8004f5a:	61fb      	str	r3, [r7, #28]
        break;
 8004f5c:	e00d      	b.n	8004f7a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f5e:	f7fd faf5 	bl	800254c <HAL_RCC_GetSysClockFreq>
 8004f62:	61f8      	str	r0, [r7, #28]
        break;
 8004f64:	e009      	b.n	8004f7a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f6a:	61fb      	str	r3, [r7, #28]
        break;
 8004f6c:	e005      	b.n	8004f7a <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004f78:	bf00      	nop
    }

    if (pclk != 0U)
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d019      	beq.n	8004fb4 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	085a      	lsrs	r2, r3, #1
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	441a      	add	r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f92:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	2b0f      	cmp	r3, #15
 8004f98:	d909      	bls.n	8004fae <UART_SetConfig+0x4e6>
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fa0:	d205      	bcs.n	8004fae <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	60da      	str	r2, [r3, #12]
 8004fac:	e002      	b.n	8004fb4 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004fc0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3728      	adds	r7, #40	@ 0x28
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fce:	bf00      	nop
 8004fd0:	00f42400 	.word	0x00f42400

08004fd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe0:	f003 0308 	and.w	r3, r3, #8
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d00a      	beq.n	8004ffe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	430a      	orrs	r2, r1
 8004ffc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005002:	f003 0301 	and.w	r3, r3, #1
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00a      	beq.n	8005020 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	430a      	orrs	r2, r1
 800501e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005024:	f003 0302 	and.w	r3, r3, #2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d00a      	beq.n	8005042 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	430a      	orrs	r2, r1
 8005040:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005046:	f003 0304 	and.w	r3, r3, #4
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00a      	beq.n	8005064 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	430a      	orrs	r2, r1
 8005062:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005068:	f003 0310 	and.w	r3, r3, #16
 800506c:	2b00      	cmp	r3, #0
 800506e:	d00a      	beq.n	8005086 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508a:	f003 0320 	and.w	r3, r3, #32
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00a      	beq.n	80050a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d01a      	beq.n	80050ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	430a      	orrs	r2, r1
 80050c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050d2:	d10a      	bne.n	80050ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	430a      	orrs	r2, r1
 80050e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00a      	beq.n	800510c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	430a      	orrs	r2, r1
 800510a:	605a      	str	r2, [r3, #4]
  }
}
 800510c:	bf00      	nop
 800510e:	370c      	adds	r7, #12
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b098      	sub	sp, #96	@ 0x60
 800511c:	af02      	add	r7, sp, #8
 800511e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005128:	f7fc f97e 	bl	8001428 <HAL_GetTick>
 800512c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0308 	and.w	r3, r3, #8
 8005138:	2b08      	cmp	r3, #8
 800513a:	d12e      	bne.n	800519a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800513c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005140:	9300      	str	r3, [sp, #0]
 8005142:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005144:	2200      	movs	r2, #0
 8005146:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 f88c 	bl	8005268 <UART_WaitOnFlagUntilTimeout>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d021      	beq.n	800519a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800515e:	e853 3f00 	ldrex	r3, [r3]
 8005162:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005166:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800516a:	653b      	str	r3, [r7, #80]	@ 0x50
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	461a      	mov	r2, r3
 8005172:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005174:	647b      	str	r3, [r7, #68]	@ 0x44
 8005176:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005178:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800517a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800517c:	e841 2300 	strex	r3, r2, [r1]
 8005180:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1e6      	bne.n	8005156 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2220      	movs	r2, #32
 800518c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e062      	b.n	8005260 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0304 	and.w	r3, r3, #4
 80051a4:	2b04      	cmp	r3, #4
 80051a6:	d149      	bne.n	800523c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051b0:	2200      	movs	r2, #0
 80051b2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f000 f856 	bl	8005268 <UART_WaitOnFlagUntilTimeout>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d03c      	beq.n	800523c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ca:	e853 3f00 	ldrex	r3, [r3]
 80051ce:	623b      	str	r3, [r7, #32]
   return(result);
 80051d0:	6a3b      	ldr	r3, [r7, #32]
 80051d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	461a      	mov	r2, r3
 80051de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80051e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051e8:	e841 2300 	strex	r3, r2, [r1]
 80051ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80051ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1e6      	bne.n	80051c2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	3308      	adds	r3, #8
 80051fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	e853 3f00 	ldrex	r3, [r3]
 8005202:	60fb      	str	r3, [r7, #12]
   return(result);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f023 0301 	bic.w	r3, r3, #1
 800520a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	3308      	adds	r3, #8
 8005212:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005214:	61fa      	str	r2, [r7, #28]
 8005216:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005218:	69b9      	ldr	r1, [r7, #24]
 800521a:	69fa      	ldr	r2, [r7, #28]
 800521c:	e841 2300 	strex	r3, r2, [r1]
 8005220:	617b      	str	r3, [r7, #20]
   return(result);
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1e5      	bne.n	80051f4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2220      	movs	r2, #32
 800522c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e011      	b.n	8005260 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2220      	movs	r2, #32
 8005240:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2220      	movs	r2, #32
 8005246:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800525e:	2300      	movs	r3, #0
}
 8005260:	4618      	mov	r0, r3
 8005262:	3758      	adds	r7, #88	@ 0x58
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	60f8      	str	r0, [r7, #12]
 8005270:	60b9      	str	r1, [r7, #8]
 8005272:	603b      	str	r3, [r7, #0]
 8005274:	4613      	mov	r3, r2
 8005276:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005278:	e04f      	b.n	800531a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005280:	d04b      	beq.n	800531a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005282:	f7fc f8d1 	bl	8001428 <HAL_GetTick>
 8005286:	4602      	mov	r2, r0
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	69ba      	ldr	r2, [r7, #24]
 800528e:	429a      	cmp	r2, r3
 8005290:	d302      	bcc.n	8005298 <UART_WaitOnFlagUntilTimeout+0x30>
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d101      	bne.n	800529c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e04e      	b.n	800533a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0304 	and.w	r3, r3, #4
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d037      	beq.n	800531a <UART_WaitOnFlagUntilTimeout+0xb2>
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	2b80      	cmp	r3, #128	@ 0x80
 80052ae:	d034      	beq.n	800531a <UART_WaitOnFlagUntilTimeout+0xb2>
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	2b40      	cmp	r3, #64	@ 0x40
 80052b4:	d031      	beq.n	800531a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	69db      	ldr	r3, [r3, #28]
 80052bc:	f003 0308 	and.w	r3, r3, #8
 80052c0:	2b08      	cmp	r3, #8
 80052c2:	d110      	bne.n	80052e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2208      	movs	r2, #8
 80052ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f000 f8ff 	bl	80054d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2208      	movs	r2, #8
 80052d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e029      	b.n	800533a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	69db      	ldr	r3, [r3, #28]
 80052ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052f4:	d111      	bne.n	800531a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80052fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005300:	68f8      	ldr	r0, [r7, #12]
 8005302:	f000 f8e5 	bl	80054d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2220      	movs	r2, #32
 800530a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e00f      	b.n	800533a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	69da      	ldr	r2, [r3, #28]
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	4013      	ands	r3, r2
 8005324:	68ba      	ldr	r2, [r7, #8]
 8005326:	429a      	cmp	r2, r3
 8005328:	bf0c      	ite	eq
 800532a:	2301      	moveq	r3, #1
 800532c:	2300      	movne	r3, #0
 800532e:	b2db      	uxtb	r3, r3
 8005330:	461a      	mov	r2, r3
 8005332:	79fb      	ldrb	r3, [r7, #7]
 8005334:	429a      	cmp	r2, r3
 8005336:	d0a0      	beq.n	800527a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
	...

08005344 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005344:	b480      	push	{r7}
 8005346:	b097      	sub	sp, #92	@ 0x5c
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	4613      	mov	r3, r2
 8005350:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	68ba      	ldr	r2, [r7, #8]
 8005356:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	88fa      	ldrh	r2, [r7, #6]
 800535c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	88fa      	ldrh	r2, [r7, #6]
 8005364:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005376:	d10e      	bne.n	8005396 <UART_Start_Receive_IT+0x52>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d105      	bne.n	800538c <UART_Start_Receive_IT+0x48>
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005386:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800538a:	e02d      	b.n	80053e8 <UART_Start_Receive_IT+0xa4>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	22ff      	movs	r2, #255	@ 0xff
 8005390:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005394:	e028      	b.n	80053e8 <UART_Start_Receive_IT+0xa4>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10d      	bne.n	80053ba <UART_Start_Receive_IT+0x76>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d104      	bne.n	80053b0 <UART_Start_Receive_IT+0x6c>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	22ff      	movs	r2, #255	@ 0xff
 80053aa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80053ae:	e01b      	b.n	80053e8 <UART_Start_Receive_IT+0xa4>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	227f      	movs	r2, #127	@ 0x7f
 80053b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80053b8:	e016      	b.n	80053e8 <UART_Start_Receive_IT+0xa4>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053c2:	d10d      	bne.n	80053e0 <UART_Start_Receive_IT+0x9c>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d104      	bne.n	80053d6 <UART_Start_Receive_IT+0x92>
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	227f      	movs	r2, #127	@ 0x7f
 80053d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80053d4:	e008      	b.n	80053e8 <UART_Start_Receive_IT+0xa4>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	223f      	movs	r2, #63	@ 0x3f
 80053da:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80053de:	e003      	b.n	80053e8 <UART_Start_Receive_IT+0xa4>
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2222      	movs	r2, #34	@ 0x22
 80053f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	3308      	adds	r3, #8
 80053fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005402:	e853 3f00 	ldrex	r3, [r3]
 8005406:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800540a:	f043 0301 	orr.w	r3, r3, #1
 800540e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	3308      	adds	r3, #8
 8005416:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005418:	64ba      	str	r2, [r7, #72]	@ 0x48
 800541a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800541e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005420:	e841 2300 	strex	r3, r2, [r1]
 8005424:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005426:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1e5      	bne.n	80053f8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005434:	d107      	bne.n	8005446 <UART_Start_Receive_IT+0x102>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	691b      	ldr	r3, [r3, #16]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d103      	bne.n	8005446 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4a21      	ldr	r2, [pc, #132]	@ (80054c8 <UART_Start_Receive_IT+0x184>)
 8005442:	669a      	str	r2, [r3, #104]	@ 0x68
 8005444:	e002      	b.n	800544c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	4a20      	ldr	r2, [pc, #128]	@ (80054cc <UART_Start_Receive_IT+0x188>)
 800544a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d019      	beq.n	8005488 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800545c:	e853 3f00 	ldrex	r3, [r3]
 8005460:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005464:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005468:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	461a      	mov	r2, r3
 8005470:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005472:	637b      	str	r3, [r7, #52]	@ 0x34
 8005474:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005476:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005478:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800547a:	e841 2300 	strex	r3, r2, [r1]
 800547e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1e6      	bne.n	8005454 <UART_Start_Receive_IT+0x110>
 8005486:	e018      	b.n	80054ba <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	e853 3f00 	ldrex	r3, [r3]
 8005494:	613b      	str	r3, [r7, #16]
   return(result);
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f043 0320 	orr.w	r3, r3, #32
 800549c:	653b      	str	r3, [r7, #80]	@ 0x50
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	461a      	mov	r2, r3
 80054a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054a6:	623b      	str	r3, [r7, #32]
 80054a8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054aa:	69f9      	ldr	r1, [r7, #28]
 80054ac:	6a3a      	ldr	r2, [r7, #32]
 80054ae:	e841 2300 	strex	r3, r2, [r1]
 80054b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80054b4:	69bb      	ldr	r3, [r7, #24]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1e6      	bne.n	8005488 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	375c      	adds	r7, #92	@ 0x5c
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr
 80054c8:	080057d1 	.word	0x080057d1
 80054cc:	08005611 	.word	0x08005611

080054d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b095      	sub	sp, #84	@ 0x54
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054e0:	e853 3f00 	ldrex	r3, [r3]
 80054e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	461a      	mov	r2, r3
 80054f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80054f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054fe:	e841 2300 	strex	r3, r2, [r1]
 8005502:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1e6      	bne.n	80054d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3308      	adds	r3, #8
 8005510:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005512:	6a3b      	ldr	r3, [r7, #32]
 8005514:	e853 3f00 	ldrex	r3, [r3]
 8005518:	61fb      	str	r3, [r7, #28]
   return(result);
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	f023 0301 	bic.w	r3, r3, #1
 8005520:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	3308      	adds	r3, #8
 8005528:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800552a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800552c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005530:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005532:	e841 2300 	strex	r3, r2, [r1]
 8005536:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1e5      	bne.n	800550a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005542:	2b01      	cmp	r3, #1
 8005544:	d118      	bne.n	8005578 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	e853 3f00 	ldrex	r3, [r3]
 8005552:	60bb      	str	r3, [r7, #8]
   return(result);
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	f023 0310 	bic.w	r3, r3, #16
 800555a:	647b      	str	r3, [r7, #68]	@ 0x44
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	461a      	mov	r2, r3
 8005562:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005564:	61bb      	str	r3, [r7, #24]
 8005566:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005568:	6979      	ldr	r1, [r7, #20]
 800556a:	69ba      	ldr	r2, [r7, #24]
 800556c:	e841 2300 	strex	r3, r2, [r1]
 8005570:	613b      	str	r3, [r7, #16]
   return(result);
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d1e6      	bne.n	8005546 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2220      	movs	r2, #32
 800557c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800558c:	bf00      	nop
 800558e:	3754      	adds	r7, #84	@ 0x54
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055ac:	68f8      	ldr	r0, [r7, #12]
 80055ae:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055b0:	bf00      	nop
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b088      	sub	sp, #32
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	e853 3f00 	ldrex	r3, [r3]
 80055cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055d4:	61fb      	str	r3, [r7, #28]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	461a      	mov	r2, r3
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	61bb      	str	r3, [r7, #24]
 80055e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e2:	6979      	ldr	r1, [r7, #20]
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	e841 2300 	strex	r3, r2, [r1]
 80055ea:	613b      	str	r3, [r7, #16]
   return(result);
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d1e6      	bne.n	80055c0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2220      	movs	r2, #32
 80055f6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005608:	bf00      	nop
 800560a:	3720      	adds	r7, #32
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b09c      	sub	sp, #112	@ 0x70
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800561e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005628:	2b22      	cmp	r3, #34	@ 0x22
 800562a:	f040 80c2 	bne.w	80057b2 <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005634:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005638:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800563c:	b2d9      	uxtb	r1, r3
 800563e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005642:	b2da      	uxtb	r2, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005648:	400a      	ands	r2, r1
 800564a:	b2d2      	uxtb	r2, r2
 800564c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800565e:	b29b      	uxth	r3, r3
 8005660:	3b01      	subs	r3, #1
 8005662:	b29a      	uxth	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005670:	b29b      	uxth	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	f040 80a5 	bne.w	80057c2 <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005680:	e853 3f00 	ldrex	r3, [r3]
 8005684:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005686:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005688:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800568c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	461a      	mov	r2, r3
 8005694:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005696:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005698:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800569c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80056a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1e6      	bne.n	8005678 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3308      	adds	r3, #8
 80056b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b4:	e853 3f00 	ldrex	r3, [r3]
 80056b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056bc:	f023 0301 	bic.w	r3, r3, #1
 80056c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3308      	adds	r3, #8
 80056c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80056ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80056cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056d2:	e841 2300 	strex	r3, r2, [r1]
 80056d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1e5      	bne.n	80056aa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2220      	movs	r2, #32
 80056e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a35      	ldr	r2, [pc, #212]	@ (80057cc <UART_RxISR_8BIT+0x1bc>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d01f      	beq.n	800573c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d018      	beq.n	800573c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005712:	e853 3f00 	ldrex	r3, [r3]
 8005716:	623b      	str	r3, [r7, #32]
   return(result);
 8005718:	6a3b      	ldr	r3, [r7, #32]
 800571a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800571e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	461a      	mov	r2, r3
 8005726:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005728:	633b      	str	r3, [r7, #48]	@ 0x30
 800572a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800572e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005730:	e841 2300 	strex	r3, r2, [r1]
 8005734:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1e6      	bne.n	800570a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005740:	2b01      	cmp	r3, #1
 8005742:	d130      	bne.n	80057a6 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	e853 3f00 	ldrex	r3, [r3]
 8005756:	60fb      	str	r3, [r7, #12]
   return(result);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f023 0310 	bic.w	r3, r3, #16
 800575e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	461a      	mov	r2, r3
 8005766:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005768:	61fb      	str	r3, [r7, #28]
 800576a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576c:	69b9      	ldr	r1, [r7, #24]
 800576e:	69fa      	ldr	r2, [r7, #28]
 8005770:	e841 2300 	strex	r3, r2, [r1]
 8005774:	617b      	str	r3, [r7, #20]
   return(result);
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1e6      	bne.n	800574a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	69db      	ldr	r3, [r3, #28]
 8005782:	f003 0310 	and.w	r3, r3, #16
 8005786:	2b10      	cmp	r3, #16
 8005788:	d103      	bne.n	8005792 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2210      	movs	r2, #16
 8005790:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 800579e:	4611      	mov	r1, r2
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80057a4:	e00d      	b.n	80057c2 <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	4798      	blx	r3
}
 80057b0:	e007      	b.n	80057c2 <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	699a      	ldr	r2, [r3, #24]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f042 0208 	orr.w	r2, r2, #8
 80057c0:	619a      	str	r2, [r3, #24]
}
 80057c2:	bf00      	nop
 80057c4:	3770      	adds	r7, #112	@ 0x70
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	40008000 	.word	0x40008000

080057d0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b09c      	sub	sp, #112	@ 0x70
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80057de:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057e8:	2b22      	cmp	r3, #34	@ 0x22
 80057ea:	f040 80c2 	bne.w	8005972 <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80057fe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005802:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005806:	4013      	ands	r3, r2
 8005808:	b29a      	uxth	r2, r3
 800580a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800580c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005812:	1c9a      	adds	r2, r3, #2
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800581e:	b29b      	uxth	r3, r3
 8005820:	3b01      	subs	r3, #1
 8005822:	b29a      	uxth	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005830:	b29b      	uxth	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	f040 80a5 	bne.w	8005982 <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005840:	e853 3f00 	ldrex	r3, [r3]
 8005844:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005846:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005848:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800584c:	667b      	str	r3, [r7, #100]	@ 0x64
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	461a      	mov	r2, r3
 8005854:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005856:	657b      	str	r3, [r7, #84]	@ 0x54
 8005858:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800585c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800585e:	e841 2300 	strex	r3, r2, [r1]
 8005862:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005864:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1e6      	bne.n	8005838 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	3308      	adds	r3, #8
 8005870:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005874:	e853 3f00 	ldrex	r3, [r3]
 8005878:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800587a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800587c:	f023 0301 	bic.w	r3, r3, #1
 8005880:	663b      	str	r3, [r7, #96]	@ 0x60
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	3308      	adds	r3, #8
 8005888:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800588a:	643a      	str	r2, [r7, #64]	@ 0x40
 800588c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005890:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005892:	e841 2300 	strex	r3, r2, [r1]
 8005896:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1e5      	bne.n	800586a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2220      	movs	r2, #32
 80058a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a35      	ldr	r2, [pc, #212]	@ (800598c <UART_RxISR_16BIT+0x1bc>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d01f      	beq.n	80058fc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d018      	beq.n	80058fc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d0:	6a3b      	ldr	r3, [r7, #32]
 80058d2:	e853 3f00 	ldrex	r3, [r3]
 80058d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80058de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	461a      	mov	r2, r3
 80058e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058ea:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058f0:	e841 2300 	strex	r3, r2, [r1]
 80058f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1e6      	bne.n	80058ca <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005900:	2b01      	cmp	r3, #1
 8005902:	d130      	bne.n	8005966 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	e853 3f00 	ldrex	r3, [r3]
 8005916:	60bb      	str	r3, [r7, #8]
   return(result);
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	f023 0310 	bic.w	r3, r3, #16
 800591e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	461a      	mov	r2, r3
 8005926:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005928:	61bb      	str	r3, [r7, #24]
 800592a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592c:	6979      	ldr	r1, [r7, #20]
 800592e:	69ba      	ldr	r2, [r7, #24]
 8005930:	e841 2300 	strex	r3, r2, [r1]
 8005934:	613b      	str	r3, [r7, #16]
   return(result);
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1e6      	bne.n	800590a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	69db      	ldr	r3, [r3, #28]
 8005942:	f003 0310 	and.w	r3, r3, #16
 8005946:	2b10      	cmp	r3, #16
 8005948:	d103      	bne.n	8005952 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2210      	movs	r2, #16
 8005950:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 800595e:	4611      	mov	r1, r2
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005964:	e00d      	b.n	8005982 <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	4798      	blx	r3
}
 8005970:	e007      	b.n	8005982 <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	699a      	ldr	r2, [r3, #24]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f042 0208 	orr.w	r2, r2, #8
 8005980:	619a      	str	r2, [r3, #24]
}
 8005982:	bf00      	nop
 8005984:	3770      	adds	r7, #112	@ 0x70
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	40008000 	.word	0x40008000

08005990 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <__NVIC_SetPriority>:
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	4603      	mov	r3, r0
 80059ac:	6039      	str	r1, [r7, #0]
 80059ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	db0a      	blt.n	80059ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	b2da      	uxtb	r2, r3
 80059bc:	490c      	ldr	r1, [pc, #48]	@ (80059f0 <__NVIC_SetPriority+0x4c>)
 80059be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059c2:	0112      	lsls	r2, r2, #4
 80059c4:	b2d2      	uxtb	r2, r2
 80059c6:	440b      	add	r3, r1
 80059c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80059cc:	e00a      	b.n	80059e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	b2da      	uxtb	r2, r3
 80059d2:	4908      	ldr	r1, [pc, #32]	@ (80059f4 <__NVIC_SetPriority+0x50>)
 80059d4:	79fb      	ldrb	r3, [r7, #7]
 80059d6:	f003 030f 	and.w	r3, r3, #15
 80059da:	3b04      	subs	r3, #4
 80059dc:	0112      	lsls	r2, r2, #4
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	440b      	add	r3, r1
 80059e2:	761a      	strb	r2, [r3, #24]
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr
 80059f0:	e000e100 	.word	0xe000e100
 80059f4:	e000ed00 	.word	0xe000ed00

080059f8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80059f8:	b580      	push	{r7, lr}
 80059fa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80059fc:	4b05      	ldr	r3, [pc, #20]	@ (8005a14 <SysTick_Handler+0x1c>)
 80059fe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005a00:	f001 fd46 	bl	8007490 <xTaskGetSchedulerState>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d001      	beq.n	8005a0e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005a0a:	f002 fb3d 	bl	8008088 <xPortSysTickHandler>
  }
}
 8005a0e:	bf00      	nop
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	e000e010 	.word	0xe000e010

08005a18 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005a1c:	2100      	movs	r1, #0
 8005a1e:	f06f 0004 	mvn.w	r0, #4
 8005a22:	f7ff ffbf 	bl	80059a4 <__NVIC_SetPriority>
#endif
}
 8005a26:	bf00      	nop
 8005a28:	bd80      	pop	{r7, pc}
	...

08005a2c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a32:	f3ef 8305 	mrs	r3, IPSR
 8005a36:	603b      	str	r3, [r7, #0]
  return(result);
 8005a38:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d003      	beq.n	8005a46 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005a3e:	f06f 0305 	mvn.w	r3, #5
 8005a42:	607b      	str	r3, [r7, #4]
 8005a44:	e00c      	b.n	8005a60 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005a46:	4b0a      	ldr	r3, [pc, #40]	@ (8005a70 <osKernelInitialize+0x44>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d105      	bne.n	8005a5a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005a4e:	4b08      	ldr	r3, [pc, #32]	@ (8005a70 <osKernelInitialize+0x44>)
 8005a50:	2201      	movs	r2, #1
 8005a52:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005a54:	2300      	movs	r3, #0
 8005a56:	607b      	str	r3, [r7, #4]
 8005a58:	e002      	b.n	8005a60 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a5e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a60:	687b      	ldr	r3, [r7, #4]
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	370c      	adds	r7, #12
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	2000049c 	.word	0x2000049c

08005a74 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a7a:	f3ef 8305 	mrs	r3, IPSR
 8005a7e:	603b      	str	r3, [r7, #0]
  return(result);
 8005a80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d003      	beq.n	8005a8e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005a86:	f06f 0305 	mvn.w	r3, #5
 8005a8a:	607b      	str	r3, [r7, #4]
 8005a8c:	e010      	b.n	8005ab0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005abc <osKernelStart+0x48>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d109      	bne.n	8005aaa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005a96:	f7ff ffbf 	bl	8005a18 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005a9a:	4b08      	ldr	r3, [pc, #32]	@ (8005abc <osKernelStart+0x48>)
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005aa0:	f001 f892 	bl	8006bc8 <vTaskStartScheduler>
      stat = osOK;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	607b      	str	r3, [r7, #4]
 8005aa8:	e002      	b.n	8005ab0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8005aae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005ab0:	687b      	ldr	r3, [r7, #4]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3708      	adds	r7, #8
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	2000049c 	.word	0x2000049c

08005ac0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b08e      	sub	sp, #56	@ 0x38
 8005ac4:	af04      	add	r7, sp, #16
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005acc:	2300      	movs	r3, #0
 8005ace:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ad0:	f3ef 8305 	mrs	r3, IPSR
 8005ad4:	617b      	str	r3, [r7, #20]
  return(result);
 8005ad6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d17e      	bne.n	8005bda <osThreadNew+0x11a>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d07b      	beq.n	8005bda <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005ae2:	2380      	movs	r3, #128	@ 0x80
 8005ae4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005ae6:	2318      	movs	r3, #24
 8005ae8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005aea:	2300      	movs	r3, #0
 8005aec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005aee:	f04f 33ff 	mov.w	r3, #4294967295
 8005af2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d045      	beq.n	8005b86 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d002      	beq.n	8005b08 <osThreadNew+0x48>
        name = attr->name;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	699b      	ldr	r3, [r3, #24]
 8005b14:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d008      	beq.n	8005b2e <osThreadNew+0x6e>
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	2b38      	cmp	r3, #56	@ 0x38
 8005b20:	d805      	bhi.n	8005b2e <osThreadNew+0x6e>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d001      	beq.n	8005b32 <osThreadNew+0x72>
        return (NULL);
 8005b2e:	2300      	movs	r3, #0
 8005b30:	e054      	b.n	8005bdc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d003      	beq.n	8005b42 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	089b      	lsrs	r3, r3, #2
 8005b40:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00e      	beq.n	8005b68 <osThreadNew+0xa8>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	2ba7      	cmp	r3, #167	@ 0xa7
 8005b50:	d90a      	bls.n	8005b68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d006      	beq.n	8005b68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d002      	beq.n	8005b68 <osThreadNew+0xa8>
        mem = 1;
 8005b62:	2301      	movs	r3, #1
 8005b64:	61bb      	str	r3, [r7, #24]
 8005b66:	e010      	b.n	8005b8a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d10c      	bne.n	8005b8a <osThreadNew+0xca>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d108      	bne.n	8005b8a <osThreadNew+0xca>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d104      	bne.n	8005b8a <osThreadNew+0xca>
          mem = 0;
 8005b80:	2300      	movs	r3, #0
 8005b82:	61bb      	str	r3, [r7, #24]
 8005b84:	e001      	b.n	8005b8a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005b86:	2300      	movs	r3, #0
 8005b88:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d110      	bne.n	8005bb2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b98:	9202      	str	r2, [sp, #8]
 8005b9a:	9301      	str	r3, [sp, #4]
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	6a3a      	ldr	r2, [r7, #32]
 8005ba4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f000 fe1a 	bl	80067e0 <xTaskCreateStatic>
 8005bac:	4603      	mov	r3, r0
 8005bae:	613b      	str	r3, [r7, #16]
 8005bb0:	e013      	b.n	8005bda <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d110      	bne.n	8005bda <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005bb8:	6a3b      	ldr	r3, [r7, #32]
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	f107 0310 	add.w	r3, r7, #16
 8005bc0:	9301      	str	r3, [sp, #4]
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f000 fe68 	bl	80068a0 <xTaskCreate>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d001      	beq.n	8005bda <osThreadNew+0x11a>
            hTask = NULL;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005bda:	693b      	ldr	r3, [r7, #16]
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3728      	adds	r7, #40	@ 0x28
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bec:	f3ef 8305 	mrs	r3, IPSR
 8005bf0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005bf2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d003      	beq.n	8005c00 <osDelay+0x1c>
    stat = osErrorISR;
 8005bf8:	f06f 0305 	mvn.w	r3, #5
 8005bfc:	60fb      	str	r3, [r7, #12]
 8005bfe:	e007      	b.n	8005c10 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005c00:	2300      	movs	r3, #0
 8005c02:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d002      	beq.n	8005c10 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 ffa6 	bl	8006b5c <vTaskDelay>
    }
  }

  return (stat);
 8005c10:	68fb      	ldr	r3, [r7, #12]
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
	...

08005c1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	4a07      	ldr	r2, [pc, #28]	@ (8005c48 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	4a06      	ldr	r2, [pc, #24]	@ (8005c4c <vApplicationGetIdleTaskMemory+0x30>)
 8005c32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2280      	movs	r2, #128	@ 0x80
 8005c38:	601a      	str	r2, [r3, #0]
}
 8005c3a:	bf00      	nop
 8005c3c:	3714      	adds	r7, #20
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	200004a0 	.word	0x200004a0
 8005c4c:	20000548 	.word	0x20000548

08005c50 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005c50:	b480      	push	{r7}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	4a07      	ldr	r2, [pc, #28]	@ (8005c7c <vApplicationGetTimerTaskMemory+0x2c>)
 8005c60:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	4a06      	ldr	r2, [pc, #24]	@ (8005c80 <vApplicationGetTimerTaskMemory+0x30>)
 8005c66:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c6e:	601a      	str	r2, [r3, #0]
}
 8005c70:	bf00      	nop
 8005c72:	3714      	adds	r7, #20
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr
 8005c7c:	20000748 	.word	0x20000748
 8005c80:	200007f0 	.word	0x200007f0

08005c84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f103 0208 	add.w	r2, r3, #8
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f04f 32ff 	mov.w	r2, #4294967295
 8005c9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f103 0208 	add.w	r2, r3, #8
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f103 0208 	add.w	r2, r3, #8
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005cd2:	bf00      	nop
 8005cd4:	370c      	adds	r7, #12
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr

08005cde <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005cde:	b480      	push	{r7}
 8005ce0:	b085      	sub	sp, #20
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
 8005ce6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	689a      	ldr	r2, [r3, #8]
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	683a      	ldr	r2, [r7, #0]
 8005d02:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	683a      	ldr	r2, [r7, #0]
 8005d08:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	1c5a      	adds	r2, r3, #1
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	601a      	str	r2, [r3, #0]
}
 8005d1a:	bf00      	nop
 8005d1c:	3714      	adds	r7, #20
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr

08005d26 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d26:	b480      	push	{r7}
 8005d28:	b085      	sub	sp, #20
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
 8005d2e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3c:	d103      	bne.n	8005d46 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	60fb      	str	r3, [r7, #12]
 8005d44:	e00c      	b.n	8005d60 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	3308      	adds	r3, #8
 8005d4a:	60fb      	str	r3, [r7, #12]
 8005d4c:	e002      	b.n	8005d54 <vListInsert+0x2e>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	60fb      	str	r3, [r7, #12]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68ba      	ldr	r2, [r7, #8]
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d2f6      	bcs.n	8005d4e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	685a      	ldr	r2, [r3, #4]
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	683a      	ldr	r2, [r7, #0]
 8005d6e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	683a      	ldr	r2, [r7, #0]
 8005d7a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	1c5a      	adds	r2, r3, #1
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	601a      	str	r2, [r3, #0]
}
 8005d8c:	bf00      	nop
 8005d8e:	3714      	adds	r7, #20
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	6892      	ldr	r2, [r2, #8]
 8005dae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	6852      	ldr	r2, [r2, #4]
 8005db8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d103      	bne.n	8005dcc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	689a      	ldr	r2, [r3, #8]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	1e5a      	subs	r2, r3, #1
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3714      	adds	r7, #20
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d10b      	bne.n	8005e18 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e04:	f383 8811 	msr	BASEPRI, r3
 8005e08:	f3bf 8f6f 	isb	sy
 8005e0c:	f3bf 8f4f 	dsb	sy
 8005e10:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005e12:	bf00      	nop
 8005e14:	bf00      	nop
 8005e16:	e7fd      	b.n	8005e14 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005e18:	f002 f8a6 	bl	8007f68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e24:	68f9      	ldr	r1, [r7, #12]
 8005e26:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e28:	fb01 f303 	mul.w	r3, r1, r3
 8005e2c:	441a      	add	r2, r3
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	68f9      	ldr	r1, [r7, #12]
 8005e4c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e4e:	fb01 f303 	mul.w	r3, r1, r3
 8005e52:	441a      	add	r2, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	22ff      	movs	r2, #255	@ 0xff
 8005e5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	22ff      	movs	r2, #255	@ 0xff
 8005e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d114      	bne.n	8005e98 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d01a      	beq.n	8005eac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	3310      	adds	r3, #16
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f001 f942 	bl	8007104 <xTaskRemoveFromEventList>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d012      	beq.n	8005eac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005e86:	4b0d      	ldr	r3, [pc, #52]	@ (8005ebc <xQueueGenericReset+0xd0>)
 8005e88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e8c:	601a      	str	r2, [r3, #0]
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	f3bf 8f6f 	isb	sy
 8005e96:	e009      	b.n	8005eac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	3310      	adds	r3, #16
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7ff fef1 	bl	8005c84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	3324      	adds	r3, #36	@ 0x24
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7ff feec 	bl	8005c84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005eac:	f002 f88e 	bl	8007fcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005eb0:	2301      	movs	r3, #1
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	e000ed04 	.word	0xe000ed04

08005ec0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b08e      	sub	sp, #56	@ 0x38
 8005ec4:	af02      	add	r7, sp, #8
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]
 8005ecc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d10b      	bne.n	8005eec <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed8:	f383 8811 	msr	BASEPRI, r3
 8005edc:	f3bf 8f6f 	isb	sy
 8005ee0:	f3bf 8f4f 	dsb	sy
 8005ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005ee6:	bf00      	nop
 8005ee8:	bf00      	nop
 8005eea:	e7fd      	b.n	8005ee8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d10b      	bne.n	8005f0a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef6:	f383 8811 	msr	BASEPRI, r3
 8005efa:	f3bf 8f6f 	isb	sy
 8005efe:	f3bf 8f4f 	dsb	sy
 8005f02:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f04:	bf00      	nop
 8005f06:	bf00      	nop
 8005f08:	e7fd      	b.n	8005f06 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d002      	beq.n	8005f16 <xQueueGenericCreateStatic+0x56>
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d001      	beq.n	8005f1a <xQueueGenericCreateStatic+0x5a>
 8005f16:	2301      	movs	r3, #1
 8005f18:	e000      	b.n	8005f1c <xQueueGenericCreateStatic+0x5c>
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d10b      	bne.n	8005f38 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f24:	f383 8811 	msr	BASEPRI, r3
 8005f28:	f3bf 8f6f 	isb	sy
 8005f2c:	f3bf 8f4f 	dsb	sy
 8005f30:	623b      	str	r3, [r7, #32]
}
 8005f32:	bf00      	nop
 8005f34:	bf00      	nop
 8005f36:	e7fd      	b.n	8005f34 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d102      	bne.n	8005f44 <xQueueGenericCreateStatic+0x84>
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d101      	bne.n	8005f48 <xQueueGenericCreateStatic+0x88>
 8005f44:	2301      	movs	r3, #1
 8005f46:	e000      	b.n	8005f4a <xQueueGenericCreateStatic+0x8a>
 8005f48:	2300      	movs	r3, #0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d10b      	bne.n	8005f66 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f52:	f383 8811 	msr	BASEPRI, r3
 8005f56:	f3bf 8f6f 	isb	sy
 8005f5a:	f3bf 8f4f 	dsb	sy
 8005f5e:	61fb      	str	r3, [r7, #28]
}
 8005f60:	bf00      	nop
 8005f62:	bf00      	nop
 8005f64:	e7fd      	b.n	8005f62 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005f66:	2350      	movs	r3, #80	@ 0x50
 8005f68:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2b50      	cmp	r3, #80	@ 0x50
 8005f6e:	d00b      	beq.n	8005f88 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f74:	f383 8811 	msr	BASEPRI, r3
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	61bb      	str	r3, [r7, #24]
}
 8005f82:	bf00      	nop
 8005f84:	bf00      	nop
 8005f86:	e7fd      	b.n	8005f84 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005f88:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00d      	beq.n	8005fb0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f9c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fa2:	9300      	str	r3, [sp, #0]
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	68b9      	ldr	r1, [r7, #8]
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f000 f805 	bl	8005fba <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3730      	adds	r7, #48	@ 0x30
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b084      	sub	sp, #16
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	60f8      	str	r0, [r7, #12]
 8005fc2:	60b9      	str	r1, [r7, #8]
 8005fc4:	607a      	str	r2, [r7, #4]
 8005fc6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d103      	bne.n	8005fd6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	69ba      	ldr	r2, [r7, #24]
 8005fd2:	601a      	str	r2, [r3, #0]
 8005fd4:	e002      	b.n	8005fdc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	68ba      	ldr	r2, [r7, #8]
 8005fe6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005fe8:	2101      	movs	r1, #1
 8005fea:	69b8      	ldr	r0, [r7, #24]
 8005fec:	f7ff fefe 	bl	8005dec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	78fa      	ldrb	r2, [r7, #3]
 8005ff4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005ff8:	bf00      	nop
 8005ffa:	3710      	adds	r7, #16
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b08e      	sub	sp, #56	@ 0x38
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	607a      	str	r2, [r7, #4]
 800600c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800600e:	2300      	movs	r3, #0
 8006010:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006018:	2b00      	cmp	r3, #0
 800601a:	d10b      	bne.n	8006034 <xQueueGenericSend+0x34>
	__asm volatile
 800601c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006020:	f383 8811 	msr	BASEPRI, r3
 8006024:	f3bf 8f6f 	isb	sy
 8006028:	f3bf 8f4f 	dsb	sy
 800602c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800602e:	bf00      	nop
 8006030:	bf00      	nop
 8006032:	e7fd      	b.n	8006030 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d103      	bne.n	8006042 <xQueueGenericSend+0x42>
 800603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <xQueueGenericSend+0x46>
 8006042:	2301      	movs	r3, #1
 8006044:	e000      	b.n	8006048 <xQueueGenericSend+0x48>
 8006046:	2300      	movs	r3, #0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10b      	bne.n	8006064 <xQueueGenericSend+0x64>
	__asm volatile
 800604c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006050:	f383 8811 	msr	BASEPRI, r3
 8006054:	f3bf 8f6f 	isb	sy
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800605e:	bf00      	nop
 8006060:	bf00      	nop
 8006062:	e7fd      	b.n	8006060 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	2b02      	cmp	r3, #2
 8006068:	d103      	bne.n	8006072 <xQueueGenericSend+0x72>
 800606a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800606c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800606e:	2b01      	cmp	r3, #1
 8006070:	d101      	bne.n	8006076 <xQueueGenericSend+0x76>
 8006072:	2301      	movs	r3, #1
 8006074:	e000      	b.n	8006078 <xQueueGenericSend+0x78>
 8006076:	2300      	movs	r3, #0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d10b      	bne.n	8006094 <xQueueGenericSend+0x94>
	__asm volatile
 800607c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006080:	f383 8811 	msr	BASEPRI, r3
 8006084:	f3bf 8f6f 	isb	sy
 8006088:	f3bf 8f4f 	dsb	sy
 800608c:	623b      	str	r3, [r7, #32]
}
 800608e:	bf00      	nop
 8006090:	bf00      	nop
 8006092:	e7fd      	b.n	8006090 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006094:	f001 f9fc 	bl	8007490 <xTaskGetSchedulerState>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d102      	bne.n	80060a4 <xQueueGenericSend+0xa4>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d101      	bne.n	80060a8 <xQueueGenericSend+0xa8>
 80060a4:	2301      	movs	r3, #1
 80060a6:	e000      	b.n	80060aa <xQueueGenericSend+0xaa>
 80060a8:	2300      	movs	r3, #0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d10b      	bne.n	80060c6 <xQueueGenericSend+0xc6>
	__asm volatile
 80060ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b2:	f383 8811 	msr	BASEPRI, r3
 80060b6:	f3bf 8f6f 	isb	sy
 80060ba:	f3bf 8f4f 	dsb	sy
 80060be:	61fb      	str	r3, [r7, #28]
}
 80060c0:	bf00      	nop
 80060c2:	bf00      	nop
 80060c4:	e7fd      	b.n	80060c2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80060c6:	f001 ff4f 	bl	8007f68 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80060ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d302      	bcc.n	80060dc <xQueueGenericSend+0xdc>
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d129      	bne.n	8006130 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060dc:	683a      	ldr	r2, [r7, #0]
 80060de:	68b9      	ldr	r1, [r7, #8]
 80060e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060e2:	f000 fa0f 	bl	8006504 <prvCopyDataToQueue>
 80060e6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d010      	beq.n	8006112 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f2:	3324      	adds	r3, #36	@ 0x24
 80060f4:	4618      	mov	r0, r3
 80060f6:	f001 f805 	bl	8007104 <xTaskRemoveFromEventList>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d013      	beq.n	8006128 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006100:	4b3f      	ldr	r3, [pc, #252]	@ (8006200 <xQueueGenericSend+0x200>)
 8006102:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006106:	601a      	str	r2, [r3, #0]
 8006108:	f3bf 8f4f 	dsb	sy
 800610c:	f3bf 8f6f 	isb	sy
 8006110:	e00a      	b.n	8006128 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006114:	2b00      	cmp	r3, #0
 8006116:	d007      	beq.n	8006128 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006118:	4b39      	ldr	r3, [pc, #228]	@ (8006200 <xQueueGenericSend+0x200>)
 800611a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	f3bf 8f4f 	dsb	sy
 8006124:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006128:	f001 ff50 	bl	8007fcc <vPortExitCritical>
				return pdPASS;
 800612c:	2301      	movs	r3, #1
 800612e:	e063      	b.n	80061f8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d103      	bne.n	800613e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006136:	f001 ff49 	bl	8007fcc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800613a:	2300      	movs	r3, #0
 800613c:	e05c      	b.n	80061f8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800613e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006140:	2b00      	cmp	r3, #0
 8006142:	d106      	bne.n	8006152 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006144:	f107 0314 	add.w	r3, r7, #20
 8006148:	4618      	mov	r0, r3
 800614a:	f001 f83f 	bl	80071cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800614e:	2301      	movs	r3, #1
 8006150:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006152:	f001 ff3b 	bl	8007fcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006156:	f000 fda7 	bl	8006ca8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800615a:	f001 ff05 	bl	8007f68 <vPortEnterCritical>
 800615e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006160:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006164:	b25b      	sxtb	r3, r3
 8006166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800616a:	d103      	bne.n	8006174 <xQueueGenericSend+0x174>
 800616c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800616e:	2200      	movs	r2, #0
 8006170:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006176:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800617a:	b25b      	sxtb	r3, r3
 800617c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006180:	d103      	bne.n	800618a <xQueueGenericSend+0x18a>
 8006182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006184:	2200      	movs	r2, #0
 8006186:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800618a:	f001 ff1f 	bl	8007fcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800618e:	1d3a      	adds	r2, r7, #4
 8006190:	f107 0314 	add.w	r3, r7, #20
 8006194:	4611      	mov	r1, r2
 8006196:	4618      	mov	r0, r3
 8006198:	f001 f82e 	bl	80071f8 <xTaskCheckForTimeOut>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d124      	bne.n	80061ec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80061a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061a4:	f000 faa6 	bl	80066f4 <prvIsQueueFull>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d018      	beq.n	80061e0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80061ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b0:	3310      	adds	r3, #16
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	4611      	mov	r1, r2
 80061b6:	4618      	mov	r0, r3
 80061b8:	f000 ff52 	bl	8007060 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80061bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061be:	f000 fa31 	bl	8006624 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80061c2:	f000 fd7f 	bl	8006cc4 <xTaskResumeAll>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f47f af7c 	bne.w	80060c6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80061ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006200 <xQueueGenericSend+0x200>)
 80061d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061d4:	601a      	str	r2, [r3, #0]
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	f3bf 8f6f 	isb	sy
 80061de:	e772      	b.n	80060c6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80061e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061e2:	f000 fa1f 	bl	8006624 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80061e6:	f000 fd6d 	bl	8006cc4 <xTaskResumeAll>
 80061ea:	e76c      	b.n	80060c6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80061ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061ee:	f000 fa19 	bl	8006624 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80061f2:	f000 fd67 	bl	8006cc4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80061f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3738      	adds	r7, #56	@ 0x38
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	e000ed04 	.word	0xe000ed04

08006204 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b090      	sub	sp, #64	@ 0x40
 8006208:	af00      	add	r7, sp, #0
 800620a:	60f8      	str	r0, [r7, #12]
 800620c:	60b9      	str	r1, [r7, #8]
 800620e:	607a      	str	r2, [r7, #4]
 8006210:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006218:	2b00      	cmp	r3, #0
 800621a:	d10b      	bne.n	8006234 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800621c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006220:	f383 8811 	msr	BASEPRI, r3
 8006224:	f3bf 8f6f 	isb	sy
 8006228:	f3bf 8f4f 	dsb	sy
 800622c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800622e:	bf00      	nop
 8006230:	bf00      	nop
 8006232:	e7fd      	b.n	8006230 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d103      	bne.n	8006242 <xQueueGenericSendFromISR+0x3e>
 800623a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800623c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800623e:	2b00      	cmp	r3, #0
 8006240:	d101      	bne.n	8006246 <xQueueGenericSendFromISR+0x42>
 8006242:	2301      	movs	r3, #1
 8006244:	e000      	b.n	8006248 <xQueueGenericSendFromISR+0x44>
 8006246:	2300      	movs	r3, #0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d10b      	bne.n	8006264 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800624c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006250:	f383 8811 	msr	BASEPRI, r3
 8006254:	f3bf 8f6f 	isb	sy
 8006258:	f3bf 8f4f 	dsb	sy
 800625c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800625e:	bf00      	nop
 8006260:	bf00      	nop
 8006262:	e7fd      	b.n	8006260 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	2b02      	cmp	r3, #2
 8006268:	d103      	bne.n	8006272 <xQueueGenericSendFromISR+0x6e>
 800626a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800626c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800626e:	2b01      	cmp	r3, #1
 8006270:	d101      	bne.n	8006276 <xQueueGenericSendFromISR+0x72>
 8006272:	2301      	movs	r3, #1
 8006274:	e000      	b.n	8006278 <xQueueGenericSendFromISR+0x74>
 8006276:	2300      	movs	r3, #0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10b      	bne.n	8006294 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800627c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006280:	f383 8811 	msr	BASEPRI, r3
 8006284:	f3bf 8f6f 	isb	sy
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	623b      	str	r3, [r7, #32]
}
 800628e:	bf00      	nop
 8006290:	bf00      	nop
 8006292:	e7fd      	b.n	8006290 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006294:	f001 ff48 	bl	8008128 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006298:	f3ef 8211 	mrs	r2, BASEPRI
 800629c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a0:	f383 8811 	msr	BASEPRI, r3
 80062a4:	f3bf 8f6f 	isb	sy
 80062a8:	f3bf 8f4f 	dsb	sy
 80062ac:	61fa      	str	r2, [r7, #28]
 80062ae:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80062b0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80062b2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80062b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062bc:	429a      	cmp	r2, r3
 80062be:	d302      	bcc.n	80062c6 <xQueueGenericSendFromISR+0xc2>
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d12f      	bne.n	8006326 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80062c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80062d6:	683a      	ldr	r2, [r7, #0]
 80062d8:	68b9      	ldr	r1, [r7, #8]
 80062da:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80062dc:	f000 f912 	bl	8006504 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80062e0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80062e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e8:	d112      	bne.n	8006310 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d016      	beq.n	8006320 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062f4:	3324      	adds	r3, #36	@ 0x24
 80062f6:	4618      	mov	r0, r3
 80062f8:	f000 ff04 	bl	8007104 <xTaskRemoveFromEventList>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00e      	beq.n	8006320 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d00b      	beq.n	8006320 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	601a      	str	r2, [r3, #0]
 800630e:	e007      	b.n	8006320 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006310:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006314:	3301      	adds	r3, #1
 8006316:	b2db      	uxtb	r3, r3
 8006318:	b25a      	sxtb	r2, r3
 800631a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800631c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006320:	2301      	movs	r3, #1
 8006322:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006324:	e001      	b.n	800632a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006326:	2300      	movs	r3, #0
 8006328:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800632a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800632c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006334:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006338:	4618      	mov	r0, r3
 800633a:	3740      	adds	r7, #64	@ 0x40
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b08c      	sub	sp, #48	@ 0x30
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800634c:	2300      	movs	r3, #0
 800634e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006356:	2b00      	cmp	r3, #0
 8006358:	d10b      	bne.n	8006372 <xQueueReceive+0x32>
	__asm volatile
 800635a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800635e:	f383 8811 	msr	BASEPRI, r3
 8006362:	f3bf 8f6f 	isb	sy
 8006366:	f3bf 8f4f 	dsb	sy
 800636a:	623b      	str	r3, [r7, #32]
}
 800636c:	bf00      	nop
 800636e:	bf00      	nop
 8006370:	e7fd      	b.n	800636e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d103      	bne.n	8006380 <xQueueReceive+0x40>
 8006378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800637a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800637c:	2b00      	cmp	r3, #0
 800637e:	d101      	bne.n	8006384 <xQueueReceive+0x44>
 8006380:	2301      	movs	r3, #1
 8006382:	e000      	b.n	8006386 <xQueueReceive+0x46>
 8006384:	2300      	movs	r3, #0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d10b      	bne.n	80063a2 <xQueueReceive+0x62>
	__asm volatile
 800638a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638e:	f383 8811 	msr	BASEPRI, r3
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	f3bf 8f4f 	dsb	sy
 800639a:	61fb      	str	r3, [r7, #28]
}
 800639c:	bf00      	nop
 800639e:	bf00      	nop
 80063a0:	e7fd      	b.n	800639e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80063a2:	f001 f875 	bl	8007490 <xTaskGetSchedulerState>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d102      	bne.n	80063b2 <xQueueReceive+0x72>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <xQueueReceive+0x76>
 80063b2:	2301      	movs	r3, #1
 80063b4:	e000      	b.n	80063b8 <xQueueReceive+0x78>
 80063b6:	2300      	movs	r3, #0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d10b      	bne.n	80063d4 <xQueueReceive+0x94>
	__asm volatile
 80063bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c0:	f383 8811 	msr	BASEPRI, r3
 80063c4:	f3bf 8f6f 	isb	sy
 80063c8:	f3bf 8f4f 	dsb	sy
 80063cc:	61bb      	str	r3, [r7, #24]
}
 80063ce:	bf00      	nop
 80063d0:	bf00      	nop
 80063d2:	e7fd      	b.n	80063d0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063d4:	f001 fdc8 	bl	8007f68 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063dc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d01f      	beq.n	8006424 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80063e4:	68b9      	ldr	r1, [r7, #8]
 80063e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063e8:	f000 f8f6 	bl	80065d8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80063ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ee:	1e5a      	subs	r2, r3, #1
 80063f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00f      	beq.n	800641c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063fe:	3310      	adds	r3, #16
 8006400:	4618      	mov	r0, r3
 8006402:	f000 fe7f 	bl	8007104 <xTaskRemoveFromEventList>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d007      	beq.n	800641c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800640c:	4b3c      	ldr	r3, [pc, #240]	@ (8006500 <xQueueReceive+0x1c0>)
 800640e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800641c:	f001 fdd6 	bl	8007fcc <vPortExitCritical>
				return pdPASS;
 8006420:	2301      	movs	r3, #1
 8006422:	e069      	b.n	80064f8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d103      	bne.n	8006432 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800642a:	f001 fdcf 	bl	8007fcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800642e:	2300      	movs	r3, #0
 8006430:	e062      	b.n	80064f8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006434:	2b00      	cmp	r3, #0
 8006436:	d106      	bne.n	8006446 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006438:	f107 0310 	add.w	r3, r7, #16
 800643c:	4618      	mov	r0, r3
 800643e:	f000 fec5 	bl	80071cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006442:	2301      	movs	r3, #1
 8006444:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006446:	f001 fdc1 	bl	8007fcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800644a:	f000 fc2d 	bl	8006ca8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800644e:	f001 fd8b 	bl	8007f68 <vPortEnterCritical>
 8006452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006454:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006458:	b25b      	sxtb	r3, r3
 800645a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645e:	d103      	bne.n	8006468 <xQueueReceive+0x128>
 8006460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006462:	2200      	movs	r2, #0
 8006464:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800646a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800646e:	b25b      	sxtb	r3, r3
 8006470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006474:	d103      	bne.n	800647e <xQueueReceive+0x13e>
 8006476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006478:	2200      	movs	r2, #0
 800647a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800647e:	f001 fda5 	bl	8007fcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006482:	1d3a      	adds	r2, r7, #4
 8006484:	f107 0310 	add.w	r3, r7, #16
 8006488:	4611      	mov	r1, r2
 800648a:	4618      	mov	r0, r3
 800648c:	f000 feb4 	bl	80071f8 <xTaskCheckForTimeOut>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d123      	bne.n	80064de <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006496:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006498:	f000 f916 	bl	80066c8 <prvIsQueueEmpty>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d017      	beq.n	80064d2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80064a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a4:	3324      	adds	r3, #36	@ 0x24
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	4611      	mov	r1, r2
 80064aa:	4618      	mov	r0, r3
 80064ac:	f000 fdd8 	bl	8007060 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80064b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064b2:	f000 f8b7 	bl	8006624 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80064b6:	f000 fc05 	bl	8006cc4 <xTaskResumeAll>
 80064ba:	4603      	mov	r3, r0
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d189      	bne.n	80063d4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80064c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006500 <xQueueReceive+0x1c0>)
 80064c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064c6:	601a      	str	r2, [r3, #0]
 80064c8:	f3bf 8f4f 	dsb	sy
 80064cc:	f3bf 8f6f 	isb	sy
 80064d0:	e780      	b.n	80063d4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80064d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064d4:	f000 f8a6 	bl	8006624 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80064d8:	f000 fbf4 	bl	8006cc4 <xTaskResumeAll>
 80064dc:	e77a      	b.n	80063d4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80064de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064e0:	f000 f8a0 	bl	8006624 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80064e4:	f000 fbee 	bl	8006cc4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064ea:	f000 f8ed 	bl	80066c8 <prvIsQueueEmpty>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	f43f af6f 	beq.w	80063d4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80064f6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3730      	adds	r7, #48	@ 0x30
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	e000ed04 	.word	0xe000ed04

08006504 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af00      	add	r7, sp, #0
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006510:	2300      	movs	r3, #0
 8006512:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006518:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800651e:	2b00      	cmp	r3, #0
 8006520:	d10d      	bne.n	800653e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d14d      	bne.n	80065c6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	4618      	mov	r0, r3
 8006530:	f000 ffcc 	bl	80074cc <xTaskPriorityDisinherit>
 8006534:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	609a      	str	r2, [r3, #8]
 800653c:	e043      	b.n	80065c6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d119      	bne.n	8006578 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6858      	ldr	r0, [r3, #4]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800654c:	461a      	mov	r2, r3
 800654e:	68b9      	ldr	r1, [r7, #8]
 8006550:	f002 f8a6 	bl	80086a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	685a      	ldr	r2, [r3, #4]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800655c:	441a      	add	r2, r3
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	685a      	ldr	r2, [r3, #4]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	429a      	cmp	r2, r3
 800656c:	d32b      	bcc.n	80065c6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	605a      	str	r2, [r3, #4]
 8006576:	e026      	b.n	80065c6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	68d8      	ldr	r0, [r3, #12]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006580:	461a      	mov	r2, r3
 8006582:	68b9      	ldr	r1, [r7, #8]
 8006584:	f002 f88c 	bl	80086a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	68da      	ldr	r2, [r3, #12]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006590:	425b      	negs	r3, r3
 8006592:	441a      	add	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	68da      	ldr	r2, [r3, #12]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d207      	bcs.n	80065b4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	689a      	ldr	r2, [r3, #8]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ac:	425b      	negs	r3, r3
 80065ae:	441a      	add	r2, r3
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2b02      	cmp	r3, #2
 80065b8:	d105      	bne.n	80065c6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d002      	beq.n	80065c6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	3b01      	subs	r3, #1
 80065c4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	1c5a      	adds	r2, r3, #1
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80065ce:	697b      	ldr	r3, [r7, #20]
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3718      	adds	r7, #24
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d018      	beq.n	800661c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	68da      	ldr	r2, [r3, #12]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065f2:	441a      	add	r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	68da      	ldr	r2, [r3, #12]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	429a      	cmp	r2, r3
 8006602:	d303      	bcc.n	800660c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	68d9      	ldr	r1, [r3, #12]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006614:	461a      	mov	r2, r3
 8006616:	6838      	ldr	r0, [r7, #0]
 8006618:	f002 f842 	bl	80086a0 <memcpy>
	}
}
 800661c:	bf00      	nop
 800661e:	3708      	adds	r7, #8
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800662c:	f001 fc9c 	bl	8007f68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006636:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006638:	e011      	b.n	800665e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663e:	2b00      	cmp	r3, #0
 8006640:	d012      	beq.n	8006668 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	3324      	adds	r3, #36	@ 0x24
 8006646:	4618      	mov	r0, r3
 8006648:	f000 fd5c 	bl	8007104 <xTaskRemoveFromEventList>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006652:	f000 fe35 	bl	80072c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006656:	7bfb      	ldrb	r3, [r7, #15]
 8006658:	3b01      	subs	r3, #1
 800665a:	b2db      	uxtb	r3, r3
 800665c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800665e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006662:	2b00      	cmp	r3, #0
 8006664:	dce9      	bgt.n	800663a <prvUnlockQueue+0x16>
 8006666:	e000      	b.n	800666a <prvUnlockQueue+0x46>
					break;
 8006668:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	22ff      	movs	r2, #255	@ 0xff
 800666e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006672:	f001 fcab 	bl	8007fcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006676:	f001 fc77 	bl	8007f68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006680:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006682:	e011      	b.n	80066a8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	691b      	ldr	r3, [r3, #16]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d012      	beq.n	80066b2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	3310      	adds	r3, #16
 8006690:	4618      	mov	r0, r3
 8006692:	f000 fd37 	bl	8007104 <xTaskRemoveFromEventList>
 8006696:	4603      	mov	r3, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	d001      	beq.n	80066a0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800669c:	f000 fe10 	bl	80072c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80066a0:	7bbb      	ldrb	r3, [r7, #14]
 80066a2:	3b01      	subs	r3, #1
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	dce9      	bgt.n	8006684 <prvUnlockQueue+0x60>
 80066b0:	e000      	b.n	80066b4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80066b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	22ff      	movs	r2, #255	@ 0xff
 80066b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80066bc:	f001 fc86 	bl	8007fcc <vPortExitCritical>
}
 80066c0:	bf00      	nop
 80066c2:	3710      	adds	r7, #16
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066d0:	f001 fc4a 	bl	8007f68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d102      	bne.n	80066e2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80066dc:	2301      	movs	r3, #1
 80066de:	60fb      	str	r3, [r7, #12]
 80066e0:	e001      	b.n	80066e6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80066e2:	2300      	movs	r3, #0
 80066e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066e6:	f001 fc71 	bl	8007fcc <vPortExitCritical>

	return xReturn;
 80066ea:	68fb      	ldr	r3, [r7, #12]
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3710      	adds	r7, #16
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066fc:	f001 fc34 	bl	8007f68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006708:	429a      	cmp	r2, r3
 800670a:	d102      	bne.n	8006712 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800670c:	2301      	movs	r3, #1
 800670e:	60fb      	str	r3, [r7, #12]
 8006710:	e001      	b.n	8006716 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006712:	2300      	movs	r3, #0
 8006714:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006716:	f001 fc59 	bl	8007fcc <vPortExitCritical>

	return xReturn;
 800671a:	68fb      	ldr	r3, [r7, #12]
}
 800671c:	4618      	mov	r0, r3
 800671e:	3710      	adds	r7, #16
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006724:	b480      	push	{r7}
 8006726:	b085      	sub	sp, #20
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800672e:	2300      	movs	r3, #0
 8006730:	60fb      	str	r3, [r7, #12]
 8006732:	e014      	b.n	800675e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006734:	4a0f      	ldr	r2, [pc, #60]	@ (8006774 <vQueueAddToRegistry+0x50>)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d10b      	bne.n	8006758 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006740:	490c      	ldr	r1, [pc, #48]	@ (8006774 <vQueueAddToRegistry+0x50>)
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	683a      	ldr	r2, [r7, #0]
 8006746:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800674a:	4a0a      	ldr	r2, [pc, #40]	@ (8006774 <vQueueAddToRegistry+0x50>)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	00db      	lsls	r3, r3, #3
 8006750:	4413      	add	r3, r2
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006756:	e006      	b.n	8006766 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	3301      	adds	r3, #1
 800675c:	60fb      	str	r3, [r7, #12]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2b07      	cmp	r3, #7
 8006762:	d9e7      	bls.n	8006734 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006764:	bf00      	nop
 8006766:	bf00      	nop
 8006768:	3714      	adds	r7, #20
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	20000bf0 	.word	0x20000bf0

08006778 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006778:	b580      	push	{r7, lr}
 800677a:	b086      	sub	sp, #24
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006788:	f001 fbee 	bl	8007f68 <vPortEnterCritical>
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006792:	b25b      	sxtb	r3, r3
 8006794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006798:	d103      	bne.n	80067a2 <vQueueWaitForMessageRestricted+0x2a>
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067a8:	b25b      	sxtb	r3, r3
 80067aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ae:	d103      	bne.n	80067b8 <vQueueWaitForMessageRestricted+0x40>
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067b8:	f001 fc08 	bl	8007fcc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d106      	bne.n	80067d2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	3324      	adds	r3, #36	@ 0x24
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	68b9      	ldr	r1, [r7, #8]
 80067cc:	4618      	mov	r0, r3
 80067ce:	f000 fc6d 	bl	80070ac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80067d2:	6978      	ldr	r0, [r7, #20]
 80067d4:	f7ff ff26 	bl	8006624 <prvUnlockQueue>
	}
 80067d8:	bf00      	nop
 80067da:	3718      	adds	r7, #24
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b08e      	sub	sp, #56	@ 0x38
 80067e4:	af04      	add	r7, sp, #16
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
 80067ec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80067ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d10b      	bne.n	800680c <xTaskCreateStatic+0x2c>
	__asm volatile
 80067f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f8:	f383 8811 	msr	BASEPRI, r3
 80067fc:	f3bf 8f6f 	isb	sy
 8006800:	f3bf 8f4f 	dsb	sy
 8006804:	623b      	str	r3, [r7, #32]
}
 8006806:	bf00      	nop
 8006808:	bf00      	nop
 800680a:	e7fd      	b.n	8006808 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800680c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10b      	bne.n	800682a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006816:	f383 8811 	msr	BASEPRI, r3
 800681a:	f3bf 8f6f 	isb	sy
 800681e:	f3bf 8f4f 	dsb	sy
 8006822:	61fb      	str	r3, [r7, #28]
}
 8006824:	bf00      	nop
 8006826:	bf00      	nop
 8006828:	e7fd      	b.n	8006826 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800682a:	23a8      	movs	r3, #168	@ 0xa8
 800682c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	2ba8      	cmp	r3, #168	@ 0xa8
 8006832:	d00b      	beq.n	800684c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006838:	f383 8811 	msr	BASEPRI, r3
 800683c:	f3bf 8f6f 	isb	sy
 8006840:	f3bf 8f4f 	dsb	sy
 8006844:	61bb      	str	r3, [r7, #24]
}
 8006846:	bf00      	nop
 8006848:	bf00      	nop
 800684a:	e7fd      	b.n	8006848 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800684c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800684e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006850:	2b00      	cmp	r3, #0
 8006852:	d01e      	beq.n	8006892 <xTaskCreateStatic+0xb2>
 8006854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006856:	2b00      	cmp	r3, #0
 8006858:	d01b      	beq.n	8006892 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800685a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800685c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800685e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006860:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006862:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006866:	2202      	movs	r2, #2
 8006868:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800686c:	2300      	movs	r3, #0
 800686e:	9303      	str	r3, [sp, #12]
 8006870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006872:	9302      	str	r3, [sp, #8]
 8006874:	f107 0314 	add.w	r3, r7, #20
 8006878:	9301      	str	r3, [sp, #4]
 800687a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687c:	9300      	str	r3, [sp, #0]
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	68b9      	ldr	r1, [r7, #8]
 8006884:	68f8      	ldr	r0, [r7, #12]
 8006886:	f000 f851 	bl	800692c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800688a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800688c:	f000 f8f6 	bl	8006a7c <prvAddNewTaskToReadyList>
 8006890:	e001      	b.n	8006896 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006892:	2300      	movs	r3, #0
 8006894:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006896:	697b      	ldr	r3, [r7, #20]
	}
 8006898:	4618      	mov	r0, r3
 800689a:	3728      	adds	r7, #40	@ 0x28
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b08c      	sub	sp, #48	@ 0x30
 80068a4:	af04      	add	r7, sp, #16
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	603b      	str	r3, [r7, #0]
 80068ac:	4613      	mov	r3, r2
 80068ae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80068b0:	88fb      	ldrh	r3, [r7, #6]
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	4618      	mov	r0, r3
 80068b6:	f001 fc79 	bl	80081ac <pvPortMalloc>
 80068ba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00e      	beq.n	80068e0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80068c2:	20a8      	movs	r0, #168	@ 0xa8
 80068c4:	f001 fc72 	bl	80081ac <pvPortMalloc>
 80068c8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d003      	beq.n	80068d8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	697a      	ldr	r2, [r7, #20]
 80068d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80068d6:	e005      	b.n	80068e4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80068d8:	6978      	ldr	r0, [r7, #20]
 80068da:	f001 fd35 	bl	8008348 <vPortFree>
 80068de:	e001      	b.n	80068e4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80068e0:	2300      	movs	r3, #0
 80068e2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d017      	beq.n	800691a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80068f2:	88fa      	ldrh	r2, [r7, #6]
 80068f4:	2300      	movs	r3, #0
 80068f6:	9303      	str	r3, [sp, #12]
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	9302      	str	r3, [sp, #8]
 80068fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068fe:	9301      	str	r3, [sp, #4]
 8006900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006902:	9300      	str	r3, [sp, #0]
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	68b9      	ldr	r1, [r7, #8]
 8006908:	68f8      	ldr	r0, [r7, #12]
 800690a:	f000 f80f 	bl	800692c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800690e:	69f8      	ldr	r0, [r7, #28]
 8006910:	f000 f8b4 	bl	8006a7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006914:	2301      	movs	r3, #1
 8006916:	61bb      	str	r3, [r7, #24]
 8006918:	e002      	b.n	8006920 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800691a:	f04f 33ff 	mov.w	r3, #4294967295
 800691e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006920:	69bb      	ldr	r3, [r7, #24]
	}
 8006922:	4618      	mov	r0, r3
 8006924:	3720      	adds	r7, #32
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}
	...

0800692c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b088      	sub	sp, #32
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
 8006938:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800693a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800693c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	461a      	mov	r2, r3
 8006944:	21a5      	movs	r1, #165	@ 0xa5
 8006946:	f001 fe1f 	bl	8008588 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800694a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006954:	3b01      	subs	r3, #1
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	4413      	add	r3, r2
 800695a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	f023 0307 	bic.w	r3, r3, #7
 8006962:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006964:	69bb      	ldr	r3, [r7, #24]
 8006966:	f003 0307 	and.w	r3, r3, #7
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00b      	beq.n	8006986 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800696e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006972:	f383 8811 	msr	BASEPRI, r3
 8006976:	f3bf 8f6f 	isb	sy
 800697a:	f3bf 8f4f 	dsb	sy
 800697e:	617b      	str	r3, [r7, #20]
}
 8006980:	bf00      	nop
 8006982:	bf00      	nop
 8006984:	e7fd      	b.n	8006982 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d01f      	beq.n	80069cc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800698c:	2300      	movs	r3, #0
 800698e:	61fb      	str	r3, [r7, #28]
 8006990:	e012      	b.n	80069b8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006992:	68ba      	ldr	r2, [r7, #8]
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	4413      	add	r3, r2
 8006998:	7819      	ldrb	r1, [r3, #0]
 800699a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800699c:	69fb      	ldr	r3, [r7, #28]
 800699e:	4413      	add	r3, r2
 80069a0:	3334      	adds	r3, #52	@ 0x34
 80069a2:	460a      	mov	r2, r1
 80069a4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	4413      	add	r3, r2
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d006      	beq.n	80069c0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	3301      	adds	r3, #1
 80069b6:	61fb      	str	r3, [r7, #28]
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	2b0f      	cmp	r3, #15
 80069bc:	d9e9      	bls.n	8006992 <prvInitialiseNewTask+0x66>
 80069be:	e000      	b.n	80069c2 <prvInitialiseNewTask+0x96>
			{
				break;
 80069c0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80069c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c4:	2200      	movs	r2, #0
 80069c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069ca:	e003      	b.n	80069d4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80069cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ce:	2200      	movs	r2, #0
 80069d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80069d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069d6:	2b37      	cmp	r3, #55	@ 0x37
 80069d8:	d901      	bls.n	80069de <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80069da:	2337      	movs	r3, #55	@ 0x37
 80069dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80069de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069e2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80069e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069e8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80069ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ec:	2200      	movs	r2, #0
 80069ee:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80069f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f2:	3304      	adds	r3, #4
 80069f4:	4618      	mov	r0, r3
 80069f6:	f7ff f965 	bl	8005cc4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80069fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069fc:	3318      	adds	r3, #24
 80069fe:	4618      	mov	r0, r3
 8006a00:	f7ff f960 	bl	8005cc4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a08:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a0c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a12:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a18:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a24:	2200      	movs	r2, #0
 8006a26:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2c:	3354      	adds	r3, #84	@ 0x54
 8006a2e:	224c      	movs	r2, #76	@ 0x4c
 8006a30:	2100      	movs	r1, #0
 8006a32:	4618      	mov	r0, r3
 8006a34:	f001 fda8 	bl	8008588 <memset>
 8006a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3a:	4a0d      	ldr	r2, [pc, #52]	@ (8006a70 <prvInitialiseNewTask+0x144>)
 8006a3c:	659a      	str	r2, [r3, #88]	@ 0x58
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a40:	4a0c      	ldr	r2, [pc, #48]	@ (8006a74 <prvInitialiseNewTask+0x148>)
 8006a42:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a46:	4a0c      	ldr	r2, [pc, #48]	@ (8006a78 <prvInitialiseNewTask+0x14c>)
 8006a48:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	68f9      	ldr	r1, [r7, #12]
 8006a4e:	69b8      	ldr	r0, [r7, #24]
 8006a50:	f001 f95a 	bl	8007d08 <pxPortInitialiseStack>
 8006a54:	4602      	mov	r2, r0
 8006a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a58:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d002      	beq.n	8006a66 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a66:	bf00      	nop
 8006a68:	3720      	adds	r7, #32
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	20001e3c 	.word	0x20001e3c
 8006a74:	20001ea4 	.word	0x20001ea4
 8006a78:	20001f0c 	.word	0x20001f0c

08006a7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b082      	sub	sp, #8
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006a84:	f001 fa70 	bl	8007f68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a88:	4b2d      	ldr	r3, [pc, #180]	@ (8006b40 <prvAddNewTaskToReadyList+0xc4>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	4a2c      	ldr	r2, [pc, #176]	@ (8006b40 <prvAddNewTaskToReadyList+0xc4>)
 8006a90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006a92:	4b2c      	ldr	r3, [pc, #176]	@ (8006b44 <prvAddNewTaskToReadyList+0xc8>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d109      	bne.n	8006aae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006a9a:	4a2a      	ldr	r2, [pc, #168]	@ (8006b44 <prvAddNewTaskToReadyList+0xc8>)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006aa0:	4b27      	ldr	r3, [pc, #156]	@ (8006b40 <prvAddNewTaskToReadyList+0xc4>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d110      	bne.n	8006aca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006aa8:	f000 fc2e 	bl	8007308 <prvInitialiseTaskLists>
 8006aac:	e00d      	b.n	8006aca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006aae:	4b26      	ldr	r3, [pc, #152]	@ (8006b48 <prvAddNewTaskToReadyList+0xcc>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d109      	bne.n	8006aca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006ab6:	4b23      	ldr	r3, [pc, #140]	@ (8006b44 <prvAddNewTaskToReadyList+0xc8>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d802      	bhi.n	8006aca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006ac4:	4a1f      	ldr	r2, [pc, #124]	@ (8006b44 <prvAddNewTaskToReadyList+0xc8>)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006aca:	4b20      	ldr	r3, [pc, #128]	@ (8006b4c <prvAddNewTaskToReadyList+0xd0>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	3301      	adds	r3, #1
 8006ad0:	4a1e      	ldr	r2, [pc, #120]	@ (8006b4c <prvAddNewTaskToReadyList+0xd0>)
 8006ad2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8006b4c <prvAddNewTaskToReadyList+0xd0>)
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8006b50 <prvAddNewTaskToReadyList+0xd4>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d903      	bls.n	8006af0 <prvAddNewTaskToReadyList+0x74>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aec:	4a18      	ldr	r2, [pc, #96]	@ (8006b50 <prvAddNewTaskToReadyList+0xd4>)
 8006aee:	6013      	str	r3, [r2, #0]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006af4:	4613      	mov	r3, r2
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	4413      	add	r3, r2
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	4a15      	ldr	r2, [pc, #84]	@ (8006b54 <prvAddNewTaskToReadyList+0xd8>)
 8006afe:	441a      	add	r2, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	3304      	adds	r3, #4
 8006b04:	4619      	mov	r1, r3
 8006b06:	4610      	mov	r0, r2
 8006b08:	f7ff f8e9 	bl	8005cde <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b0c:	f001 fa5e 	bl	8007fcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b10:	4b0d      	ldr	r3, [pc, #52]	@ (8006b48 <prvAddNewTaskToReadyList+0xcc>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d00e      	beq.n	8006b36 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b18:	4b0a      	ldr	r3, [pc, #40]	@ (8006b44 <prvAddNewTaskToReadyList+0xc8>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d207      	bcs.n	8006b36 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b26:	4b0c      	ldr	r3, [pc, #48]	@ (8006b58 <prvAddNewTaskToReadyList+0xdc>)
 8006b28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b2c:	601a      	str	r2, [r3, #0]
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b36:	bf00      	nop
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	20001104 	.word	0x20001104
 8006b44:	20000c30 	.word	0x20000c30
 8006b48:	20001110 	.word	0x20001110
 8006b4c:	20001120 	.word	0x20001120
 8006b50:	2000110c 	.word	0x2000110c
 8006b54:	20000c34 	.word	0x20000c34
 8006b58:	e000ed04 	.word	0xe000ed04

08006b5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006b64:	2300      	movs	r3, #0
 8006b66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d018      	beq.n	8006ba0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006b6e:	4b14      	ldr	r3, [pc, #80]	@ (8006bc0 <vTaskDelay+0x64>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00b      	beq.n	8006b8e <vTaskDelay+0x32>
	__asm volatile
 8006b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b7a:	f383 8811 	msr	BASEPRI, r3
 8006b7e:	f3bf 8f6f 	isb	sy
 8006b82:	f3bf 8f4f 	dsb	sy
 8006b86:	60bb      	str	r3, [r7, #8]
}
 8006b88:	bf00      	nop
 8006b8a:	bf00      	nop
 8006b8c:	e7fd      	b.n	8006b8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006b8e:	f000 f88b 	bl	8006ca8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b92:	2100      	movs	r1, #0
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 fd09 	bl	80075ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b9a:	f000 f893 	bl	8006cc4 <xTaskResumeAll>
 8006b9e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d107      	bne.n	8006bb6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006ba6:	4b07      	ldr	r3, [pc, #28]	@ (8006bc4 <vTaskDelay+0x68>)
 8006ba8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bac:	601a      	str	r2, [r3, #0]
 8006bae:	f3bf 8f4f 	dsb	sy
 8006bb2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006bb6:	bf00      	nop
 8006bb8:	3710      	adds	r7, #16
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	2000112c 	.word	0x2000112c
 8006bc4:	e000ed04 	.word	0xe000ed04

08006bc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b08a      	sub	sp, #40	@ 0x28
 8006bcc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006bd6:	463a      	mov	r2, r7
 8006bd8:	1d39      	adds	r1, r7, #4
 8006bda:	f107 0308 	add.w	r3, r7, #8
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7ff f81c 	bl	8005c1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006be4:	6839      	ldr	r1, [r7, #0]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	68ba      	ldr	r2, [r7, #8]
 8006bea:	9202      	str	r2, [sp, #8]
 8006bec:	9301      	str	r3, [sp, #4]
 8006bee:	2300      	movs	r3, #0
 8006bf0:	9300      	str	r3, [sp, #0]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	460a      	mov	r2, r1
 8006bf6:	4924      	ldr	r1, [pc, #144]	@ (8006c88 <vTaskStartScheduler+0xc0>)
 8006bf8:	4824      	ldr	r0, [pc, #144]	@ (8006c8c <vTaskStartScheduler+0xc4>)
 8006bfa:	f7ff fdf1 	bl	80067e0 <xTaskCreateStatic>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	4a23      	ldr	r2, [pc, #140]	@ (8006c90 <vTaskStartScheduler+0xc8>)
 8006c02:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006c04:	4b22      	ldr	r3, [pc, #136]	@ (8006c90 <vTaskStartScheduler+0xc8>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d002      	beq.n	8006c12 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	617b      	str	r3, [r7, #20]
 8006c10:	e001      	b.n	8006c16 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006c12:	2300      	movs	r3, #0
 8006c14:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d102      	bne.n	8006c22 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006c1c:	f000 fd1a 	bl	8007654 <xTimerCreateTimerTask>
 8006c20:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d11b      	bne.n	8006c60 <vTaskStartScheduler+0x98>
	__asm volatile
 8006c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2c:	f383 8811 	msr	BASEPRI, r3
 8006c30:	f3bf 8f6f 	isb	sy
 8006c34:	f3bf 8f4f 	dsb	sy
 8006c38:	613b      	str	r3, [r7, #16]
}
 8006c3a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006c3c:	4b15      	ldr	r3, [pc, #84]	@ (8006c94 <vTaskStartScheduler+0xcc>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3354      	adds	r3, #84	@ 0x54
 8006c42:	4a15      	ldr	r2, [pc, #84]	@ (8006c98 <vTaskStartScheduler+0xd0>)
 8006c44:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006c46:	4b15      	ldr	r3, [pc, #84]	@ (8006c9c <vTaskStartScheduler+0xd4>)
 8006c48:	f04f 32ff 	mov.w	r2, #4294967295
 8006c4c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c4e:	4b14      	ldr	r3, [pc, #80]	@ (8006ca0 <vTaskStartScheduler+0xd8>)
 8006c50:	2201      	movs	r2, #1
 8006c52:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c54:	4b13      	ldr	r3, [pc, #76]	@ (8006ca4 <vTaskStartScheduler+0xdc>)
 8006c56:	2200      	movs	r2, #0
 8006c58:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c5a:	f001 f8e1 	bl	8007e20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c5e:	e00f      	b.n	8006c80 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c66:	d10b      	bne.n	8006c80 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c6c:	f383 8811 	msr	BASEPRI, r3
 8006c70:	f3bf 8f6f 	isb	sy
 8006c74:	f3bf 8f4f 	dsb	sy
 8006c78:	60fb      	str	r3, [r7, #12]
}
 8006c7a:	bf00      	nop
 8006c7c:	bf00      	nop
 8006c7e:	e7fd      	b.n	8006c7c <vTaskStartScheduler+0xb4>
}
 8006c80:	bf00      	nop
 8006c82:	3718      	adds	r7, #24
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	0800878c 	.word	0x0800878c
 8006c8c:	080072d9 	.word	0x080072d9
 8006c90:	20001128 	.word	0x20001128
 8006c94:	20000c30 	.word	0x20000c30
 8006c98:	20000010 	.word	0x20000010
 8006c9c:	20001124 	.word	0x20001124
 8006ca0:	20001110 	.word	0x20001110
 8006ca4:	20001108 	.word	0x20001108

08006ca8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006ca8:	b480      	push	{r7}
 8006caa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006cac:	4b04      	ldr	r3, [pc, #16]	@ (8006cc0 <vTaskSuspendAll+0x18>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	4a03      	ldr	r2, [pc, #12]	@ (8006cc0 <vTaskSuspendAll+0x18>)
 8006cb4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006cb6:	bf00      	nop
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr
 8006cc0:	2000112c 	.word	0x2000112c

08006cc4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006cd2:	4b42      	ldr	r3, [pc, #264]	@ (8006ddc <xTaskResumeAll+0x118>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10b      	bne.n	8006cf2 <xTaskResumeAll+0x2e>
	__asm volatile
 8006cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cde:	f383 8811 	msr	BASEPRI, r3
 8006ce2:	f3bf 8f6f 	isb	sy
 8006ce6:	f3bf 8f4f 	dsb	sy
 8006cea:	603b      	str	r3, [r7, #0]
}
 8006cec:	bf00      	nop
 8006cee:	bf00      	nop
 8006cf0:	e7fd      	b.n	8006cee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006cf2:	f001 f939 	bl	8007f68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006cf6:	4b39      	ldr	r3, [pc, #228]	@ (8006ddc <xTaskResumeAll+0x118>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	4a37      	ldr	r2, [pc, #220]	@ (8006ddc <xTaskResumeAll+0x118>)
 8006cfe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d00:	4b36      	ldr	r3, [pc, #216]	@ (8006ddc <xTaskResumeAll+0x118>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d162      	bne.n	8006dce <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006d08:	4b35      	ldr	r3, [pc, #212]	@ (8006de0 <xTaskResumeAll+0x11c>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d05e      	beq.n	8006dce <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d10:	e02f      	b.n	8006d72 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d12:	4b34      	ldr	r3, [pc, #208]	@ (8006de4 <xTaskResumeAll+0x120>)
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	3318      	adds	r3, #24
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7ff f83a 	bl	8005d98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	3304      	adds	r3, #4
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7ff f835 	bl	8005d98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d32:	4b2d      	ldr	r3, [pc, #180]	@ (8006de8 <xTaskResumeAll+0x124>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d903      	bls.n	8006d42 <xTaskResumeAll+0x7e>
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d3e:	4a2a      	ldr	r2, [pc, #168]	@ (8006de8 <xTaskResumeAll+0x124>)
 8006d40:	6013      	str	r3, [r2, #0]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d46:	4613      	mov	r3, r2
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	4a27      	ldr	r2, [pc, #156]	@ (8006dec <xTaskResumeAll+0x128>)
 8006d50:	441a      	add	r2, r3
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	3304      	adds	r3, #4
 8006d56:	4619      	mov	r1, r3
 8006d58:	4610      	mov	r0, r2
 8006d5a:	f7fe ffc0 	bl	8005cde <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d62:	4b23      	ldr	r3, [pc, #140]	@ (8006df0 <xTaskResumeAll+0x12c>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d302      	bcc.n	8006d72 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006d6c:	4b21      	ldr	r3, [pc, #132]	@ (8006df4 <xTaskResumeAll+0x130>)
 8006d6e:	2201      	movs	r2, #1
 8006d70:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d72:	4b1c      	ldr	r3, [pc, #112]	@ (8006de4 <xTaskResumeAll+0x120>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d1cb      	bne.n	8006d12 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d001      	beq.n	8006d84 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006d80:	f000 fb66 	bl	8007450 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006d84:	4b1c      	ldr	r3, [pc, #112]	@ (8006df8 <xTaskResumeAll+0x134>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d010      	beq.n	8006db2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006d90:	f000 f846 	bl	8006e20 <xTaskIncrementTick>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d002      	beq.n	8006da0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006d9a:	4b16      	ldr	r3, [pc, #88]	@ (8006df4 <xTaskResumeAll+0x130>)
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	3b01      	subs	r3, #1
 8006da4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d1f1      	bne.n	8006d90 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006dac:	4b12      	ldr	r3, [pc, #72]	@ (8006df8 <xTaskResumeAll+0x134>)
 8006dae:	2200      	movs	r2, #0
 8006db0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006db2:	4b10      	ldr	r3, [pc, #64]	@ (8006df4 <xTaskResumeAll+0x130>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d009      	beq.n	8006dce <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8006dfc <xTaskResumeAll+0x138>)
 8006dc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006dc4:	601a      	str	r2, [r3, #0]
 8006dc6:	f3bf 8f4f 	dsb	sy
 8006dca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006dce:	f001 f8fd 	bl	8007fcc <vPortExitCritical>

	return xAlreadyYielded;
 8006dd2:	68bb      	ldr	r3, [r7, #8]
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3710      	adds	r7, #16
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	2000112c 	.word	0x2000112c
 8006de0:	20001104 	.word	0x20001104
 8006de4:	200010c4 	.word	0x200010c4
 8006de8:	2000110c 	.word	0x2000110c
 8006dec:	20000c34 	.word	0x20000c34
 8006df0:	20000c30 	.word	0x20000c30
 8006df4:	20001118 	.word	0x20001118
 8006df8:	20001114 	.word	0x20001114
 8006dfc:	e000ed04 	.word	0xe000ed04

08006e00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006e06:	4b05      	ldr	r3, [pc, #20]	@ (8006e1c <xTaskGetTickCount+0x1c>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006e0c:	687b      	ldr	r3, [r7, #4]
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	370c      	adds	r7, #12
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	20001108 	.word	0x20001108

08006e20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b086      	sub	sp, #24
 8006e24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006e26:	2300      	movs	r3, #0
 8006e28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e2a:	4b4f      	ldr	r3, [pc, #316]	@ (8006f68 <xTaskIncrementTick+0x148>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	f040 8090 	bne.w	8006f54 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006e34:	4b4d      	ldr	r3, [pc, #308]	@ (8006f6c <xTaskIncrementTick+0x14c>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3301      	adds	r3, #1
 8006e3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006e3c:	4a4b      	ldr	r2, [pc, #300]	@ (8006f6c <xTaskIncrementTick+0x14c>)
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d121      	bne.n	8006e8c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006e48:	4b49      	ldr	r3, [pc, #292]	@ (8006f70 <xTaskIncrementTick+0x150>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d00b      	beq.n	8006e6a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e56:	f383 8811 	msr	BASEPRI, r3
 8006e5a:	f3bf 8f6f 	isb	sy
 8006e5e:	f3bf 8f4f 	dsb	sy
 8006e62:	603b      	str	r3, [r7, #0]
}
 8006e64:	bf00      	nop
 8006e66:	bf00      	nop
 8006e68:	e7fd      	b.n	8006e66 <xTaskIncrementTick+0x46>
 8006e6a:	4b41      	ldr	r3, [pc, #260]	@ (8006f70 <xTaskIncrementTick+0x150>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	60fb      	str	r3, [r7, #12]
 8006e70:	4b40      	ldr	r3, [pc, #256]	@ (8006f74 <xTaskIncrementTick+0x154>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a3e      	ldr	r2, [pc, #248]	@ (8006f70 <xTaskIncrementTick+0x150>)
 8006e76:	6013      	str	r3, [r2, #0]
 8006e78:	4a3e      	ldr	r2, [pc, #248]	@ (8006f74 <xTaskIncrementTick+0x154>)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	6013      	str	r3, [r2, #0]
 8006e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8006f78 <xTaskIncrementTick+0x158>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	3301      	adds	r3, #1
 8006e84:	4a3c      	ldr	r2, [pc, #240]	@ (8006f78 <xTaskIncrementTick+0x158>)
 8006e86:	6013      	str	r3, [r2, #0]
 8006e88:	f000 fae2 	bl	8007450 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006e8c:	4b3b      	ldr	r3, [pc, #236]	@ (8006f7c <xTaskIncrementTick+0x15c>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	693a      	ldr	r2, [r7, #16]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d349      	bcc.n	8006f2a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e96:	4b36      	ldr	r3, [pc, #216]	@ (8006f70 <xTaskIncrementTick+0x150>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d104      	bne.n	8006eaa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ea0:	4b36      	ldr	r3, [pc, #216]	@ (8006f7c <xTaskIncrementTick+0x15c>)
 8006ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ea6:	601a      	str	r2, [r3, #0]
					break;
 8006ea8:	e03f      	b.n	8006f2a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006eaa:	4b31      	ldr	r3, [pc, #196]	@ (8006f70 <xTaskIncrementTick+0x150>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006eba:	693a      	ldr	r2, [r7, #16]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d203      	bcs.n	8006eca <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ec2:	4a2e      	ldr	r2, [pc, #184]	@ (8006f7c <xTaskIncrementTick+0x15c>)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006ec8:	e02f      	b.n	8006f2a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7fe ff62 	bl	8005d98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d004      	beq.n	8006ee6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	3318      	adds	r3, #24
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f7fe ff59 	bl	8005d98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eea:	4b25      	ldr	r3, [pc, #148]	@ (8006f80 <xTaskIncrementTick+0x160>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d903      	bls.n	8006efa <xTaskIncrementTick+0xda>
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef6:	4a22      	ldr	r2, [pc, #136]	@ (8006f80 <xTaskIncrementTick+0x160>)
 8006ef8:	6013      	str	r3, [r2, #0]
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006efe:	4613      	mov	r3, r2
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	4413      	add	r3, r2
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	4a1f      	ldr	r2, [pc, #124]	@ (8006f84 <xTaskIncrementTick+0x164>)
 8006f08:	441a      	add	r2, r3
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	3304      	adds	r3, #4
 8006f0e:	4619      	mov	r1, r3
 8006f10:	4610      	mov	r0, r2
 8006f12:	f7fe fee4 	bl	8005cde <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f1a:	4b1b      	ldr	r3, [pc, #108]	@ (8006f88 <xTaskIncrementTick+0x168>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d3b8      	bcc.n	8006e96 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006f24:	2301      	movs	r3, #1
 8006f26:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f28:	e7b5      	b.n	8006e96 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006f2a:	4b17      	ldr	r3, [pc, #92]	@ (8006f88 <xTaskIncrementTick+0x168>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f30:	4914      	ldr	r1, [pc, #80]	@ (8006f84 <xTaskIncrementTick+0x164>)
 8006f32:	4613      	mov	r3, r2
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	4413      	add	r3, r2
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	440b      	add	r3, r1
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d901      	bls.n	8006f46 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006f42:	2301      	movs	r3, #1
 8006f44:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006f46:	4b11      	ldr	r3, [pc, #68]	@ (8006f8c <xTaskIncrementTick+0x16c>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d007      	beq.n	8006f5e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	617b      	str	r3, [r7, #20]
 8006f52:	e004      	b.n	8006f5e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006f54:	4b0e      	ldr	r3, [pc, #56]	@ (8006f90 <xTaskIncrementTick+0x170>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	3301      	adds	r3, #1
 8006f5a:	4a0d      	ldr	r2, [pc, #52]	@ (8006f90 <xTaskIncrementTick+0x170>)
 8006f5c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006f5e:	697b      	ldr	r3, [r7, #20]
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3718      	adds	r7, #24
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	2000112c 	.word	0x2000112c
 8006f6c:	20001108 	.word	0x20001108
 8006f70:	200010bc 	.word	0x200010bc
 8006f74:	200010c0 	.word	0x200010c0
 8006f78:	2000111c 	.word	0x2000111c
 8006f7c:	20001124 	.word	0x20001124
 8006f80:	2000110c 	.word	0x2000110c
 8006f84:	20000c34 	.word	0x20000c34
 8006f88:	20000c30 	.word	0x20000c30
 8006f8c:	20001118 	.word	0x20001118
 8006f90:	20001114 	.word	0x20001114

08006f94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f9a:	4b2b      	ldr	r3, [pc, #172]	@ (8007048 <vTaskSwitchContext+0xb4>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d003      	beq.n	8006faa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006fa2:	4b2a      	ldr	r3, [pc, #168]	@ (800704c <vTaskSwitchContext+0xb8>)
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006fa8:	e047      	b.n	800703a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006faa:	4b28      	ldr	r3, [pc, #160]	@ (800704c <vTaskSwitchContext+0xb8>)
 8006fac:	2200      	movs	r2, #0
 8006fae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fb0:	4b27      	ldr	r3, [pc, #156]	@ (8007050 <vTaskSwitchContext+0xbc>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	60fb      	str	r3, [r7, #12]
 8006fb6:	e011      	b.n	8006fdc <vTaskSwitchContext+0x48>
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d10b      	bne.n	8006fd6 <vTaskSwitchContext+0x42>
	__asm volatile
 8006fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fc2:	f383 8811 	msr	BASEPRI, r3
 8006fc6:	f3bf 8f6f 	isb	sy
 8006fca:	f3bf 8f4f 	dsb	sy
 8006fce:	607b      	str	r3, [r7, #4]
}
 8006fd0:	bf00      	nop
 8006fd2:	bf00      	nop
 8006fd4:	e7fd      	b.n	8006fd2 <vTaskSwitchContext+0x3e>
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	3b01      	subs	r3, #1
 8006fda:	60fb      	str	r3, [r7, #12]
 8006fdc:	491d      	ldr	r1, [pc, #116]	@ (8007054 <vTaskSwitchContext+0xc0>)
 8006fde:	68fa      	ldr	r2, [r7, #12]
 8006fe0:	4613      	mov	r3, r2
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	4413      	add	r3, r2
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	440b      	add	r3, r1
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d0e3      	beq.n	8006fb8 <vTaskSwitchContext+0x24>
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	4413      	add	r3, r2
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	4a16      	ldr	r2, [pc, #88]	@ (8007054 <vTaskSwitchContext+0xc0>)
 8006ffc:	4413      	add	r3, r2
 8006ffe:	60bb      	str	r3, [r7, #8]
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	685a      	ldr	r2, [r3, #4]
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	605a      	str	r2, [r3, #4]
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	685a      	ldr	r2, [r3, #4]
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	3308      	adds	r3, #8
 8007012:	429a      	cmp	r2, r3
 8007014:	d104      	bne.n	8007020 <vTaskSwitchContext+0x8c>
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	685a      	ldr	r2, [r3, #4]
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	605a      	str	r2, [r3, #4]
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	4a0c      	ldr	r2, [pc, #48]	@ (8007058 <vTaskSwitchContext+0xc4>)
 8007028:	6013      	str	r3, [r2, #0]
 800702a:	4a09      	ldr	r2, [pc, #36]	@ (8007050 <vTaskSwitchContext+0xbc>)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007030:	4b09      	ldr	r3, [pc, #36]	@ (8007058 <vTaskSwitchContext+0xc4>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	3354      	adds	r3, #84	@ 0x54
 8007036:	4a09      	ldr	r2, [pc, #36]	@ (800705c <vTaskSwitchContext+0xc8>)
 8007038:	6013      	str	r3, [r2, #0]
}
 800703a:	bf00      	nop
 800703c:	3714      	adds	r7, #20
 800703e:	46bd      	mov	sp, r7
 8007040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007044:	4770      	bx	lr
 8007046:	bf00      	nop
 8007048:	2000112c 	.word	0x2000112c
 800704c:	20001118 	.word	0x20001118
 8007050:	2000110c 	.word	0x2000110c
 8007054:	20000c34 	.word	0x20000c34
 8007058:	20000c30 	.word	0x20000c30
 800705c:	20000010 	.word	0x20000010

08007060 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b084      	sub	sp, #16
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d10b      	bne.n	8007088 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007074:	f383 8811 	msr	BASEPRI, r3
 8007078:	f3bf 8f6f 	isb	sy
 800707c:	f3bf 8f4f 	dsb	sy
 8007080:	60fb      	str	r3, [r7, #12]
}
 8007082:	bf00      	nop
 8007084:	bf00      	nop
 8007086:	e7fd      	b.n	8007084 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007088:	4b07      	ldr	r3, [pc, #28]	@ (80070a8 <vTaskPlaceOnEventList+0x48>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3318      	adds	r3, #24
 800708e:	4619      	mov	r1, r3
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f7fe fe48 	bl	8005d26 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007096:	2101      	movs	r1, #1
 8007098:	6838      	ldr	r0, [r7, #0]
 800709a:	f000 fa87 	bl	80075ac <prvAddCurrentTaskToDelayedList>
}
 800709e:	bf00      	nop
 80070a0:	3710      	adds	r7, #16
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}
 80070a6:	bf00      	nop
 80070a8:	20000c30 	.word	0x20000c30

080070ac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b086      	sub	sp, #24
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10b      	bne.n	80070d6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80070be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c2:	f383 8811 	msr	BASEPRI, r3
 80070c6:	f3bf 8f6f 	isb	sy
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	617b      	str	r3, [r7, #20]
}
 80070d0:	bf00      	nop
 80070d2:	bf00      	nop
 80070d4:	e7fd      	b.n	80070d2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80070d6:	4b0a      	ldr	r3, [pc, #40]	@ (8007100 <vTaskPlaceOnEventListRestricted+0x54>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	3318      	adds	r3, #24
 80070dc:	4619      	mov	r1, r3
 80070de:	68f8      	ldr	r0, [r7, #12]
 80070e0:	f7fe fdfd 	bl	8005cde <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d002      	beq.n	80070f0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80070ea:	f04f 33ff 	mov.w	r3, #4294967295
 80070ee:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80070f0:	6879      	ldr	r1, [r7, #4]
 80070f2:	68b8      	ldr	r0, [r7, #8]
 80070f4:	f000 fa5a 	bl	80075ac <prvAddCurrentTaskToDelayedList>
	}
 80070f8:	bf00      	nop
 80070fa:	3718      	adds	r7, #24
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	20000c30 	.word	0x20000c30

08007104 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b086      	sub	sp, #24
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	68db      	ldr	r3, [r3, #12]
 8007110:	68db      	ldr	r3, [r3, #12]
 8007112:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d10b      	bne.n	8007132 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800711a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711e:	f383 8811 	msr	BASEPRI, r3
 8007122:	f3bf 8f6f 	isb	sy
 8007126:	f3bf 8f4f 	dsb	sy
 800712a:	60fb      	str	r3, [r7, #12]
}
 800712c:	bf00      	nop
 800712e:	bf00      	nop
 8007130:	e7fd      	b.n	800712e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	3318      	adds	r3, #24
 8007136:	4618      	mov	r0, r3
 8007138:	f7fe fe2e 	bl	8005d98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800713c:	4b1d      	ldr	r3, [pc, #116]	@ (80071b4 <xTaskRemoveFromEventList+0xb0>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d11d      	bne.n	8007180 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	3304      	adds	r3, #4
 8007148:	4618      	mov	r0, r3
 800714a:	f7fe fe25 	bl	8005d98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007152:	4b19      	ldr	r3, [pc, #100]	@ (80071b8 <xTaskRemoveFromEventList+0xb4>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	429a      	cmp	r2, r3
 8007158:	d903      	bls.n	8007162 <xTaskRemoveFromEventList+0x5e>
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800715e:	4a16      	ldr	r2, [pc, #88]	@ (80071b8 <xTaskRemoveFromEventList+0xb4>)
 8007160:	6013      	str	r3, [r2, #0]
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007166:	4613      	mov	r3, r2
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	4413      	add	r3, r2
 800716c:	009b      	lsls	r3, r3, #2
 800716e:	4a13      	ldr	r2, [pc, #76]	@ (80071bc <xTaskRemoveFromEventList+0xb8>)
 8007170:	441a      	add	r2, r3
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	3304      	adds	r3, #4
 8007176:	4619      	mov	r1, r3
 8007178:	4610      	mov	r0, r2
 800717a:	f7fe fdb0 	bl	8005cde <vListInsertEnd>
 800717e:	e005      	b.n	800718c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	3318      	adds	r3, #24
 8007184:	4619      	mov	r1, r3
 8007186:	480e      	ldr	r0, [pc, #56]	@ (80071c0 <xTaskRemoveFromEventList+0xbc>)
 8007188:	f7fe fda9 	bl	8005cde <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007190:	4b0c      	ldr	r3, [pc, #48]	@ (80071c4 <xTaskRemoveFromEventList+0xc0>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007196:	429a      	cmp	r2, r3
 8007198:	d905      	bls.n	80071a6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800719a:	2301      	movs	r3, #1
 800719c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800719e:	4b0a      	ldr	r3, [pc, #40]	@ (80071c8 <xTaskRemoveFromEventList+0xc4>)
 80071a0:	2201      	movs	r2, #1
 80071a2:	601a      	str	r2, [r3, #0]
 80071a4:	e001      	b.n	80071aa <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80071a6:	2300      	movs	r3, #0
 80071a8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80071aa:	697b      	ldr	r3, [r7, #20]
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3718      	adds	r7, #24
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	2000112c 	.word	0x2000112c
 80071b8:	2000110c 	.word	0x2000110c
 80071bc:	20000c34 	.word	0x20000c34
 80071c0:	200010c4 	.word	0x200010c4
 80071c4:	20000c30 	.word	0x20000c30
 80071c8:	20001118 	.word	0x20001118

080071cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80071d4:	4b06      	ldr	r3, [pc, #24]	@ (80071f0 <vTaskInternalSetTimeOutState+0x24>)
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80071dc:	4b05      	ldr	r3, [pc, #20]	@ (80071f4 <vTaskInternalSetTimeOutState+0x28>)
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	605a      	str	r2, [r3, #4]
}
 80071e4:	bf00      	nop
 80071e6:	370c      	adds	r7, #12
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr
 80071f0:	2000111c 	.word	0x2000111c
 80071f4:	20001108 	.word	0x20001108

080071f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b088      	sub	sp, #32
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d10b      	bne.n	8007220 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800720c:	f383 8811 	msr	BASEPRI, r3
 8007210:	f3bf 8f6f 	isb	sy
 8007214:	f3bf 8f4f 	dsb	sy
 8007218:	613b      	str	r3, [r7, #16]
}
 800721a:	bf00      	nop
 800721c:	bf00      	nop
 800721e:	e7fd      	b.n	800721c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10b      	bne.n	800723e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800722a:	f383 8811 	msr	BASEPRI, r3
 800722e:	f3bf 8f6f 	isb	sy
 8007232:	f3bf 8f4f 	dsb	sy
 8007236:	60fb      	str	r3, [r7, #12]
}
 8007238:	bf00      	nop
 800723a:	bf00      	nop
 800723c:	e7fd      	b.n	800723a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800723e:	f000 fe93 	bl	8007f68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007242:	4b1d      	ldr	r3, [pc, #116]	@ (80072b8 <xTaskCheckForTimeOut+0xc0>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	69ba      	ldr	r2, [r7, #24]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800725a:	d102      	bne.n	8007262 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800725c:	2300      	movs	r3, #0
 800725e:	61fb      	str	r3, [r7, #28]
 8007260:	e023      	b.n	80072aa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	4b15      	ldr	r3, [pc, #84]	@ (80072bc <xTaskCheckForTimeOut+0xc4>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	429a      	cmp	r2, r3
 800726c:	d007      	beq.n	800727e <xTaskCheckForTimeOut+0x86>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	69ba      	ldr	r2, [r7, #24]
 8007274:	429a      	cmp	r2, r3
 8007276:	d302      	bcc.n	800727e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007278:	2301      	movs	r3, #1
 800727a:	61fb      	str	r3, [r7, #28]
 800727c:	e015      	b.n	80072aa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	697a      	ldr	r2, [r7, #20]
 8007284:	429a      	cmp	r2, r3
 8007286:	d20b      	bcs.n	80072a0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	1ad2      	subs	r2, r2, r3
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f7ff ff99 	bl	80071cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800729a:	2300      	movs	r3, #0
 800729c:	61fb      	str	r3, [r7, #28]
 800729e:	e004      	b.n	80072aa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	2200      	movs	r2, #0
 80072a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80072a6:	2301      	movs	r3, #1
 80072a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80072aa:	f000 fe8f 	bl	8007fcc <vPortExitCritical>

	return xReturn;
 80072ae:	69fb      	ldr	r3, [r7, #28]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3720      	adds	r7, #32
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	20001108 	.word	0x20001108
 80072bc:	2000111c 	.word	0x2000111c

080072c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80072c0:	b480      	push	{r7}
 80072c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80072c4:	4b03      	ldr	r3, [pc, #12]	@ (80072d4 <vTaskMissedYield+0x14>)
 80072c6:	2201      	movs	r2, #1
 80072c8:	601a      	str	r2, [r3, #0]
}
 80072ca:	bf00      	nop
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr
 80072d4:	20001118 	.word	0x20001118

080072d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80072e0:	f000 f852 	bl	8007388 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80072e4:	4b06      	ldr	r3, [pc, #24]	@ (8007300 <prvIdleTask+0x28>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	d9f9      	bls.n	80072e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80072ec:	4b05      	ldr	r3, [pc, #20]	@ (8007304 <prvIdleTask+0x2c>)
 80072ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072f2:	601a      	str	r2, [r3, #0]
 80072f4:	f3bf 8f4f 	dsb	sy
 80072f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80072fc:	e7f0      	b.n	80072e0 <prvIdleTask+0x8>
 80072fe:	bf00      	nop
 8007300:	20000c34 	.word	0x20000c34
 8007304:	e000ed04 	.word	0xe000ed04

08007308 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800730e:	2300      	movs	r3, #0
 8007310:	607b      	str	r3, [r7, #4]
 8007312:	e00c      	b.n	800732e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	4613      	mov	r3, r2
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	4413      	add	r3, r2
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	4a12      	ldr	r2, [pc, #72]	@ (8007368 <prvInitialiseTaskLists+0x60>)
 8007320:	4413      	add	r3, r2
 8007322:	4618      	mov	r0, r3
 8007324:	f7fe fcae 	bl	8005c84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	3301      	adds	r3, #1
 800732c:	607b      	str	r3, [r7, #4]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2b37      	cmp	r3, #55	@ 0x37
 8007332:	d9ef      	bls.n	8007314 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007334:	480d      	ldr	r0, [pc, #52]	@ (800736c <prvInitialiseTaskLists+0x64>)
 8007336:	f7fe fca5 	bl	8005c84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800733a:	480d      	ldr	r0, [pc, #52]	@ (8007370 <prvInitialiseTaskLists+0x68>)
 800733c:	f7fe fca2 	bl	8005c84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007340:	480c      	ldr	r0, [pc, #48]	@ (8007374 <prvInitialiseTaskLists+0x6c>)
 8007342:	f7fe fc9f 	bl	8005c84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007346:	480c      	ldr	r0, [pc, #48]	@ (8007378 <prvInitialiseTaskLists+0x70>)
 8007348:	f7fe fc9c 	bl	8005c84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800734c:	480b      	ldr	r0, [pc, #44]	@ (800737c <prvInitialiseTaskLists+0x74>)
 800734e:	f7fe fc99 	bl	8005c84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007352:	4b0b      	ldr	r3, [pc, #44]	@ (8007380 <prvInitialiseTaskLists+0x78>)
 8007354:	4a05      	ldr	r2, [pc, #20]	@ (800736c <prvInitialiseTaskLists+0x64>)
 8007356:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007358:	4b0a      	ldr	r3, [pc, #40]	@ (8007384 <prvInitialiseTaskLists+0x7c>)
 800735a:	4a05      	ldr	r2, [pc, #20]	@ (8007370 <prvInitialiseTaskLists+0x68>)
 800735c:	601a      	str	r2, [r3, #0]
}
 800735e:	bf00      	nop
 8007360:	3708      	adds	r7, #8
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
 8007366:	bf00      	nop
 8007368:	20000c34 	.word	0x20000c34
 800736c:	20001094 	.word	0x20001094
 8007370:	200010a8 	.word	0x200010a8
 8007374:	200010c4 	.word	0x200010c4
 8007378:	200010d8 	.word	0x200010d8
 800737c:	200010f0 	.word	0x200010f0
 8007380:	200010bc 	.word	0x200010bc
 8007384:	200010c0 	.word	0x200010c0

08007388 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b082      	sub	sp, #8
 800738c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800738e:	e019      	b.n	80073c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007390:	f000 fdea 	bl	8007f68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007394:	4b10      	ldr	r3, [pc, #64]	@ (80073d8 <prvCheckTasksWaitingTermination+0x50>)
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	3304      	adds	r3, #4
 80073a0:	4618      	mov	r0, r3
 80073a2:	f7fe fcf9 	bl	8005d98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80073a6:	4b0d      	ldr	r3, [pc, #52]	@ (80073dc <prvCheckTasksWaitingTermination+0x54>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	3b01      	subs	r3, #1
 80073ac:	4a0b      	ldr	r2, [pc, #44]	@ (80073dc <prvCheckTasksWaitingTermination+0x54>)
 80073ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80073b0:	4b0b      	ldr	r3, [pc, #44]	@ (80073e0 <prvCheckTasksWaitingTermination+0x58>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	3b01      	subs	r3, #1
 80073b6:	4a0a      	ldr	r2, [pc, #40]	@ (80073e0 <prvCheckTasksWaitingTermination+0x58>)
 80073b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80073ba:	f000 fe07 	bl	8007fcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 f810 	bl	80073e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073c4:	4b06      	ldr	r3, [pc, #24]	@ (80073e0 <prvCheckTasksWaitingTermination+0x58>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d1e1      	bne.n	8007390 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80073cc:	bf00      	nop
 80073ce:	bf00      	nop
 80073d0:	3708      	adds	r7, #8
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	200010d8 	.word	0x200010d8
 80073dc:	20001104 	.word	0x20001104
 80073e0:	200010ec 	.word	0x200010ec

080073e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	3354      	adds	r3, #84	@ 0x54
 80073f0:	4618      	mov	r0, r3
 80073f2:	f001 f8d1 	bl	8008598 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d108      	bne.n	8007412 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007404:	4618      	mov	r0, r3
 8007406:	f000 ff9f 	bl	8008348 <vPortFree>
				vPortFree( pxTCB );
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 ff9c 	bl	8008348 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007410:	e019      	b.n	8007446 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007418:	2b01      	cmp	r3, #1
 800741a:	d103      	bne.n	8007424 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f000 ff93 	bl	8008348 <vPortFree>
	}
 8007422:	e010      	b.n	8007446 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800742a:	2b02      	cmp	r3, #2
 800742c:	d00b      	beq.n	8007446 <prvDeleteTCB+0x62>
	__asm volatile
 800742e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007432:	f383 8811 	msr	BASEPRI, r3
 8007436:	f3bf 8f6f 	isb	sy
 800743a:	f3bf 8f4f 	dsb	sy
 800743e:	60fb      	str	r3, [r7, #12]
}
 8007440:	bf00      	nop
 8007442:	bf00      	nop
 8007444:	e7fd      	b.n	8007442 <prvDeleteTCB+0x5e>
	}
 8007446:	bf00      	nop
 8007448:	3710      	adds	r7, #16
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
	...

08007450 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007456:	4b0c      	ldr	r3, [pc, #48]	@ (8007488 <prvResetNextTaskUnblockTime+0x38>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d104      	bne.n	800746a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007460:	4b0a      	ldr	r3, [pc, #40]	@ (800748c <prvResetNextTaskUnblockTime+0x3c>)
 8007462:	f04f 32ff 	mov.w	r2, #4294967295
 8007466:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007468:	e008      	b.n	800747c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800746a:	4b07      	ldr	r3, [pc, #28]	@ (8007488 <prvResetNextTaskUnblockTime+0x38>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	4a04      	ldr	r2, [pc, #16]	@ (800748c <prvResetNextTaskUnblockTime+0x3c>)
 800747a:	6013      	str	r3, [r2, #0]
}
 800747c:	bf00      	nop
 800747e:	370c      	adds	r7, #12
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr
 8007488:	200010bc 	.word	0x200010bc
 800748c:	20001124 	.word	0x20001124

08007490 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007490:	b480      	push	{r7}
 8007492:	b083      	sub	sp, #12
 8007494:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007496:	4b0b      	ldr	r3, [pc, #44]	@ (80074c4 <xTaskGetSchedulerState+0x34>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d102      	bne.n	80074a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800749e:	2301      	movs	r3, #1
 80074a0:	607b      	str	r3, [r7, #4]
 80074a2:	e008      	b.n	80074b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074a4:	4b08      	ldr	r3, [pc, #32]	@ (80074c8 <xTaskGetSchedulerState+0x38>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d102      	bne.n	80074b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80074ac:	2302      	movs	r3, #2
 80074ae:	607b      	str	r3, [r7, #4]
 80074b0:	e001      	b.n	80074b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80074b2:	2300      	movs	r3, #0
 80074b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80074b6:	687b      	ldr	r3, [r7, #4]
	}
 80074b8:	4618      	mov	r0, r3
 80074ba:	370c      	adds	r7, #12
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr
 80074c4:	20001110 	.word	0x20001110
 80074c8:	2000112c 	.word	0x2000112c

080074cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b086      	sub	sp, #24
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80074d8:	2300      	movs	r3, #0
 80074da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d058      	beq.n	8007594 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80074e2:	4b2f      	ldr	r3, [pc, #188]	@ (80075a0 <xTaskPriorityDisinherit+0xd4>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	693a      	ldr	r2, [r7, #16]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d00b      	beq.n	8007504 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80074ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f0:	f383 8811 	msr	BASEPRI, r3
 80074f4:	f3bf 8f6f 	isb	sy
 80074f8:	f3bf 8f4f 	dsb	sy
 80074fc:	60fb      	str	r3, [r7, #12]
}
 80074fe:	bf00      	nop
 8007500:	bf00      	nop
 8007502:	e7fd      	b.n	8007500 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007508:	2b00      	cmp	r3, #0
 800750a:	d10b      	bne.n	8007524 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800750c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007510:	f383 8811 	msr	BASEPRI, r3
 8007514:	f3bf 8f6f 	isb	sy
 8007518:	f3bf 8f4f 	dsb	sy
 800751c:	60bb      	str	r3, [r7, #8]
}
 800751e:	bf00      	nop
 8007520:	bf00      	nop
 8007522:	e7fd      	b.n	8007520 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007528:	1e5a      	subs	r2, r3, #1
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007536:	429a      	cmp	r2, r3
 8007538:	d02c      	beq.n	8007594 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800753e:	2b00      	cmp	r3, #0
 8007540:	d128      	bne.n	8007594 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	3304      	adds	r3, #4
 8007546:	4618      	mov	r0, r3
 8007548:	f7fe fc26 	bl	8005d98 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007558:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007564:	4b0f      	ldr	r3, [pc, #60]	@ (80075a4 <xTaskPriorityDisinherit+0xd8>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	429a      	cmp	r2, r3
 800756a:	d903      	bls.n	8007574 <xTaskPriorityDisinherit+0xa8>
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007570:	4a0c      	ldr	r2, [pc, #48]	@ (80075a4 <xTaskPriorityDisinherit+0xd8>)
 8007572:	6013      	str	r3, [r2, #0]
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007578:	4613      	mov	r3, r2
 800757a:	009b      	lsls	r3, r3, #2
 800757c:	4413      	add	r3, r2
 800757e:	009b      	lsls	r3, r3, #2
 8007580:	4a09      	ldr	r2, [pc, #36]	@ (80075a8 <xTaskPriorityDisinherit+0xdc>)
 8007582:	441a      	add	r2, r3
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	3304      	adds	r3, #4
 8007588:	4619      	mov	r1, r3
 800758a:	4610      	mov	r0, r2
 800758c:	f7fe fba7 	bl	8005cde <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007590:	2301      	movs	r3, #1
 8007592:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007594:	697b      	ldr	r3, [r7, #20]
	}
 8007596:	4618      	mov	r0, r3
 8007598:	3718      	adds	r7, #24
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	20000c30 	.word	0x20000c30
 80075a4:	2000110c 	.word	0x2000110c
 80075a8:	20000c34 	.word	0x20000c34

080075ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b084      	sub	sp, #16
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
 80075b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80075b6:	4b21      	ldr	r3, [pc, #132]	@ (800763c <prvAddCurrentTaskToDelayedList+0x90>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075bc:	4b20      	ldr	r3, [pc, #128]	@ (8007640 <prvAddCurrentTaskToDelayedList+0x94>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	3304      	adds	r3, #4
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7fe fbe8 	bl	8005d98 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ce:	d10a      	bne.n	80075e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d007      	beq.n	80075e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075d6:	4b1a      	ldr	r3, [pc, #104]	@ (8007640 <prvAddCurrentTaskToDelayedList+0x94>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	3304      	adds	r3, #4
 80075dc:	4619      	mov	r1, r3
 80075de:	4819      	ldr	r0, [pc, #100]	@ (8007644 <prvAddCurrentTaskToDelayedList+0x98>)
 80075e0:	f7fe fb7d 	bl	8005cde <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80075e4:	e026      	b.n	8007634 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80075e6:	68fa      	ldr	r2, [r7, #12]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4413      	add	r3, r2
 80075ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80075ee:	4b14      	ldr	r3, [pc, #80]	@ (8007640 <prvAddCurrentTaskToDelayedList+0x94>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	68ba      	ldr	r2, [r7, #8]
 80075f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80075f6:	68ba      	ldr	r2, [r7, #8]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d209      	bcs.n	8007612 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075fe:	4b12      	ldr	r3, [pc, #72]	@ (8007648 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007600:	681a      	ldr	r2, [r3, #0]
 8007602:	4b0f      	ldr	r3, [pc, #60]	@ (8007640 <prvAddCurrentTaskToDelayedList+0x94>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	3304      	adds	r3, #4
 8007608:	4619      	mov	r1, r3
 800760a:	4610      	mov	r0, r2
 800760c:	f7fe fb8b 	bl	8005d26 <vListInsert>
}
 8007610:	e010      	b.n	8007634 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007612:	4b0e      	ldr	r3, [pc, #56]	@ (800764c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	4b0a      	ldr	r3, [pc, #40]	@ (8007640 <prvAddCurrentTaskToDelayedList+0x94>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	3304      	adds	r3, #4
 800761c:	4619      	mov	r1, r3
 800761e:	4610      	mov	r0, r2
 8007620:	f7fe fb81 	bl	8005d26 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007624:	4b0a      	ldr	r3, [pc, #40]	@ (8007650 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68ba      	ldr	r2, [r7, #8]
 800762a:	429a      	cmp	r2, r3
 800762c:	d202      	bcs.n	8007634 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800762e:	4a08      	ldr	r2, [pc, #32]	@ (8007650 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	6013      	str	r3, [r2, #0]
}
 8007634:	bf00      	nop
 8007636:	3710      	adds	r7, #16
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}
 800763c:	20001108 	.word	0x20001108
 8007640:	20000c30 	.word	0x20000c30
 8007644:	200010f0 	.word	0x200010f0
 8007648:	200010c0 	.word	0x200010c0
 800764c:	200010bc 	.word	0x200010bc
 8007650:	20001124 	.word	0x20001124

08007654 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b08a      	sub	sp, #40	@ 0x28
 8007658:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800765a:	2300      	movs	r3, #0
 800765c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800765e:	f000 fb13 	bl	8007c88 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007662:	4b1d      	ldr	r3, [pc, #116]	@ (80076d8 <xTimerCreateTimerTask+0x84>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d021      	beq.n	80076ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800766a:	2300      	movs	r3, #0
 800766c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800766e:	2300      	movs	r3, #0
 8007670:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007672:	1d3a      	adds	r2, r7, #4
 8007674:	f107 0108 	add.w	r1, r7, #8
 8007678:	f107 030c 	add.w	r3, r7, #12
 800767c:	4618      	mov	r0, r3
 800767e:	f7fe fae7 	bl	8005c50 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007682:	6879      	ldr	r1, [r7, #4]
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	68fa      	ldr	r2, [r7, #12]
 8007688:	9202      	str	r2, [sp, #8]
 800768a:	9301      	str	r3, [sp, #4]
 800768c:	2302      	movs	r3, #2
 800768e:	9300      	str	r3, [sp, #0]
 8007690:	2300      	movs	r3, #0
 8007692:	460a      	mov	r2, r1
 8007694:	4911      	ldr	r1, [pc, #68]	@ (80076dc <xTimerCreateTimerTask+0x88>)
 8007696:	4812      	ldr	r0, [pc, #72]	@ (80076e0 <xTimerCreateTimerTask+0x8c>)
 8007698:	f7ff f8a2 	bl	80067e0 <xTaskCreateStatic>
 800769c:	4603      	mov	r3, r0
 800769e:	4a11      	ldr	r2, [pc, #68]	@ (80076e4 <xTimerCreateTimerTask+0x90>)
 80076a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80076a2:	4b10      	ldr	r3, [pc, #64]	@ (80076e4 <xTimerCreateTimerTask+0x90>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d001      	beq.n	80076ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80076aa:	2301      	movs	r3, #1
 80076ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d10b      	bne.n	80076cc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80076b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b8:	f383 8811 	msr	BASEPRI, r3
 80076bc:	f3bf 8f6f 	isb	sy
 80076c0:	f3bf 8f4f 	dsb	sy
 80076c4:	613b      	str	r3, [r7, #16]
}
 80076c6:	bf00      	nop
 80076c8:	bf00      	nop
 80076ca:	e7fd      	b.n	80076c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80076cc:	697b      	ldr	r3, [r7, #20]
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3718      	adds	r7, #24
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
 80076d6:	bf00      	nop
 80076d8:	20001160 	.word	0x20001160
 80076dc:	08008794 	.word	0x08008794
 80076e0:	08007821 	.word	0x08007821
 80076e4:	20001164 	.word	0x20001164

080076e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b08a      	sub	sp, #40	@ 0x28
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	607a      	str	r2, [r7, #4]
 80076f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80076f6:	2300      	movs	r3, #0
 80076f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d10b      	bne.n	8007718 <xTimerGenericCommand+0x30>
	__asm volatile
 8007700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007704:	f383 8811 	msr	BASEPRI, r3
 8007708:	f3bf 8f6f 	isb	sy
 800770c:	f3bf 8f4f 	dsb	sy
 8007710:	623b      	str	r3, [r7, #32]
}
 8007712:	bf00      	nop
 8007714:	bf00      	nop
 8007716:	e7fd      	b.n	8007714 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007718:	4b19      	ldr	r3, [pc, #100]	@ (8007780 <xTimerGenericCommand+0x98>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d02a      	beq.n	8007776 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	2b05      	cmp	r3, #5
 8007730:	dc18      	bgt.n	8007764 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007732:	f7ff fead 	bl	8007490 <xTaskGetSchedulerState>
 8007736:	4603      	mov	r3, r0
 8007738:	2b02      	cmp	r3, #2
 800773a:	d109      	bne.n	8007750 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800773c:	4b10      	ldr	r3, [pc, #64]	@ (8007780 <xTimerGenericCommand+0x98>)
 800773e:	6818      	ldr	r0, [r3, #0]
 8007740:	f107 0110 	add.w	r1, r7, #16
 8007744:	2300      	movs	r3, #0
 8007746:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007748:	f7fe fc5a 	bl	8006000 <xQueueGenericSend>
 800774c:	6278      	str	r0, [r7, #36]	@ 0x24
 800774e:	e012      	b.n	8007776 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007750:	4b0b      	ldr	r3, [pc, #44]	@ (8007780 <xTimerGenericCommand+0x98>)
 8007752:	6818      	ldr	r0, [r3, #0]
 8007754:	f107 0110 	add.w	r1, r7, #16
 8007758:	2300      	movs	r3, #0
 800775a:	2200      	movs	r2, #0
 800775c:	f7fe fc50 	bl	8006000 <xQueueGenericSend>
 8007760:	6278      	str	r0, [r7, #36]	@ 0x24
 8007762:	e008      	b.n	8007776 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007764:	4b06      	ldr	r3, [pc, #24]	@ (8007780 <xTimerGenericCommand+0x98>)
 8007766:	6818      	ldr	r0, [r3, #0]
 8007768:	f107 0110 	add.w	r1, r7, #16
 800776c:	2300      	movs	r3, #0
 800776e:	683a      	ldr	r2, [r7, #0]
 8007770:	f7fe fd48 	bl	8006204 <xQueueGenericSendFromISR>
 8007774:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007778:	4618      	mov	r0, r3
 800777a:	3728      	adds	r7, #40	@ 0x28
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}
 8007780:	20001160 	.word	0x20001160

08007784 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b088      	sub	sp, #32
 8007788:	af02      	add	r7, sp, #8
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800778e:	4b23      	ldr	r3, [pc, #140]	@ (800781c <prvProcessExpiredTimer+0x98>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	68db      	ldr	r3, [r3, #12]
 8007796:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	3304      	adds	r3, #4
 800779c:	4618      	mov	r0, r3
 800779e:	f7fe fafb 	bl	8005d98 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077a8:	f003 0304 	and.w	r3, r3, #4
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d023      	beq.n	80077f8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	699a      	ldr	r2, [r3, #24]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	18d1      	adds	r1, r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	683a      	ldr	r2, [r7, #0]
 80077bc:	6978      	ldr	r0, [r7, #20]
 80077be:	f000 f8d5 	bl	800796c <prvInsertTimerInActiveList>
 80077c2:	4603      	mov	r3, r0
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d020      	beq.n	800780a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80077c8:	2300      	movs	r3, #0
 80077ca:	9300      	str	r3, [sp, #0]
 80077cc:	2300      	movs	r3, #0
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	2100      	movs	r1, #0
 80077d2:	6978      	ldr	r0, [r7, #20]
 80077d4:	f7ff ff88 	bl	80076e8 <xTimerGenericCommand>
 80077d8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d114      	bne.n	800780a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80077e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e4:	f383 8811 	msr	BASEPRI, r3
 80077e8:	f3bf 8f6f 	isb	sy
 80077ec:	f3bf 8f4f 	dsb	sy
 80077f0:	60fb      	str	r3, [r7, #12]
}
 80077f2:	bf00      	nop
 80077f4:	bf00      	nop
 80077f6:	e7fd      	b.n	80077f4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077fe:	f023 0301 	bic.w	r3, r3, #1
 8007802:	b2da      	uxtb	r2, r3
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	6a1b      	ldr	r3, [r3, #32]
 800780e:	6978      	ldr	r0, [r7, #20]
 8007810:	4798      	blx	r3
}
 8007812:	bf00      	nop
 8007814:	3718      	adds	r7, #24
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
 800781a:	bf00      	nop
 800781c:	20001158 	.word	0x20001158

08007820 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007828:	f107 0308 	add.w	r3, r7, #8
 800782c:	4618      	mov	r0, r3
 800782e:	f000 f859 	bl	80078e4 <prvGetNextExpireTime>
 8007832:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	4619      	mov	r1, r3
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f000 f805 	bl	8007848 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800783e:	f000 f8d7 	bl	80079f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007842:	bf00      	nop
 8007844:	e7f0      	b.n	8007828 <prvTimerTask+0x8>
	...

08007848 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b084      	sub	sp, #16
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007852:	f7ff fa29 	bl	8006ca8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007856:	f107 0308 	add.w	r3, r7, #8
 800785a:	4618      	mov	r0, r3
 800785c:	f000 f866 	bl	800792c <prvSampleTimeNow>
 8007860:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d130      	bne.n	80078ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d10a      	bne.n	8007884 <prvProcessTimerOrBlockTask+0x3c>
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	429a      	cmp	r2, r3
 8007874:	d806      	bhi.n	8007884 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007876:	f7ff fa25 	bl	8006cc4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800787a:	68f9      	ldr	r1, [r7, #12]
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f7ff ff81 	bl	8007784 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007882:	e024      	b.n	80078ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d008      	beq.n	800789c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800788a:	4b13      	ldr	r3, [pc, #76]	@ (80078d8 <prvProcessTimerOrBlockTask+0x90>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d101      	bne.n	8007898 <prvProcessTimerOrBlockTask+0x50>
 8007894:	2301      	movs	r3, #1
 8007896:	e000      	b.n	800789a <prvProcessTimerOrBlockTask+0x52>
 8007898:	2300      	movs	r3, #0
 800789a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800789c:	4b0f      	ldr	r3, [pc, #60]	@ (80078dc <prvProcessTimerOrBlockTask+0x94>)
 800789e:	6818      	ldr	r0, [r3, #0]
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	683a      	ldr	r2, [r7, #0]
 80078a8:	4619      	mov	r1, r3
 80078aa:	f7fe ff65 	bl	8006778 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80078ae:	f7ff fa09 	bl	8006cc4 <xTaskResumeAll>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d10a      	bne.n	80078ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80078b8:	4b09      	ldr	r3, [pc, #36]	@ (80078e0 <prvProcessTimerOrBlockTask+0x98>)
 80078ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078be:	601a      	str	r2, [r3, #0]
 80078c0:	f3bf 8f4f 	dsb	sy
 80078c4:	f3bf 8f6f 	isb	sy
}
 80078c8:	e001      	b.n	80078ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80078ca:	f7ff f9fb 	bl	8006cc4 <xTaskResumeAll>
}
 80078ce:	bf00      	nop
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	2000115c 	.word	0x2000115c
 80078dc:	20001160 	.word	0x20001160
 80078e0:	e000ed04 	.word	0xe000ed04

080078e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80078e4:	b480      	push	{r7}
 80078e6:	b085      	sub	sp, #20
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80078ec:	4b0e      	ldr	r3, [pc, #56]	@ (8007928 <prvGetNextExpireTime+0x44>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d101      	bne.n	80078fa <prvGetNextExpireTime+0x16>
 80078f6:	2201      	movs	r2, #1
 80078f8:	e000      	b.n	80078fc <prvGetNextExpireTime+0x18>
 80078fa:	2200      	movs	r2, #0
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d105      	bne.n	8007914 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007908:	4b07      	ldr	r3, [pc, #28]	@ (8007928 <prvGetNextExpireTime+0x44>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	60fb      	str	r3, [r7, #12]
 8007912:	e001      	b.n	8007918 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007914:	2300      	movs	r3, #0
 8007916:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007918:	68fb      	ldr	r3, [r7, #12]
}
 800791a:	4618      	mov	r0, r3
 800791c:	3714      	adds	r7, #20
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr
 8007926:	bf00      	nop
 8007928:	20001158 	.word	0x20001158

0800792c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007934:	f7ff fa64 	bl	8006e00 <xTaskGetTickCount>
 8007938:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800793a:	4b0b      	ldr	r3, [pc, #44]	@ (8007968 <prvSampleTimeNow+0x3c>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	429a      	cmp	r2, r3
 8007942:	d205      	bcs.n	8007950 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007944:	f000 f93a 	bl	8007bbc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	601a      	str	r2, [r3, #0]
 800794e:	e002      	b.n	8007956 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007956:	4a04      	ldr	r2, [pc, #16]	@ (8007968 <prvSampleTimeNow+0x3c>)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800795c:	68fb      	ldr	r3, [r7, #12]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	20001168 	.word	0x20001168

0800796c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b086      	sub	sp, #24
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	607a      	str	r2, [r7, #4]
 8007978:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800797a:	2300      	movs	r3, #0
 800797c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	68ba      	ldr	r2, [r7, #8]
 8007982:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	68fa      	ldr	r2, [r7, #12]
 8007988:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800798a:	68ba      	ldr	r2, [r7, #8]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	429a      	cmp	r2, r3
 8007990:	d812      	bhi.n	80079b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	1ad2      	subs	r2, r2, r3
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	699b      	ldr	r3, [r3, #24]
 800799c:	429a      	cmp	r2, r3
 800799e:	d302      	bcc.n	80079a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80079a0:	2301      	movs	r3, #1
 80079a2:	617b      	str	r3, [r7, #20]
 80079a4:	e01b      	b.n	80079de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80079a6:	4b10      	ldr	r3, [pc, #64]	@ (80079e8 <prvInsertTimerInActiveList+0x7c>)
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	3304      	adds	r3, #4
 80079ae:	4619      	mov	r1, r3
 80079b0:	4610      	mov	r0, r2
 80079b2:	f7fe f9b8 	bl	8005d26 <vListInsert>
 80079b6:	e012      	b.n	80079de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d206      	bcs.n	80079ce <prvInsertTimerInActiveList+0x62>
 80079c0:	68ba      	ldr	r2, [r7, #8]
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d302      	bcc.n	80079ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80079c8:	2301      	movs	r3, #1
 80079ca:	617b      	str	r3, [r7, #20]
 80079cc:	e007      	b.n	80079de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079ce:	4b07      	ldr	r3, [pc, #28]	@ (80079ec <prvInsertTimerInActiveList+0x80>)
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	3304      	adds	r3, #4
 80079d6:	4619      	mov	r1, r3
 80079d8:	4610      	mov	r0, r2
 80079da:	f7fe f9a4 	bl	8005d26 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80079de:	697b      	ldr	r3, [r7, #20]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	2000115c 	.word	0x2000115c
 80079ec:	20001158 	.word	0x20001158

080079f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b08e      	sub	sp, #56	@ 0x38
 80079f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80079f6:	e0ce      	b.n	8007b96 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	da19      	bge.n	8007a32 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80079fe:	1d3b      	adds	r3, r7, #4
 8007a00:	3304      	adds	r3, #4
 8007a02:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d10b      	bne.n	8007a22 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a0e:	f383 8811 	msr	BASEPRI, r3
 8007a12:	f3bf 8f6f 	isb	sy
 8007a16:	f3bf 8f4f 	dsb	sy
 8007a1a:	61fb      	str	r3, [r7, #28]
}
 8007a1c:	bf00      	nop
 8007a1e:	bf00      	nop
 8007a20:	e7fd      	b.n	8007a1e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a28:	6850      	ldr	r0, [r2, #4]
 8007a2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a2c:	6892      	ldr	r2, [r2, #8]
 8007a2e:	4611      	mov	r1, r2
 8007a30:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f2c0 80ae 	blt.w	8007b96 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a40:	695b      	ldr	r3, [r3, #20]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d004      	beq.n	8007a50 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a48:	3304      	adds	r3, #4
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f7fe f9a4 	bl	8005d98 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a50:	463b      	mov	r3, r7
 8007a52:	4618      	mov	r0, r3
 8007a54:	f7ff ff6a 	bl	800792c <prvSampleTimeNow>
 8007a58:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2b09      	cmp	r3, #9
 8007a5e:	f200 8097 	bhi.w	8007b90 <prvProcessReceivedCommands+0x1a0>
 8007a62:	a201      	add	r2, pc, #4	@ (adr r2, 8007a68 <prvProcessReceivedCommands+0x78>)
 8007a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a68:	08007a91 	.word	0x08007a91
 8007a6c:	08007a91 	.word	0x08007a91
 8007a70:	08007a91 	.word	0x08007a91
 8007a74:	08007b07 	.word	0x08007b07
 8007a78:	08007b1b 	.word	0x08007b1b
 8007a7c:	08007b67 	.word	0x08007b67
 8007a80:	08007a91 	.word	0x08007a91
 8007a84:	08007a91 	.word	0x08007a91
 8007a88:	08007b07 	.word	0x08007b07
 8007a8c:	08007b1b 	.word	0x08007b1b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a96:	f043 0301 	orr.w	r3, r3, #1
 8007a9a:	b2da      	uxtb	r2, r3
 8007a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007aa2:	68ba      	ldr	r2, [r7, #8]
 8007aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa6:	699b      	ldr	r3, [r3, #24]
 8007aa8:	18d1      	adds	r1, r2, r3
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007aae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ab0:	f7ff ff5c 	bl	800796c <prvInsertTimerInActiveList>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d06c      	beq.n	8007b94 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007abc:	6a1b      	ldr	r3, [r3, #32]
 8007abe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ac0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ac8:	f003 0304 	and.w	r3, r3, #4
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d061      	beq.n	8007b94 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad4:	699b      	ldr	r3, [r3, #24]
 8007ad6:	441a      	add	r2, r3
 8007ad8:	2300      	movs	r3, #0
 8007ada:	9300      	str	r3, [sp, #0]
 8007adc:	2300      	movs	r3, #0
 8007ade:	2100      	movs	r1, #0
 8007ae0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ae2:	f7ff fe01 	bl	80076e8 <xTimerGenericCommand>
 8007ae6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007ae8:	6a3b      	ldr	r3, [r7, #32]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d152      	bne.n	8007b94 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	61bb      	str	r3, [r7, #24]
}
 8007b00:	bf00      	nop
 8007b02:	bf00      	nop
 8007b04:	e7fd      	b.n	8007b02 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b0c:	f023 0301 	bic.w	r3, r3, #1
 8007b10:	b2da      	uxtb	r2, r3
 8007b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b14:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007b18:	e03d      	b.n	8007b96 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b20:	f043 0301 	orr.w	r3, r3, #1
 8007b24:	b2da      	uxtb	r2, r3
 8007b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b28:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b30:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b34:	699b      	ldr	r3, [r3, #24]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10b      	bne.n	8007b52 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3e:	f383 8811 	msr	BASEPRI, r3
 8007b42:	f3bf 8f6f 	isb	sy
 8007b46:	f3bf 8f4f 	dsb	sy
 8007b4a:	617b      	str	r3, [r7, #20]
}
 8007b4c:	bf00      	nop
 8007b4e:	bf00      	nop
 8007b50:	e7fd      	b.n	8007b4e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b54:	699a      	ldr	r2, [r3, #24]
 8007b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b58:	18d1      	adds	r1, r2, r3
 8007b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b60:	f7ff ff04 	bl	800796c <prvInsertTimerInActiveList>
					break;
 8007b64:	e017      	b.n	8007b96 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b6c:	f003 0302 	and.w	r3, r3, #2
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d103      	bne.n	8007b7c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007b74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b76:	f000 fbe7 	bl	8008348 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007b7a:	e00c      	b.n	8007b96 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b82:	f023 0301 	bic.w	r3, r3, #1
 8007b86:	b2da      	uxtb	r2, r3
 8007b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007b8e:	e002      	b.n	8007b96 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007b90:	bf00      	nop
 8007b92:	e000      	b.n	8007b96 <prvProcessReceivedCommands+0x1a6>
					break;
 8007b94:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b96:	4b08      	ldr	r3, [pc, #32]	@ (8007bb8 <prvProcessReceivedCommands+0x1c8>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	1d39      	adds	r1, r7, #4
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7fe fbce 	bl	8006340 <xQueueReceive>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	f47f af26 	bne.w	80079f8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007bac:	bf00      	nop
 8007bae:	bf00      	nop
 8007bb0:	3730      	adds	r7, #48	@ 0x30
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	20001160 	.word	0x20001160

08007bbc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b088      	sub	sp, #32
 8007bc0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007bc2:	e049      	b.n	8007c58 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8007c80 <prvSwitchTimerLists+0xc4>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	68db      	ldr	r3, [r3, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bce:	4b2c      	ldr	r3, [pc, #176]	@ (8007c80 <prvSwitchTimerLists+0xc4>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	3304      	adds	r3, #4
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7fe f8db 	bl	8005d98 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6a1b      	ldr	r3, [r3, #32]
 8007be6:	68f8      	ldr	r0, [r7, #12]
 8007be8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bf0:	f003 0304 	and.w	r3, r3, #4
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d02f      	beq.n	8007c58 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	699b      	ldr	r3, [r3, #24]
 8007bfc:	693a      	ldr	r2, [r7, #16]
 8007bfe:	4413      	add	r3, r2
 8007c00:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007c02:	68ba      	ldr	r2, [r7, #8]
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d90e      	bls.n	8007c28 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	68ba      	ldr	r2, [r7, #8]
 8007c0e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c16:	4b1a      	ldr	r3, [pc, #104]	@ (8007c80 <prvSwitchTimerLists+0xc4>)
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	3304      	adds	r3, #4
 8007c1e:	4619      	mov	r1, r3
 8007c20:	4610      	mov	r0, r2
 8007c22:	f7fe f880 	bl	8005d26 <vListInsert>
 8007c26:	e017      	b.n	8007c58 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c28:	2300      	movs	r3, #0
 8007c2a:	9300      	str	r3, [sp, #0]
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	693a      	ldr	r2, [r7, #16]
 8007c30:	2100      	movs	r1, #0
 8007c32:	68f8      	ldr	r0, [r7, #12]
 8007c34:	f7ff fd58 	bl	80076e8 <xTimerGenericCommand>
 8007c38:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d10b      	bne.n	8007c58 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c44:	f383 8811 	msr	BASEPRI, r3
 8007c48:	f3bf 8f6f 	isb	sy
 8007c4c:	f3bf 8f4f 	dsb	sy
 8007c50:	603b      	str	r3, [r7, #0]
}
 8007c52:	bf00      	nop
 8007c54:	bf00      	nop
 8007c56:	e7fd      	b.n	8007c54 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c58:	4b09      	ldr	r3, [pc, #36]	@ (8007c80 <prvSwitchTimerLists+0xc4>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1b0      	bne.n	8007bc4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007c62:	4b07      	ldr	r3, [pc, #28]	@ (8007c80 <prvSwitchTimerLists+0xc4>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007c68:	4b06      	ldr	r3, [pc, #24]	@ (8007c84 <prvSwitchTimerLists+0xc8>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a04      	ldr	r2, [pc, #16]	@ (8007c80 <prvSwitchTimerLists+0xc4>)
 8007c6e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007c70:	4a04      	ldr	r2, [pc, #16]	@ (8007c84 <prvSwitchTimerLists+0xc8>)
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	6013      	str	r3, [r2, #0]
}
 8007c76:	bf00      	nop
 8007c78:	3718      	adds	r7, #24
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	20001158 	.word	0x20001158
 8007c84:	2000115c 	.word	0x2000115c

08007c88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007c8e:	f000 f96b 	bl	8007f68 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007c92:	4b15      	ldr	r3, [pc, #84]	@ (8007ce8 <prvCheckForValidListAndQueue+0x60>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d120      	bne.n	8007cdc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007c9a:	4814      	ldr	r0, [pc, #80]	@ (8007cec <prvCheckForValidListAndQueue+0x64>)
 8007c9c:	f7fd fff2 	bl	8005c84 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007ca0:	4813      	ldr	r0, [pc, #76]	@ (8007cf0 <prvCheckForValidListAndQueue+0x68>)
 8007ca2:	f7fd ffef 	bl	8005c84 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007ca6:	4b13      	ldr	r3, [pc, #76]	@ (8007cf4 <prvCheckForValidListAndQueue+0x6c>)
 8007ca8:	4a10      	ldr	r2, [pc, #64]	@ (8007cec <prvCheckForValidListAndQueue+0x64>)
 8007caa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007cac:	4b12      	ldr	r3, [pc, #72]	@ (8007cf8 <prvCheckForValidListAndQueue+0x70>)
 8007cae:	4a10      	ldr	r2, [pc, #64]	@ (8007cf0 <prvCheckForValidListAndQueue+0x68>)
 8007cb0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	9300      	str	r3, [sp, #0]
 8007cb6:	4b11      	ldr	r3, [pc, #68]	@ (8007cfc <prvCheckForValidListAndQueue+0x74>)
 8007cb8:	4a11      	ldr	r2, [pc, #68]	@ (8007d00 <prvCheckForValidListAndQueue+0x78>)
 8007cba:	2110      	movs	r1, #16
 8007cbc:	200a      	movs	r0, #10
 8007cbe:	f7fe f8ff 	bl	8005ec0 <xQueueGenericCreateStatic>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	4a08      	ldr	r2, [pc, #32]	@ (8007ce8 <prvCheckForValidListAndQueue+0x60>)
 8007cc6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007cc8:	4b07      	ldr	r3, [pc, #28]	@ (8007ce8 <prvCheckForValidListAndQueue+0x60>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d005      	beq.n	8007cdc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007cd0:	4b05      	ldr	r3, [pc, #20]	@ (8007ce8 <prvCheckForValidListAndQueue+0x60>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	490b      	ldr	r1, [pc, #44]	@ (8007d04 <prvCheckForValidListAndQueue+0x7c>)
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7fe fd24 	bl	8006724 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007cdc:	f000 f976 	bl	8007fcc <vPortExitCritical>
}
 8007ce0:	bf00      	nop
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	20001160 	.word	0x20001160
 8007cec:	20001130 	.word	0x20001130
 8007cf0:	20001144 	.word	0x20001144
 8007cf4:	20001158 	.word	0x20001158
 8007cf8:	2000115c 	.word	0x2000115c
 8007cfc:	2000120c 	.word	0x2000120c
 8007d00:	2000116c 	.word	0x2000116c
 8007d04:	0800879c 	.word	0x0800879c

08007d08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b085      	sub	sp, #20
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	60f8      	str	r0, [r7, #12]
 8007d10:	60b9      	str	r1, [r7, #8]
 8007d12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	3b04      	subs	r3, #4
 8007d18:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007d20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	3b04      	subs	r3, #4
 8007d26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	f023 0201 	bic.w	r2, r3, #1
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	3b04      	subs	r3, #4
 8007d36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d38:	4a0c      	ldr	r2, [pc, #48]	@ (8007d6c <pxPortInitialiseStack+0x64>)
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	3b14      	subs	r3, #20
 8007d42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	3b04      	subs	r3, #4
 8007d4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f06f 0202 	mvn.w	r2, #2
 8007d56:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	3b20      	subs	r3, #32
 8007d5c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3714      	adds	r7, #20
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr
 8007d6c:	08007d71 	.word	0x08007d71

08007d70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d70:	b480      	push	{r7}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d76:	2300      	movs	r3, #0
 8007d78:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d7a:	4b13      	ldr	r3, [pc, #76]	@ (8007dc8 <prvTaskExitError+0x58>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d82:	d00b      	beq.n	8007d9c <prvTaskExitError+0x2c>
	__asm volatile
 8007d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d88:	f383 8811 	msr	BASEPRI, r3
 8007d8c:	f3bf 8f6f 	isb	sy
 8007d90:	f3bf 8f4f 	dsb	sy
 8007d94:	60fb      	str	r3, [r7, #12]
}
 8007d96:	bf00      	nop
 8007d98:	bf00      	nop
 8007d9a:	e7fd      	b.n	8007d98 <prvTaskExitError+0x28>
	__asm volatile
 8007d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007da0:	f383 8811 	msr	BASEPRI, r3
 8007da4:	f3bf 8f6f 	isb	sy
 8007da8:	f3bf 8f4f 	dsb	sy
 8007dac:	60bb      	str	r3, [r7, #8]
}
 8007dae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007db0:	bf00      	nop
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d0fc      	beq.n	8007db2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007db8:	bf00      	nop
 8007dba:	bf00      	nop
 8007dbc:	3714      	adds	r7, #20
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	2000000c 	.word	0x2000000c
 8007dcc:	00000000 	.word	0x00000000

08007dd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007dd0:	4b07      	ldr	r3, [pc, #28]	@ (8007df0 <pxCurrentTCBConst2>)
 8007dd2:	6819      	ldr	r1, [r3, #0]
 8007dd4:	6808      	ldr	r0, [r1, #0]
 8007dd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dda:	f380 8809 	msr	PSP, r0
 8007dde:	f3bf 8f6f 	isb	sy
 8007de2:	f04f 0000 	mov.w	r0, #0
 8007de6:	f380 8811 	msr	BASEPRI, r0
 8007dea:	4770      	bx	lr
 8007dec:	f3af 8000 	nop.w

08007df0 <pxCurrentTCBConst2>:
 8007df0:	20000c30 	.word	0x20000c30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007df4:	bf00      	nop
 8007df6:	bf00      	nop

08007df8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007df8:	4808      	ldr	r0, [pc, #32]	@ (8007e1c <prvPortStartFirstTask+0x24>)
 8007dfa:	6800      	ldr	r0, [r0, #0]
 8007dfc:	6800      	ldr	r0, [r0, #0]
 8007dfe:	f380 8808 	msr	MSP, r0
 8007e02:	f04f 0000 	mov.w	r0, #0
 8007e06:	f380 8814 	msr	CONTROL, r0
 8007e0a:	b662      	cpsie	i
 8007e0c:	b661      	cpsie	f
 8007e0e:	f3bf 8f4f 	dsb	sy
 8007e12:	f3bf 8f6f 	isb	sy
 8007e16:	df00      	svc	0
 8007e18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e1a:	bf00      	nop
 8007e1c:	e000ed08 	.word	0xe000ed08

08007e20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b086      	sub	sp, #24
 8007e24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007e26:	4b47      	ldr	r3, [pc, #284]	@ (8007f44 <xPortStartScheduler+0x124>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a47      	ldr	r2, [pc, #284]	@ (8007f48 <xPortStartScheduler+0x128>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d10b      	bne.n	8007e48 <xPortStartScheduler+0x28>
	__asm volatile
 8007e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e34:	f383 8811 	msr	BASEPRI, r3
 8007e38:	f3bf 8f6f 	isb	sy
 8007e3c:	f3bf 8f4f 	dsb	sy
 8007e40:	60fb      	str	r3, [r7, #12]
}
 8007e42:	bf00      	nop
 8007e44:	bf00      	nop
 8007e46:	e7fd      	b.n	8007e44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e48:	4b3e      	ldr	r3, [pc, #248]	@ (8007f44 <xPortStartScheduler+0x124>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a3f      	ldr	r2, [pc, #252]	@ (8007f4c <xPortStartScheduler+0x12c>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d10b      	bne.n	8007e6a <xPortStartScheduler+0x4a>
	__asm volatile
 8007e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e56:	f383 8811 	msr	BASEPRI, r3
 8007e5a:	f3bf 8f6f 	isb	sy
 8007e5e:	f3bf 8f4f 	dsb	sy
 8007e62:	613b      	str	r3, [r7, #16]
}
 8007e64:	bf00      	nop
 8007e66:	bf00      	nop
 8007e68:	e7fd      	b.n	8007e66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e6a:	4b39      	ldr	r3, [pc, #228]	@ (8007f50 <xPortStartScheduler+0x130>)
 8007e6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	22ff      	movs	r2, #255	@ 0xff
 8007e7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e84:	78fb      	ldrb	r3, [r7, #3]
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007e8c:	b2da      	uxtb	r2, r3
 8007e8e:	4b31      	ldr	r3, [pc, #196]	@ (8007f54 <xPortStartScheduler+0x134>)
 8007e90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e92:	4b31      	ldr	r3, [pc, #196]	@ (8007f58 <xPortStartScheduler+0x138>)
 8007e94:	2207      	movs	r2, #7
 8007e96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e98:	e009      	b.n	8007eae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8007f58 <xPortStartScheduler+0x138>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8007f58 <xPortStartScheduler+0x138>)
 8007ea2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ea4:	78fb      	ldrb	r3, [r7, #3]
 8007ea6:	b2db      	uxtb	r3, r3
 8007ea8:	005b      	lsls	r3, r3, #1
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007eae:	78fb      	ldrb	r3, [r7, #3]
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eb6:	2b80      	cmp	r3, #128	@ 0x80
 8007eb8:	d0ef      	beq.n	8007e9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007eba:	4b27      	ldr	r3, [pc, #156]	@ (8007f58 <xPortStartScheduler+0x138>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f1c3 0307 	rsb	r3, r3, #7
 8007ec2:	2b04      	cmp	r3, #4
 8007ec4:	d00b      	beq.n	8007ede <xPortStartScheduler+0xbe>
	__asm volatile
 8007ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eca:	f383 8811 	msr	BASEPRI, r3
 8007ece:	f3bf 8f6f 	isb	sy
 8007ed2:	f3bf 8f4f 	dsb	sy
 8007ed6:	60bb      	str	r3, [r7, #8]
}
 8007ed8:	bf00      	nop
 8007eda:	bf00      	nop
 8007edc:	e7fd      	b.n	8007eda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ede:	4b1e      	ldr	r3, [pc, #120]	@ (8007f58 <xPortStartScheduler+0x138>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	021b      	lsls	r3, r3, #8
 8007ee4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f58 <xPortStartScheduler+0x138>)
 8007ee6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f58 <xPortStartScheduler+0x138>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007ef0:	4a19      	ldr	r2, [pc, #100]	@ (8007f58 <xPortStartScheduler+0x138>)
 8007ef2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	b2da      	uxtb	r2, r3
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007efc:	4b17      	ldr	r3, [pc, #92]	@ (8007f5c <xPortStartScheduler+0x13c>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a16      	ldr	r2, [pc, #88]	@ (8007f5c <xPortStartScheduler+0x13c>)
 8007f02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007f06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007f08:	4b14      	ldr	r3, [pc, #80]	@ (8007f5c <xPortStartScheduler+0x13c>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a13      	ldr	r2, [pc, #76]	@ (8007f5c <xPortStartScheduler+0x13c>)
 8007f0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007f12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f14:	f000 f8da 	bl	80080cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f18:	4b11      	ldr	r3, [pc, #68]	@ (8007f60 <xPortStartScheduler+0x140>)
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007f1e:	f000 f8f9 	bl	8008114 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f22:	4b10      	ldr	r3, [pc, #64]	@ (8007f64 <xPortStartScheduler+0x144>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a0f      	ldr	r2, [pc, #60]	@ (8007f64 <xPortStartScheduler+0x144>)
 8007f28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007f2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f2e:	f7ff ff63 	bl	8007df8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f32:	f7ff f82f 	bl	8006f94 <vTaskSwitchContext>
	prvTaskExitError();
 8007f36:	f7ff ff1b 	bl	8007d70 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f3a:	2300      	movs	r3, #0
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	3718      	adds	r7, #24
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bd80      	pop	{r7, pc}
 8007f44:	e000ed00 	.word	0xe000ed00
 8007f48:	410fc271 	.word	0x410fc271
 8007f4c:	410fc270 	.word	0x410fc270
 8007f50:	e000e400 	.word	0xe000e400
 8007f54:	2000125c 	.word	0x2000125c
 8007f58:	20001260 	.word	0x20001260
 8007f5c:	e000ed20 	.word	0xe000ed20
 8007f60:	2000000c 	.word	0x2000000c
 8007f64:	e000ef34 	.word	0xe000ef34

08007f68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f72:	f383 8811 	msr	BASEPRI, r3
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	f3bf 8f4f 	dsb	sy
 8007f7e:	607b      	str	r3, [r7, #4]
}
 8007f80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f82:	4b10      	ldr	r3, [pc, #64]	@ (8007fc4 <vPortEnterCritical+0x5c>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	3301      	adds	r3, #1
 8007f88:	4a0e      	ldr	r2, [pc, #56]	@ (8007fc4 <vPortEnterCritical+0x5c>)
 8007f8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc4 <vPortEnterCritical+0x5c>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d110      	bne.n	8007fb6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f94:	4b0c      	ldr	r3, [pc, #48]	@ (8007fc8 <vPortEnterCritical+0x60>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d00b      	beq.n	8007fb6 <vPortEnterCritical+0x4e>
	__asm volatile
 8007f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa2:	f383 8811 	msr	BASEPRI, r3
 8007fa6:	f3bf 8f6f 	isb	sy
 8007faa:	f3bf 8f4f 	dsb	sy
 8007fae:	603b      	str	r3, [r7, #0]
}
 8007fb0:	bf00      	nop
 8007fb2:	bf00      	nop
 8007fb4:	e7fd      	b.n	8007fb2 <vPortEnterCritical+0x4a>
	}
}
 8007fb6:	bf00      	nop
 8007fb8:	370c      	adds	r7, #12
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr
 8007fc2:	bf00      	nop
 8007fc4:	2000000c 	.word	0x2000000c
 8007fc8:	e000ed04 	.word	0xe000ed04

08007fcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007fd2:	4b12      	ldr	r3, [pc, #72]	@ (800801c <vPortExitCritical+0x50>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d10b      	bne.n	8007ff2 <vPortExitCritical+0x26>
	__asm volatile
 8007fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fde:	f383 8811 	msr	BASEPRI, r3
 8007fe2:	f3bf 8f6f 	isb	sy
 8007fe6:	f3bf 8f4f 	dsb	sy
 8007fea:	607b      	str	r3, [r7, #4]
}
 8007fec:	bf00      	nop
 8007fee:	bf00      	nop
 8007ff0:	e7fd      	b.n	8007fee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800801c <vPortExitCritical+0x50>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	4a08      	ldr	r2, [pc, #32]	@ (800801c <vPortExitCritical+0x50>)
 8007ffa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007ffc:	4b07      	ldr	r3, [pc, #28]	@ (800801c <vPortExitCritical+0x50>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d105      	bne.n	8008010 <vPortExitCritical+0x44>
 8008004:	2300      	movs	r3, #0
 8008006:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	f383 8811 	msr	BASEPRI, r3
}
 800800e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008010:	bf00      	nop
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr
 800801c:	2000000c 	.word	0x2000000c

08008020 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008020:	f3ef 8009 	mrs	r0, PSP
 8008024:	f3bf 8f6f 	isb	sy
 8008028:	4b15      	ldr	r3, [pc, #84]	@ (8008080 <pxCurrentTCBConst>)
 800802a:	681a      	ldr	r2, [r3, #0]
 800802c:	f01e 0f10 	tst.w	lr, #16
 8008030:	bf08      	it	eq
 8008032:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008036:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800803a:	6010      	str	r0, [r2, #0]
 800803c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008040:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008044:	f380 8811 	msr	BASEPRI, r0
 8008048:	f3bf 8f4f 	dsb	sy
 800804c:	f3bf 8f6f 	isb	sy
 8008050:	f7fe ffa0 	bl	8006f94 <vTaskSwitchContext>
 8008054:	f04f 0000 	mov.w	r0, #0
 8008058:	f380 8811 	msr	BASEPRI, r0
 800805c:	bc09      	pop	{r0, r3}
 800805e:	6819      	ldr	r1, [r3, #0]
 8008060:	6808      	ldr	r0, [r1, #0]
 8008062:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008066:	f01e 0f10 	tst.w	lr, #16
 800806a:	bf08      	it	eq
 800806c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008070:	f380 8809 	msr	PSP, r0
 8008074:	f3bf 8f6f 	isb	sy
 8008078:	4770      	bx	lr
 800807a:	bf00      	nop
 800807c:	f3af 8000 	nop.w

08008080 <pxCurrentTCBConst>:
 8008080:	20000c30 	.word	0x20000c30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008084:	bf00      	nop
 8008086:	bf00      	nop

08008088 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
	__asm volatile
 800808e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008092:	f383 8811 	msr	BASEPRI, r3
 8008096:	f3bf 8f6f 	isb	sy
 800809a:	f3bf 8f4f 	dsb	sy
 800809e:	607b      	str	r3, [r7, #4]
}
 80080a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80080a2:	f7fe febd 	bl	8006e20 <xTaskIncrementTick>
 80080a6:	4603      	mov	r3, r0
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d003      	beq.n	80080b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80080ac:	4b06      	ldr	r3, [pc, #24]	@ (80080c8 <xPortSysTickHandler+0x40>)
 80080ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080b2:	601a      	str	r2, [r3, #0]
 80080b4:	2300      	movs	r3, #0
 80080b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	f383 8811 	msr	BASEPRI, r3
}
 80080be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80080c0:	bf00      	nop
 80080c2:	3708      	adds	r7, #8
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}
 80080c8:	e000ed04 	.word	0xe000ed04

080080cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80080cc:	b480      	push	{r7}
 80080ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80080d0:	4b0b      	ldr	r3, [pc, #44]	@ (8008100 <vPortSetupTimerInterrupt+0x34>)
 80080d2:	2200      	movs	r2, #0
 80080d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80080d6:	4b0b      	ldr	r3, [pc, #44]	@ (8008104 <vPortSetupTimerInterrupt+0x38>)
 80080d8:	2200      	movs	r2, #0
 80080da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80080dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008108 <vPortSetupTimerInterrupt+0x3c>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a0a      	ldr	r2, [pc, #40]	@ (800810c <vPortSetupTimerInterrupt+0x40>)
 80080e2:	fba2 2303 	umull	r2, r3, r2, r3
 80080e6:	099b      	lsrs	r3, r3, #6
 80080e8:	4a09      	ldr	r2, [pc, #36]	@ (8008110 <vPortSetupTimerInterrupt+0x44>)
 80080ea:	3b01      	subs	r3, #1
 80080ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080ee:	4b04      	ldr	r3, [pc, #16]	@ (8008100 <vPortSetupTimerInterrupt+0x34>)
 80080f0:	2207      	movs	r2, #7
 80080f2:	601a      	str	r2, [r3, #0]
}
 80080f4:	bf00      	nop
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr
 80080fe:	bf00      	nop
 8008100:	e000e010 	.word	0xe000e010
 8008104:	e000e018 	.word	0xe000e018
 8008108:	20000000 	.word	0x20000000
 800810c:	10624dd3 	.word	0x10624dd3
 8008110:	e000e014 	.word	0xe000e014

08008114 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008114:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008124 <vPortEnableVFP+0x10>
 8008118:	6801      	ldr	r1, [r0, #0]
 800811a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800811e:	6001      	str	r1, [r0, #0]
 8008120:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008122:	bf00      	nop
 8008124:	e000ed88 	.word	0xe000ed88

08008128 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008128:	b480      	push	{r7}
 800812a:	b085      	sub	sp, #20
 800812c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800812e:	f3ef 8305 	mrs	r3, IPSR
 8008132:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2b0f      	cmp	r3, #15
 8008138:	d915      	bls.n	8008166 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800813a:	4a18      	ldr	r2, [pc, #96]	@ (800819c <vPortValidateInterruptPriority+0x74>)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	4413      	add	r3, r2
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008144:	4b16      	ldr	r3, [pc, #88]	@ (80081a0 <vPortValidateInterruptPriority+0x78>)
 8008146:	781b      	ldrb	r3, [r3, #0]
 8008148:	7afa      	ldrb	r2, [r7, #11]
 800814a:	429a      	cmp	r2, r3
 800814c:	d20b      	bcs.n	8008166 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800814e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008152:	f383 8811 	msr	BASEPRI, r3
 8008156:	f3bf 8f6f 	isb	sy
 800815a:	f3bf 8f4f 	dsb	sy
 800815e:	607b      	str	r3, [r7, #4]
}
 8008160:	bf00      	nop
 8008162:	bf00      	nop
 8008164:	e7fd      	b.n	8008162 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008166:	4b0f      	ldr	r3, [pc, #60]	@ (80081a4 <vPortValidateInterruptPriority+0x7c>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800816e:	4b0e      	ldr	r3, [pc, #56]	@ (80081a8 <vPortValidateInterruptPriority+0x80>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	429a      	cmp	r2, r3
 8008174:	d90b      	bls.n	800818e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800817a:	f383 8811 	msr	BASEPRI, r3
 800817e:	f3bf 8f6f 	isb	sy
 8008182:	f3bf 8f4f 	dsb	sy
 8008186:	603b      	str	r3, [r7, #0]
}
 8008188:	bf00      	nop
 800818a:	bf00      	nop
 800818c:	e7fd      	b.n	800818a <vPortValidateInterruptPriority+0x62>
	}
 800818e:	bf00      	nop
 8008190:	3714      	adds	r7, #20
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop
 800819c:	e000e3f0 	.word	0xe000e3f0
 80081a0:	2000125c 	.word	0x2000125c
 80081a4:	e000ed0c 	.word	0xe000ed0c
 80081a8:	20001260 	.word	0x20001260

080081ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b08a      	sub	sp, #40	@ 0x28
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80081b4:	2300      	movs	r3, #0
 80081b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80081b8:	f7fe fd76 	bl	8006ca8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80081bc:	4b5c      	ldr	r3, [pc, #368]	@ (8008330 <pvPortMalloc+0x184>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d101      	bne.n	80081c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80081c4:	f000 f924 	bl	8008410 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80081c8:	4b5a      	ldr	r3, [pc, #360]	@ (8008334 <pvPortMalloc+0x188>)
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	4013      	ands	r3, r2
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	f040 8095 	bne.w	8008300 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d01e      	beq.n	800821a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80081dc:	2208      	movs	r2, #8
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	4413      	add	r3, r2
 80081e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f003 0307 	and.w	r3, r3, #7
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d015      	beq.n	800821a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	f023 0307 	bic.w	r3, r3, #7
 80081f4:	3308      	adds	r3, #8
 80081f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f003 0307 	and.w	r3, r3, #7
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00b      	beq.n	800821a <pvPortMalloc+0x6e>
	__asm volatile
 8008202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008206:	f383 8811 	msr	BASEPRI, r3
 800820a:	f3bf 8f6f 	isb	sy
 800820e:	f3bf 8f4f 	dsb	sy
 8008212:	617b      	str	r3, [r7, #20]
}
 8008214:	bf00      	nop
 8008216:	bf00      	nop
 8008218:	e7fd      	b.n	8008216 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d06f      	beq.n	8008300 <pvPortMalloc+0x154>
 8008220:	4b45      	ldr	r3, [pc, #276]	@ (8008338 <pvPortMalloc+0x18c>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	429a      	cmp	r2, r3
 8008228:	d86a      	bhi.n	8008300 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800822a:	4b44      	ldr	r3, [pc, #272]	@ (800833c <pvPortMalloc+0x190>)
 800822c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800822e:	4b43      	ldr	r3, [pc, #268]	@ (800833c <pvPortMalloc+0x190>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008234:	e004      	b.n	8008240 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008238:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800823a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008242:	685b      	ldr	r3, [r3, #4]
 8008244:	687a      	ldr	r2, [r7, #4]
 8008246:	429a      	cmp	r2, r3
 8008248:	d903      	bls.n	8008252 <pvPortMalloc+0xa6>
 800824a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d1f1      	bne.n	8008236 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008252:	4b37      	ldr	r3, [pc, #220]	@ (8008330 <pvPortMalloc+0x184>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008258:	429a      	cmp	r2, r3
 800825a:	d051      	beq.n	8008300 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800825c:	6a3b      	ldr	r3, [r7, #32]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2208      	movs	r2, #8
 8008262:	4413      	add	r3, r2
 8008264:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	6a3b      	ldr	r3, [r7, #32]
 800826c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800826e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008270:	685a      	ldr	r2, [r3, #4]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	1ad2      	subs	r2, r2, r3
 8008276:	2308      	movs	r3, #8
 8008278:	005b      	lsls	r3, r3, #1
 800827a:	429a      	cmp	r2, r3
 800827c:	d920      	bls.n	80082c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800827e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	4413      	add	r3, r2
 8008284:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008286:	69bb      	ldr	r3, [r7, #24]
 8008288:	f003 0307 	and.w	r3, r3, #7
 800828c:	2b00      	cmp	r3, #0
 800828e:	d00b      	beq.n	80082a8 <pvPortMalloc+0xfc>
	__asm volatile
 8008290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008294:	f383 8811 	msr	BASEPRI, r3
 8008298:	f3bf 8f6f 	isb	sy
 800829c:	f3bf 8f4f 	dsb	sy
 80082a0:	613b      	str	r3, [r7, #16]
}
 80082a2:	bf00      	nop
 80082a4:	bf00      	nop
 80082a6:	e7fd      	b.n	80082a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80082a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082aa:	685a      	ldr	r2, [r3, #4]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	1ad2      	subs	r2, r2, r3
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80082b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b6:	687a      	ldr	r2, [r7, #4]
 80082b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80082ba:	69b8      	ldr	r0, [r7, #24]
 80082bc:	f000 f90a 	bl	80084d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80082c0:	4b1d      	ldr	r3, [pc, #116]	@ (8008338 <pvPortMalloc+0x18c>)
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	1ad3      	subs	r3, r2, r3
 80082ca:	4a1b      	ldr	r2, [pc, #108]	@ (8008338 <pvPortMalloc+0x18c>)
 80082cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80082ce:	4b1a      	ldr	r3, [pc, #104]	@ (8008338 <pvPortMalloc+0x18c>)
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	4b1b      	ldr	r3, [pc, #108]	@ (8008340 <pvPortMalloc+0x194>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d203      	bcs.n	80082e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80082da:	4b17      	ldr	r3, [pc, #92]	@ (8008338 <pvPortMalloc+0x18c>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a18      	ldr	r2, [pc, #96]	@ (8008340 <pvPortMalloc+0x194>)
 80082e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80082e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e4:	685a      	ldr	r2, [r3, #4]
 80082e6:	4b13      	ldr	r3, [pc, #76]	@ (8008334 <pvPortMalloc+0x188>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	431a      	orrs	r2, r3
 80082ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80082f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f2:	2200      	movs	r2, #0
 80082f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80082f6:	4b13      	ldr	r3, [pc, #76]	@ (8008344 <pvPortMalloc+0x198>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	3301      	adds	r3, #1
 80082fc:	4a11      	ldr	r2, [pc, #68]	@ (8008344 <pvPortMalloc+0x198>)
 80082fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008300:	f7fe fce0 	bl	8006cc4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	f003 0307 	and.w	r3, r3, #7
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00b      	beq.n	8008326 <pvPortMalloc+0x17a>
	__asm volatile
 800830e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008312:	f383 8811 	msr	BASEPRI, r3
 8008316:	f3bf 8f6f 	isb	sy
 800831a:	f3bf 8f4f 	dsb	sy
 800831e:	60fb      	str	r3, [r7, #12]
}
 8008320:	bf00      	nop
 8008322:	bf00      	nop
 8008324:	e7fd      	b.n	8008322 <pvPortMalloc+0x176>
	return pvReturn;
 8008326:	69fb      	ldr	r3, [r7, #28]
}
 8008328:	4618      	mov	r0, r3
 800832a:	3728      	adds	r7, #40	@ 0x28
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}
 8008330:	20001e24 	.word	0x20001e24
 8008334:	20001e38 	.word	0x20001e38
 8008338:	20001e28 	.word	0x20001e28
 800833c:	20001e1c 	.word	0x20001e1c
 8008340:	20001e2c 	.word	0x20001e2c
 8008344:	20001e30 	.word	0x20001e30

08008348 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b086      	sub	sp, #24
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d04f      	beq.n	80083fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800835a:	2308      	movs	r3, #8
 800835c:	425b      	negs	r3, r3
 800835e:	697a      	ldr	r2, [r7, #20]
 8008360:	4413      	add	r3, r2
 8008362:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	685a      	ldr	r2, [r3, #4]
 800836c:	4b25      	ldr	r3, [pc, #148]	@ (8008404 <vPortFree+0xbc>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4013      	ands	r3, r2
 8008372:	2b00      	cmp	r3, #0
 8008374:	d10b      	bne.n	800838e <vPortFree+0x46>
	__asm volatile
 8008376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800837a:	f383 8811 	msr	BASEPRI, r3
 800837e:	f3bf 8f6f 	isb	sy
 8008382:	f3bf 8f4f 	dsb	sy
 8008386:	60fb      	str	r3, [r7, #12]
}
 8008388:	bf00      	nop
 800838a:	bf00      	nop
 800838c:	e7fd      	b.n	800838a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00b      	beq.n	80083ae <vPortFree+0x66>
	__asm volatile
 8008396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800839a:	f383 8811 	msr	BASEPRI, r3
 800839e:	f3bf 8f6f 	isb	sy
 80083a2:	f3bf 8f4f 	dsb	sy
 80083a6:	60bb      	str	r3, [r7, #8]
}
 80083a8:	bf00      	nop
 80083aa:	bf00      	nop
 80083ac:	e7fd      	b.n	80083aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	685a      	ldr	r2, [r3, #4]
 80083b2:	4b14      	ldr	r3, [pc, #80]	@ (8008404 <vPortFree+0xbc>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4013      	ands	r3, r2
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d01e      	beq.n	80083fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d11a      	bne.n	80083fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	685a      	ldr	r2, [r3, #4]
 80083c8:	4b0e      	ldr	r3, [pc, #56]	@ (8008404 <vPortFree+0xbc>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	43db      	mvns	r3, r3
 80083ce:	401a      	ands	r2, r3
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80083d4:	f7fe fc68 	bl	8006ca8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	685a      	ldr	r2, [r3, #4]
 80083dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008408 <vPortFree+0xc0>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4413      	add	r3, r2
 80083e2:	4a09      	ldr	r2, [pc, #36]	@ (8008408 <vPortFree+0xc0>)
 80083e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80083e6:	6938      	ldr	r0, [r7, #16]
 80083e8:	f000 f874 	bl	80084d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80083ec:	4b07      	ldr	r3, [pc, #28]	@ (800840c <vPortFree+0xc4>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	3301      	adds	r3, #1
 80083f2:	4a06      	ldr	r2, [pc, #24]	@ (800840c <vPortFree+0xc4>)
 80083f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80083f6:	f7fe fc65 	bl	8006cc4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083fa:	bf00      	nop
 80083fc:	3718      	adds	r7, #24
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}
 8008402:	bf00      	nop
 8008404:	20001e38 	.word	0x20001e38
 8008408:	20001e28 	.word	0x20001e28
 800840c:	20001e34 	.word	0x20001e34

08008410 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008416:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800841a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800841c:	4b27      	ldr	r3, [pc, #156]	@ (80084bc <prvHeapInit+0xac>)
 800841e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f003 0307 	and.w	r3, r3, #7
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00c      	beq.n	8008444 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	3307      	adds	r3, #7
 800842e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f023 0307 	bic.w	r3, r3, #7
 8008436:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008438:	68ba      	ldr	r2, [r7, #8]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	4a1f      	ldr	r2, [pc, #124]	@ (80084bc <prvHeapInit+0xac>)
 8008440:	4413      	add	r3, r2
 8008442:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008448:	4a1d      	ldr	r2, [pc, #116]	@ (80084c0 <prvHeapInit+0xb0>)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800844e:	4b1c      	ldr	r3, [pc, #112]	@ (80084c0 <prvHeapInit+0xb0>)
 8008450:	2200      	movs	r2, #0
 8008452:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	68ba      	ldr	r2, [r7, #8]
 8008458:	4413      	add	r3, r2
 800845a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800845c:	2208      	movs	r2, #8
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	1a9b      	subs	r3, r3, r2
 8008462:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f023 0307 	bic.w	r3, r3, #7
 800846a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	4a15      	ldr	r2, [pc, #84]	@ (80084c4 <prvHeapInit+0xb4>)
 8008470:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008472:	4b14      	ldr	r3, [pc, #80]	@ (80084c4 <prvHeapInit+0xb4>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	2200      	movs	r2, #0
 8008478:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800847a:	4b12      	ldr	r3, [pc, #72]	@ (80084c4 <prvHeapInit+0xb4>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	2200      	movs	r2, #0
 8008480:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	68fa      	ldr	r2, [r7, #12]
 800848a:	1ad2      	subs	r2, r2, r3
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008490:	4b0c      	ldr	r3, [pc, #48]	@ (80084c4 <prvHeapInit+0xb4>)
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	685b      	ldr	r3, [r3, #4]
 800849c:	4a0a      	ldr	r2, [pc, #40]	@ (80084c8 <prvHeapInit+0xb8>)
 800849e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	4a09      	ldr	r2, [pc, #36]	@ (80084cc <prvHeapInit+0xbc>)
 80084a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80084a8:	4b09      	ldr	r3, [pc, #36]	@ (80084d0 <prvHeapInit+0xc0>)
 80084aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80084ae:	601a      	str	r2, [r3, #0]
}
 80084b0:	bf00      	nop
 80084b2:	3714      	adds	r7, #20
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr
 80084bc:	20001264 	.word	0x20001264
 80084c0:	20001e1c 	.word	0x20001e1c
 80084c4:	20001e24 	.word	0x20001e24
 80084c8:	20001e2c 	.word	0x20001e2c
 80084cc:	20001e28 	.word	0x20001e28
 80084d0:	20001e38 	.word	0x20001e38

080084d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80084d4:	b480      	push	{r7}
 80084d6:	b085      	sub	sp, #20
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80084dc:	4b28      	ldr	r3, [pc, #160]	@ (8008580 <prvInsertBlockIntoFreeList+0xac>)
 80084de:	60fb      	str	r3, [r7, #12]
 80084e0:	e002      	b.n	80084e8 <prvInsertBlockIntoFreeList+0x14>
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	60fb      	str	r3, [r7, #12]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	687a      	ldr	r2, [r7, #4]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d8f7      	bhi.n	80084e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	68ba      	ldr	r2, [r7, #8]
 80084fc:	4413      	add	r3, r2
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	429a      	cmp	r2, r3
 8008502:	d108      	bne.n	8008516 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	685a      	ldr	r2, [r3, #4]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	441a      	add	r2, r3
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	68ba      	ldr	r2, [r7, #8]
 8008520:	441a      	add	r2, r3
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	429a      	cmp	r2, r3
 8008528:	d118      	bne.n	800855c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681a      	ldr	r2, [r3, #0]
 800852e:	4b15      	ldr	r3, [pc, #84]	@ (8008584 <prvInsertBlockIntoFreeList+0xb0>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	429a      	cmp	r2, r3
 8008534:	d00d      	beq.n	8008552 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	685a      	ldr	r2, [r3, #4]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	441a      	add	r2, r3
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	601a      	str	r2, [r3, #0]
 8008550:	e008      	b.n	8008564 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008552:	4b0c      	ldr	r3, [pc, #48]	@ (8008584 <prvInsertBlockIntoFreeList+0xb0>)
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	601a      	str	r2, [r3, #0]
 800855a:	e003      	b.n	8008564 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681a      	ldr	r2, [r3, #0]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008564:	68fa      	ldr	r2, [r7, #12]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	429a      	cmp	r2, r3
 800856a:	d002      	beq.n	8008572 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008572:	bf00      	nop
 8008574:	3714      	adds	r7, #20
 8008576:	46bd      	mov	sp, r7
 8008578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857c:	4770      	bx	lr
 800857e:	bf00      	nop
 8008580:	20001e1c 	.word	0x20001e1c
 8008584:	20001e24 	.word	0x20001e24

08008588 <memset>:
 8008588:	4402      	add	r2, r0
 800858a:	4603      	mov	r3, r0
 800858c:	4293      	cmp	r3, r2
 800858e:	d100      	bne.n	8008592 <memset+0xa>
 8008590:	4770      	bx	lr
 8008592:	f803 1b01 	strb.w	r1, [r3], #1
 8008596:	e7f9      	b.n	800858c <memset+0x4>

08008598 <_reclaim_reent>:
 8008598:	4b2d      	ldr	r3, [pc, #180]	@ (8008650 <_reclaim_reent+0xb8>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4283      	cmp	r3, r0
 800859e:	b570      	push	{r4, r5, r6, lr}
 80085a0:	4604      	mov	r4, r0
 80085a2:	d053      	beq.n	800864c <_reclaim_reent+0xb4>
 80085a4:	69c3      	ldr	r3, [r0, #28]
 80085a6:	b31b      	cbz	r3, 80085f0 <_reclaim_reent+0x58>
 80085a8:	68db      	ldr	r3, [r3, #12]
 80085aa:	b163      	cbz	r3, 80085c6 <_reclaim_reent+0x2e>
 80085ac:	2500      	movs	r5, #0
 80085ae:	69e3      	ldr	r3, [r4, #28]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	5959      	ldr	r1, [r3, r5]
 80085b4:	b9b1      	cbnz	r1, 80085e4 <_reclaim_reent+0x4c>
 80085b6:	3504      	adds	r5, #4
 80085b8:	2d80      	cmp	r5, #128	@ 0x80
 80085ba:	d1f8      	bne.n	80085ae <_reclaim_reent+0x16>
 80085bc:	69e3      	ldr	r3, [r4, #28]
 80085be:	4620      	mov	r0, r4
 80085c0:	68d9      	ldr	r1, [r3, #12]
 80085c2:	f000 f87b 	bl	80086bc <_free_r>
 80085c6:	69e3      	ldr	r3, [r4, #28]
 80085c8:	6819      	ldr	r1, [r3, #0]
 80085ca:	b111      	cbz	r1, 80085d2 <_reclaim_reent+0x3a>
 80085cc:	4620      	mov	r0, r4
 80085ce:	f000 f875 	bl	80086bc <_free_r>
 80085d2:	69e3      	ldr	r3, [r4, #28]
 80085d4:	689d      	ldr	r5, [r3, #8]
 80085d6:	b15d      	cbz	r5, 80085f0 <_reclaim_reent+0x58>
 80085d8:	4629      	mov	r1, r5
 80085da:	4620      	mov	r0, r4
 80085dc:	682d      	ldr	r5, [r5, #0]
 80085de:	f000 f86d 	bl	80086bc <_free_r>
 80085e2:	e7f8      	b.n	80085d6 <_reclaim_reent+0x3e>
 80085e4:	680e      	ldr	r6, [r1, #0]
 80085e6:	4620      	mov	r0, r4
 80085e8:	f000 f868 	bl	80086bc <_free_r>
 80085ec:	4631      	mov	r1, r6
 80085ee:	e7e1      	b.n	80085b4 <_reclaim_reent+0x1c>
 80085f0:	6961      	ldr	r1, [r4, #20]
 80085f2:	b111      	cbz	r1, 80085fa <_reclaim_reent+0x62>
 80085f4:	4620      	mov	r0, r4
 80085f6:	f000 f861 	bl	80086bc <_free_r>
 80085fa:	69e1      	ldr	r1, [r4, #28]
 80085fc:	b111      	cbz	r1, 8008604 <_reclaim_reent+0x6c>
 80085fe:	4620      	mov	r0, r4
 8008600:	f000 f85c 	bl	80086bc <_free_r>
 8008604:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008606:	b111      	cbz	r1, 800860e <_reclaim_reent+0x76>
 8008608:	4620      	mov	r0, r4
 800860a:	f000 f857 	bl	80086bc <_free_r>
 800860e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008610:	b111      	cbz	r1, 8008618 <_reclaim_reent+0x80>
 8008612:	4620      	mov	r0, r4
 8008614:	f000 f852 	bl	80086bc <_free_r>
 8008618:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800861a:	b111      	cbz	r1, 8008622 <_reclaim_reent+0x8a>
 800861c:	4620      	mov	r0, r4
 800861e:	f000 f84d 	bl	80086bc <_free_r>
 8008622:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008624:	b111      	cbz	r1, 800862c <_reclaim_reent+0x94>
 8008626:	4620      	mov	r0, r4
 8008628:	f000 f848 	bl	80086bc <_free_r>
 800862c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800862e:	b111      	cbz	r1, 8008636 <_reclaim_reent+0x9e>
 8008630:	4620      	mov	r0, r4
 8008632:	f000 f843 	bl	80086bc <_free_r>
 8008636:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008638:	b111      	cbz	r1, 8008640 <_reclaim_reent+0xa8>
 800863a:	4620      	mov	r0, r4
 800863c:	f000 f83e 	bl	80086bc <_free_r>
 8008640:	6a23      	ldr	r3, [r4, #32]
 8008642:	b11b      	cbz	r3, 800864c <_reclaim_reent+0xb4>
 8008644:	4620      	mov	r0, r4
 8008646:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800864a:	4718      	bx	r3
 800864c:	bd70      	pop	{r4, r5, r6, pc}
 800864e:	bf00      	nop
 8008650:	20000010 	.word	0x20000010

08008654 <__libc_init_array>:
 8008654:	b570      	push	{r4, r5, r6, lr}
 8008656:	4d0d      	ldr	r5, [pc, #52]	@ (800868c <__libc_init_array+0x38>)
 8008658:	4c0d      	ldr	r4, [pc, #52]	@ (8008690 <__libc_init_array+0x3c>)
 800865a:	1b64      	subs	r4, r4, r5
 800865c:	10a4      	asrs	r4, r4, #2
 800865e:	2600      	movs	r6, #0
 8008660:	42a6      	cmp	r6, r4
 8008662:	d109      	bne.n	8008678 <__libc_init_array+0x24>
 8008664:	4d0b      	ldr	r5, [pc, #44]	@ (8008694 <__libc_init_array+0x40>)
 8008666:	4c0c      	ldr	r4, [pc, #48]	@ (8008698 <__libc_init_array+0x44>)
 8008668:	f000 f87e 	bl	8008768 <_init>
 800866c:	1b64      	subs	r4, r4, r5
 800866e:	10a4      	asrs	r4, r4, #2
 8008670:	2600      	movs	r6, #0
 8008672:	42a6      	cmp	r6, r4
 8008674:	d105      	bne.n	8008682 <__libc_init_array+0x2e>
 8008676:	bd70      	pop	{r4, r5, r6, pc}
 8008678:	f855 3b04 	ldr.w	r3, [r5], #4
 800867c:	4798      	blx	r3
 800867e:	3601      	adds	r6, #1
 8008680:	e7ee      	b.n	8008660 <__libc_init_array+0xc>
 8008682:	f855 3b04 	ldr.w	r3, [r5], #4
 8008686:	4798      	blx	r3
 8008688:	3601      	adds	r6, #1
 800868a:	e7f2      	b.n	8008672 <__libc_init_array+0x1e>
 800868c:	08008818 	.word	0x08008818
 8008690:	08008818 	.word	0x08008818
 8008694:	08008818 	.word	0x08008818
 8008698:	0800881c 	.word	0x0800881c

0800869c <__retarget_lock_acquire_recursive>:
 800869c:	4770      	bx	lr

0800869e <__retarget_lock_release_recursive>:
 800869e:	4770      	bx	lr

080086a0 <memcpy>:
 80086a0:	440a      	add	r2, r1
 80086a2:	4291      	cmp	r1, r2
 80086a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80086a8:	d100      	bne.n	80086ac <memcpy+0xc>
 80086aa:	4770      	bx	lr
 80086ac:	b510      	push	{r4, lr}
 80086ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086b6:	4291      	cmp	r1, r2
 80086b8:	d1f9      	bne.n	80086ae <memcpy+0xe>
 80086ba:	bd10      	pop	{r4, pc}

080086bc <_free_r>:
 80086bc:	b538      	push	{r3, r4, r5, lr}
 80086be:	4605      	mov	r5, r0
 80086c0:	2900      	cmp	r1, #0
 80086c2:	d041      	beq.n	8008748 <_free_r+0x8c>
 80086c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086c8:	1f0c      	subs	r4, r1, #4
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	bfb8      	it	lt
 80086ce:	18e4      	addlt	r4, r4, r3
 80086d0:	f000 f83e 	bl	8008750 <__malloc_lock>
 80086d4:	4a1d      	ldr	r2, [pc, #116]	@ (800874c <_free_r+0x90>)
 80086d6:	6813      	ldr	r3, [r2, #0]
 80086d8:	b933      	cbnz	r3, 80086e8 <_free_r+0x2c>
 80086da:	6063      	str	r3, [r4, #4]
 80086dc:	6014      	str	r4, [r2, #0]
 80086de:	4628      	mov	r0, r5
 80086e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086e4:	f000 b83a 	b.w	800875c <__malloc_unlock>
 80086e8:	42a3      	cmp	r3, r4
 80086ea:	d908      	bls.n	80086fe <_free_r+0x42>
 80086ec:	6820      	ldr	r0, [r4, #0]
 80086ee:	1821      	adds	r1, r4, r0
 80086f0:	428b      	cmp	r3, r1
 80086f2:	bf01      	itttt	eq
 80086f4:	6819      	ldreq	r1, [r3, #0]
 80086f6:	685b      	ldreq	r3, [r3, #4]
 80086f8:	1809      	addeq	r1, r1, r0
 80086fa:	6021      	streq	r1, [r4, #0]
 80086fc:	e7ed      	b.n	80086da <_free_r+0x1e>
 80086fe:	461a      	mov	r2, r3
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	b10b      	cbz	r3, 8008708 <_free_r+0x4c>
 8008704:	42a3      	cmp	r3, r4
 8008706:	d9fa      	bls.n	80086fe <_free_r+0x42>
 8008708:	6811      	ldr	r1, [r2, #0]
 800870a:	1850      	adds	r0, r2, r1
 800870c:	42a0      	cmp	r0, r4
 800870e:	d10b      	bne.n	8008728 <_free_r+0x6c>
 8008710:	6820      	ldr	r0, [r4, #0]
 8008712:	4401      	add	r1, r0
 8008714:	1850      	adds	r0, r2, r1
 8008716:	4283      	cmp	r3, r0
 8008718:	6011      	str	r1, [r2, #0]
 800871a:	d1e0      	bne.n	80086de <_free_r+0x22>
 800871c:	6818      	ldr	r0, [r3, #0]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	6053      	str	r3, [r2, #4]
 8008722:	4408      	add	r0, r1
 8008724:	6010      	str	r0, [r2, #0]
 8008726:	e7da      	b.n	80086de <_free_r+0x22>
 8008728:	d902      	bls.n	8008730 <_free_r+0x74>
 800872a:	230c      	movs	r3, #12
 800872c:	602b      	str	r3, [r5, #0]
 800872e:	e7d6      	b.n	80086de <_free_r+0x22>
 8008730:	6820      	ldr	r0, [r4, #0]
 8008732:	1821      	adds	r1, r4, r0
 8008734:	428b      	cmp	r3, r1
 8008736:	bf04      	itt	eq
 8008738:	6819      	ldreq	r1, [r3, #0]
 800873a:	685b      	ldreq	r3, [r3, #4]
 800873c:	6063      	str	r3, [r4, #4]
 800873e:	bf04      	itt	eq
 8008740:	1809      	addeq	r1, r1, r0
 8008742:	6021      	streq	r1, [r4, #0]
 8008744:	6054      	str	r4, [r2, #4]
 8008746:	e7ca      	b.n	80086de <_free_r+0x22>
 8008748:	bd38      	pop	{r3, r4, r5, pc}
 800874a:	bf00      	nop
 800874c:	20001f78 	.word	0x20001f78

08008750 <__malloc_lock>:
 8008750:	4801      	ldr	r0, [pc, #4]	@ (8008758 <__malloc_lock+0x8>)
 8008752:	f7ff bfa3 	b.w	800869c <__retarget_lock_acquire_recursive>
 8008756:	bf00      	nop
 8008758:	20001f74 	.word	0x20001f74

0800875c <__malloc_unlock>:
 800875c:	4801      	ldr	r0, [pc, #4]	@ (8008764 <__malloc_unlock+0x8>)
 800875e:	f7ff bf9e 	b.w	800869e <__retarget_lock_release_recursive>
 8008762:	bf00      	nop
 8008764:	20001f74 	.word	0x20001f74

08008768 <_init>:
 8008768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800876a:	bf00      	nop
 800876c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800876e:	bc08      	pop	{r3}
 8008770:	469e      	mov	lr, r3
 8008772:	4770      	bx	lr

08008774 <_fini>:
 8008774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008776:	bf00      	nop
 8008778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800877a:	bc08      	pop	{r3}
 800877c:	469e      	mov	lr, r3
 800877e:	4770      	bx	lr
