# MIPS-based Pipelined Processor
A 5-stage pipelined, harvard architecture microprocessor implemented VHDL. The microprocessor implemented a wide range of assembly instructions, interrupts and caching.
