{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588270571459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588270571468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 23:46:11 2020 " "Processing started: Thu Apr 30 23:46:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588270571468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270571468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sequential -c sequential " "Command: quartus_map --read_settings_files=on --write_settings_files=off sequential -c sequential" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270571468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588270571871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588270571871 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequential.v(29) " "Verilog HDL information at sequential.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588270589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequential.v 3 3 " "Found 3 design units, including 3 entities, in source file sequential.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequential " "Found entity 1: sequential" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588270589502 ""} { "Info" "ISGN_ENTITY_NAME" "2 add " "Found entity 2: add" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588270589502 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult " "Found entity 3: mult" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588270589502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sequential " "Elaborating entity \"sequential\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588270589532 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns sequential.v(29) " "Verilog HDL Always Construct warning at sequential.v(29): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588270589535 "|sequential"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t sequential.v(29) " "Verilog HDL Always Construct warning at sequential.v(29): inferring latch(es) for variable \"t\", which holds its previous value in one or more paths through the always construct" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588270589535 "|sequential"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y sequential.v(29) " "Verilog HDL Always Construct warning at sequential.v(29): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588270589535 "|sequential"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u sequential.v(29) " "Verilog HDL Always Construct warning at sequential.v(29): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588270589536 "|sequential"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i sequential.v(29) " "Verilog HDL Always Construct warning at sequential.v(29): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588270589536 "|sequential"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w sequential.v(29) " "Verilog HDL Always Construct warning at sequential.v(29): inferring latch(es) for variable \"w\", which holds its previous value in one or more paths through the always construct" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588270589536 "|sequential"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e sequential.v(29) " "Verilog HDL Always Construct warning at sequential.v(29): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588270589536 "|sequential"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out sequential.v(29) " "Verilog HDL Always Construct warning at sequential.v(29): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588270589536 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] sequential.v(29) " "Inferred latch for \"out\[0\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589539 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] sequential.v(29) " "Inferred latch for \"out\[1\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589539 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] sequential.v(29) " "Inferred latch for \"out\[2\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589539 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] sequential.v(29) " "Inferred latch for \"out\[3\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589539 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] sequential.v(29) " "Inferred latch for \"out\[4\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] sequential.v(29) " "Inferred latch for \"out\[5\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] sequential.v(29) " "Inferred latch for \"out\[6\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] sequential.v(29) " "Inferred latch for \"out\[7\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] sequential.v(29) " "Inferred latch for \"out\[8\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] sequential.v(29) " "Inferred latch for \"out\[9\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] sequential.v(29) " "Inferred latch for \"out\[10\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] sequential.v(29) " "Inferred latch for \"out\[11\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] sequential.v(29) " "Inferred latch for \"out\[12\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] sequential.v(29) " "Inferred latch for \"out\[13\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] sequential.v(29) " "Inferred latch for \"out\[14\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] sequential.v(29) " "Inferred latch for \"out\[15\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589540 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] sequential.v(29) " "Inferred latch for \"out\[16\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] sequential.v(29) " "Inferred latch for \"out\[17\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] sequential.v(29) " "Inferred latch for \"out\[18\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] sequential.v(29) " "Inferred latch for \"out\[19\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] sequential.v(29) " "Inferred latch for \"out\[20\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] sequential.v(29) " "Inferred latch for \"out\[21\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] sequential.v(29) " "Inferred latch for \"out\[22\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] sequential.v(29) " "Inferred latch for \"out\[23\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] sequential.v(29) " "Inferred latch for \"out\[24\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] sequential.v(29) " "Inferred latch for \"out\[25\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] sequential.v(29) " "Inferred latch for \"out\[26\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] sequential.v(29) " "Inferred latch for \"out\[27\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] sequential.v(29) " "Inferred latch for \"out\[28\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589541 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] sequential.v(29) " "Inferred latch for \"out\[29\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] sequential.v(29) " "Inferred latch for \"out\[30\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] sequential.v(29) " "Inferred latch for \"out\[31\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[0\] sequential.v(29) " "Inferred latch for \"e\[0\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[1\] sequential.v(29) " "Inferred latch for \"e\[1\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[2\] sequential.v(29) " "Inferred latch for \"e\[2\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[3\] sequential.v(29) " "Inferred latch for \"e\[3\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[4\] sequential.v(29) " "Inferred latch for \"e\[4\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[5\] sequential.v(29) " "Inferred latch for \"e\[5\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[6\] sequential.v(29) " "Inferred latch for \"e\[6\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[7\] sequential.v(29) " "Inferred latch for \"e\[7\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[8\] sequential.v(29) " "Inferred latch for \"e\[8\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[9\] sequential.v(29) " "Inferred latch for \"e\[9\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589542 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[10\] sequential.v(29) " "Inferred latch for \"e\[10\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[11\] sequential.v(29) " "Inferred latch for \"e\[11\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[12\] sequential.v(29) " "Inferred latch for \"e\[12\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[13\] sequential.v(29) " "Inferred latch for \"e\[13\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[14\] sequential.v(29) " "Inferred latch for \"e\[14\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[15\] sequential.v(29) " "Inferred latch for \"e\[15\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[16\] sequential.v(29) " "Inferred latch for \"e\[16\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[17\] sequential.v(29) " "Inferred latch for \"e\[17\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[18\] sequential.v(29) " "Inferred latch for \"e\[18\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[19\] sequential.v(29) " "Inferred latch for \"e\[19\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[20\] sequential.v(29) " "Inferred latch for \"e\[20\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[21\] sequential.v(29) " "Inferred latch for \"e\[21\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589543 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[22\] sequential.v(29) " "Inferred latch for \"e\[22\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[23\] sequential.v(29) " "Inferred latch for \"e\[23\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[24\] sequential.v(29) " "Inferred latch for \"e\[24\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[25\] sequential.v(29) " "Inferred latch for \"e\[25\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[26\] sequential.v(29) " "Inferred latch for \"e\[26\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[27\] sequential.v(29) " "Inferred latch for \"e\[27\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[28\] sequential.v(29) " "Inferred latch for \"e\[28\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[29\] sequential.v(29) " "Inferred latch for \"e\[29\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[30\] sequential.v(29) " "Inferred latch for \"e\[30\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[31\] sequential.v(29) " "Inferred latch for \"e\[31\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\] sequential.v(29) " "Inferred latch for \"w\[0\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\] sequential.v(29) " "Inferred latch for \"w\[1\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\] sequential.v(29) " "Inferred latch for \"w\[2\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589544 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\] sequential.v(29) " "Inferred latch for \"w\[3\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\] sequential.v(29) " "Inferred latch for \"w\[4\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\] sequential.v(29) " "Inferred latch for \"w\[5\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\] sequential.v(29) " "Inferred latch for \"w\[6\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\] sequential.v(29) " "Inferred latch for \"w\[7\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\] sequential.v(29) " "Inferred latch for \"w\[8\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\] sequential.v(29) " "Inferred latch for \"w\[9\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\] sequential.v(29) " "Inferred latch for \"w\[10\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\] sequential.v(29) " "Inferred latch for \"w\[11\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\] sequential.v(29) " "Inferred latch for \"w\[12\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\] sequential.v(29) " "Inferred latch for \"w\[13\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\] sequential.v(29) " "Inferred latch for \"w\[14\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\] sequential.v(29) " "Inferred latch for \"w\[15\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\] sequential.v(29) " "Inferred latch for \"w\[16\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\] sequential.v(29) " "Inferred latch for \"w\[17\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\] sequential.v(29) " "Inferred latch for \"w\[18\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\] sequential.v(29) " "Inferred latch for \"w\[19\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\] sequential.v(29) " "Inferred latch for \"w\[20\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589545 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\] sequential.v(29) " "Inferred latch for \"w\[21\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589546 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\] sequential.v(29) " "Inferred latch for \"w\[22\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589546 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\] sequential.v(29) " "Inferred latch for \"w\[23\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589546 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\] sequential.v(29) " "Inferred latch for \"w\[24\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589546 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\] sequential.v(29) " "Inferred latch for \"w\[25\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589546 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\] sequential.v(29) " "Inferred latch for \"w\[26\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589546 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\] sequential.v(29) " "Inferred latch for \"w\[27\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589546 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\] sequential.v(29) " "Inferred latch for \"w\[28\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589546 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\] sequential.v(29) " "Inferred latch for \"w\[29\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589546 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\] sequential.v(29) " "Inferred latch for \"w\[30\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589546 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\] sequential.v(29) " "Inferred latch for \"w\[31\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589547 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] sequential.v(29) " "Inferred latch for \"y\[0\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589547 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] sequential.v(29) " "Inferred latch for \"y\[1\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589547 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] sequential.v(29) " "Inferred latch for \"y\[2\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589547 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] sequential.v(29) " "Inferred latch for \"y\[3\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589547 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] sequential.v(29) " "Inferred latch for \"y\[4\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589547 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] sequential.v(29) " "Inferred latch for \"y\[5\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589547 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] sequential.v(29) " "Inferred latch for \"y\[6\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589547 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] sequential.v(29) " "Inferred latch for \"y\[7\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589547 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] sequential.v(29) " "Inferred latch for \"y\[8\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589548 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] sequential.v(29) " "Inferred latch for \"y\[9\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589548 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] sequential.v(29) " "Inferred latch for \"y\[10\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589548 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] sequential.v(29) " "Inferred latch for \"y\[11\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589548 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] sequential.v(29) " "Inferred latch for \"y\[12\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589549 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] sequential.v(29) " "Inferred latch for \"y\[13\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589549 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] sequential.v(29) " "Inferred latch for \"y\[14\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589549 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] sequential.v(29) " "Inferred latch for \"y\[15\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589549 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] sequential.v(29) " "Inferred latch for \"y\[16\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589550 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] sequential.v(29) " "Inferred latch for \"y\[17\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589550 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] sequential.v(29) " "Inferred latch for \"y\[18\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589550 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] sequential.v(29) " "Inferred latch for \"y\[19\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589550 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] sequential.v(29) " "Inferred latch for \"y\[20\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589550 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] sequential.v(29) " "Inferred latch for \"y\[21\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589551 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] sequential.v(29) " "Inferred latch for \"y\[22\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589551 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] sequential.v(29) " "Inferred latch for \"y\[23\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589551 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] sequential.v(29) " "Inferred latch for \"y\[24\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589551 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] sequential.v(29) " "Inferred latch for \"y\[25\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589551 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] sequential.v(29) " "Inferred latch for \"y\[26\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589551 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] sequential.v(29) " "Inferred latch for \"y\[27\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589552 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] sequential.v(29) " "Inferred latch for \"y\[28\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589552 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] sequential.v(29) " "Inferred latch for \"y\[29\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589552 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] sequential.v(29) " "Inferred latch for \"y\[30\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589553 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] sequential.v(29) " "Inferred latch for \"y\[31\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589553 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\] sequential.v(29) " "Inferred latch for \"t\[0\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589553 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\] sequential.v(29) " "Inferred latch for \"t\[1\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589553 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\] sequential.v(29) " "Inferred latch for \"t\[2\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589553 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\] sequential.v(29) " "Inferred latch for \"t\[3\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\] sequential.v(29) " "Inferred latch for \"t\[4\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\] sequential.v(29) " "Inferred latch for \"t\[5\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\] sequential.v(29) " "Inferred latch for \"t\[6\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\] sequential.v(29) " "Inferred latch for \"t\[7\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[8\] sequential.v(29) " "Inferred latch for \"t\[8\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[9\] sequential.v(29) " "Inferred latch for \"t\[9\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[10\] sequential.v(29) " "Inferred latch for \"t\[10\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[11\] sequential.v(29) " "Inferred latch for \"t\[11\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[12\] sequential.v(29) " "Inferred latch for \"t\[12\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[13\] sequential.v(29) " "Inferred latch for \"t\[13\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589554 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[14\] sequential.v(29) " "Inferred latch for \"t\[14\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589555 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[15\] sequential.v(29) " "Inferred latch for \"t\[15\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589555 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[16\] sequential.v(29) " "Inferred latch for \"t\[16\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589555 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[17\] sequential.v(29) " "Inferred latch for \"t\[17\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589555 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[18\] sequential.v(29) " "Inferred latch for \"t\[18\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589555 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[19\] sequential.v(29) " "Inferred latch for \"t\[19\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589555 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[20\] sequential.v(29) " "Inferred latch for \"t\[20\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589555 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[21\] sequential.v(29) " "Inferred latch for \"t\[21\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589555 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[22\] sequential.v(29) " "Inferred latch for \"t\[22\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589555 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[23\] sequential.v(29) " "Inferred latch for \"t\[23\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[24\] sequential.v(29) " "Inferred latch for \"t\[24\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[25\] sequential.v(29) " "Inferred latch for \"t\[25\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[26\] sequential.v(29) " "Inferred latch for \"t\[26\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[27\] sequential.v(29) " "Inferred latch for \"t\[27\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[28\] sequential.v(29) " "Inferred latch for \"t\[28\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[29\] sequential.v(29) " "Inferred latch for \"t\[29\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[30\] sequential.v(29) " "Inferred latch for \"t\[30\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[31\] sequential.v(29) " "Inferred latch for \"t\[31\]\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.0010 sequential.v(29) " "Inferred latch for \"ns.0010\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.0001 sequential.v(29) " "Inferred latch for \"ns.0001\" at sequential.v(29)" {  } { { "sequential.v" "" { Text "D:/intelFPGA_lite/sequential/sequential.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270589556 "|sequential"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:u1 " "Elaborating entity \"add\" for hierarchy \"add:u1\"" {  } { { "sequential.v" "u1" { Text "D:/intelFPGA_lite/sequential/sequential.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588270589598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:u2 " "Elaborating entity \"mult\" for hierarchy \"mult:u2\"" {  } { { "sequential.v" "u2" { Text "D:/intelFPGA_lite/sequential/sequential.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588270589757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588270590860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588270591258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/sequential/output_files/sequential.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/sequential/output_files/sequential.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270591345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588270591576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588270591576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "439 " "Implemented 439 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588270591729 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588270591729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588270591729 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1588270591729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588270591729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588270591792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 23:46:31 2020 " "Processing ended: Thu Apr 30 23:46:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588270591792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588270591792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588270591792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588270591792 ""}
