<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mainboard_top.twx mainboard_top.ncd -o mainboard_top.twr
mainboard_top.pcf

</twCmdLine><twDesign>mainboard_top.ncd</twDesign><twDesignPath>mainboard_top.ncd</twDesignPath><twPCF>mainboard_top.pcf</twPCF><twPcfPath>mainboard_top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y90.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.586</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.572</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>1.551</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y91.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y91.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y92.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.593</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>1.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X1Y91.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.142</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.099</twDel><twSUTime>0.008</twSUTime><twTotPathDel>1.107</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y91.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y91.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.385</twLogDel><twRouteDel>0.722</twRouteDel><twTotDel>1.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X1Y92.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.907</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.863</twDel><twSUTime>0.009</twSUTime><twTotPathDel>0.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y91.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y91.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.343</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>0.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X1Y92.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>0.350</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.418</twDel><twSUTime>0.033</twSUTime><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y91.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y91.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.115</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X1Y91.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>0.457</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.541</twDel><twSUTime>0.049</twSUTime><twTotPathDel>0.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y91.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y91.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.049</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.127</twLogDel><twRouteDel>0.365</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y90.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>0.691</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>0.785</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.726</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y91.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y91.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y92.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>0.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X2Y91.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.060</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.060</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/reset_r</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.345</twLogDel><twRouteDel>1.715</twRouteDel><twTotDel>2.060</twTotDel><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.039</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.039</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.345</twLogDel><twRouteDel>1.694</twRouteDel><twTotDel>2.039</twTotDel><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.032</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.032</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.345</twLogDel><twRouteDel>1.687</twRouteDel><twTotDel>2.032</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X2Y91.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.002</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.908</twDel><twSUTime>0.151</twSUTime><twTotPathDel>1.059</twTotPathDel><twClkSkew dest = "1.507" src = "2.415">0.908</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X6Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y91.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>0.649</twRouteDel><twTotDel>1.059</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X2Y91.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.238</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.451</twDel><twSUTime>-0.044</twSUTime><twTotPathDel>0.495</twTotPathDel><twClkSkew dest = "1.323" src = "1.101">-0.222</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X6Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y91.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.162</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2806</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>447</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.160</twMinPer></twConstHead><twPathRptBanner iPaths="75" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X8Y81.D3), 75 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.840</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>5.125</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y20.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y20.DOADO9</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y97.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/N2</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y84.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y84.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>2.876</twRouteDel><twTotDel>5.125</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.900</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>5.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y20.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y20.DOADO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y101.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx7_exdes/reset_logic_i/reset_debounce_r&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y97.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/N2</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y84.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y84.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>2.816</twRouteDel><twTotDel>5.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.930</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>5.035</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y19.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y19.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/N2</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y84.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y84.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.251</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>5.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE (SLICE_X2Y100.SR), 17 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.050</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE</twDest><twTotPathDel>3.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE</twBEL></twPathDel><twLogDel>0.633</twLogDel><twRouteDel>3.282</twRouteDel><twTotDel>3.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.053</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE</twDest><twTotPathDel>3.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE</twBEL></twPathDel><twLogDel>0.633</twLogDel><twRouteDel>3.279</twRouteDel><twTotDel>3.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.127</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE</twDest><twTotPathDel>3.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE</twBEL></twPathDel><twLogDel>0.633</twLogDel><twRouteDel>3.205</twRouteDel><twTotDel>3.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE (SLICE_X2Y100.SR), 17 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.050</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE</twDest><twTotPathDel>3.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE</twBEL></twPathDel><twLogDel>0.633</twLogDel><twRouteDel>3.282</twRouteDel><twTotDel>3.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.053</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE</twDest><twTotPathDel>3.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE</twBEL></twPathDel><twLogDel>0.633</twLogDel><twRouteDel>3.279</twRouteDel><twTotDel>3.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.127</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE</twDest><twTotPathDel>3.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE</twBEL></twPathDel><twLogDel>0.633</twLogDel><twRouteDel>3.205</twRouteDel><twTotDel>3.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X8Y81.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>0.112</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X6Y77.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.144</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twTotPathDel>0.144</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y77.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y77.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.095</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twBEL></twPathDel><twLogDel>0.005</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>3.5</twPctLog><twPctRoute>96.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y19.ADDRARDADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.148</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.213</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y19.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>-43.9</twPctLog><twPctRoute>143.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Trper_CLKA" slack="28.161" period="30.000" constraintValue="30.000" deviceLimit="1.839" freqLimit="543.774" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X1Y19.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA" slack="28.161" period="30.000" constraintValue="30.000" deviceLimit="1.839" freqLimit="543.774" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X1Y19.CLKARDCLKU" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA" slack="28.161" period="30.000" constraintValue="30.000" deviceLimit="1.839" freqLimit="543.774" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X1Y20.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.712</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X9Y81.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>13.288</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twTotPathDel>1.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X16Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.503</twLogDel><twRouteDel>1.174</twRouteDel><twTotDel>1.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X9Y81.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>13.288</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twTotPathDel>1.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X16Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.503</twLogDel><twRouteDel>1.174</twRouteDel><twTotDel>1.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X9Y81.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathFromToDelay"><twSlack>13.288</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>1.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X16Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.503</twLogDel><twRouteDel>1.174</twRouteDel><twTotDel>1.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X14Y82.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="67"><twSlack>0.509</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X16Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y82.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.140</twLogDel><twRouteDel>0.404</twRouteDel><twTotDel>0.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X14Y83.SR), 1 path
</twPathRptBanner><twRacePath anchorID="68"><twSlack>0.603</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X16Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y83.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.140</twLogDel><twRouteDel>0.498</twRouteDel><twTotDel>0.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X14Y83.SR), 1 path
</twPathRptBanner><twRacePath anchorID="69"><twSlack>0.603</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X16Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y83.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.140</twLogDel><twRouteDel>0.498</twRouteDel><twTotDel>0.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="70" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.559</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X16Y75.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>14.441</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X16Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.524</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X16Y75.A3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="73"><twSlack>0.206</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X16Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="74" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>1489</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>199</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X13Y103.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.204</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>2.991</twDel><twSUTime>0.178</twSUTime><twTotPathDel>3.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/reset_r</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.646</twRouteDel><twTotDel>3.169</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.060</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>2.847</twDel><twSUTime>0.178</twSUTime><twTotPathDel>3.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.502</twRouteDel><twTotDel>3.025</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.996</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>2.783</twDel><twSUTime>0.178</twSUTime><twTotPathDel>2.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.438</twRouteDel><twTotDel>2.961</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X13Y103.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.204</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>2.991</twDel><twSUTime>0.178</twSUTime><twTotPathDel>3.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/reset_r</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.646</twRouteDel><twTotDel>3.169</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.060</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>2.847</twDel><twSUTime>0.178</twSUTime><twTotPathDel>3.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.502</twRouteDel><twTotDel>3.025</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.996</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>2.783</twDel><twSUTime>0.178</twSUTime><twTotPathDel>2.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.438</twRouteDel><twTotDel>2.961</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X13Y103.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.204</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>2.991</twDel><twSUTime>0.178</twSUTime><twTotPathDel>3.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/reset_r</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.646</twRouteDel><twTotDel>3.169</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.060</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>2.847</twDel><twSUTime>0.178</twSUTime><twTotPathDel>3.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.502</twRouteDel><twTotDel>3.025</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="91"><twUnconstPath anchorID="92" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.996</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>2.783</twDel><twSUTime>0.178</twSUTime><twTotPathDel>2.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.438</twRouteDel><twTotDel>2.961</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X7Y79.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twUnconstPath anchorID="94" twDataPathType="twDataPathMinDelay" ><twTotDel>0.169</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>0.244</twDel><twSUTime>0.040</twSUTime><twTotPathDel>0.204</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.204</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X7Y88.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twUnconstPath anchorID="96" twDataPathType="twDataPathMinDelay" ><twTotDel>0.202</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twDel>0.269</twDel><twSUTime>0.032</twSUTime><twTotPathDel>0.237</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X5Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.237</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X7Y88.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twUnconstPath anchorID="98" twDataPathType="twDataPathMinDelay" ><twTotDel>0.206</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twDel>0.274</twDel><twSUTime>0.033</twSUTime><twTotPathDel>0.241</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X5Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.241</twTotDel><twDestClk twEdge ="twRising">clk_156m&lt;0&gt;</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="99" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>307</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>292</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y90.A5), 10 paths
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.780</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.766</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>1.745</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y86.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>1.421</twRouteDel><twTotDel>1.745</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.676</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.662</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>1.641</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y85.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.288</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>1.641</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="104"><twUnconstPath anchorID="105" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.417</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.403</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>1.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y85.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.288</twLogDel><twRouteDel>1.094</twRouteDel><twTotDel>1.382</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y90.A4), 7 paths
</twPathRptBanner><twPathRpt anchorID="106"><twUnconstPath anchorID="107" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.750</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.736</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>1.715</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_G</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.484</twLogDel><twRouteDel>1.231</twRouteDel><twTotDel>1.715</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="108"><twUnconstPath anchorID="109" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.501</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.487</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>1.466</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y94.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_G</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>0.919</twRouteDel><twTotDel>1.466</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="110"><twUnconstPath anchorID="111" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.386</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.372</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>1.351</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X11Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y92.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.288</twLogDel><twRouteDel>1.063</twRouteDel><twTotDel>1.351</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X8Y69.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twUnconstPath anchorID="113" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.526</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>1.526</twTotPathDel><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>1.267</twRouteDel><twTotDel>1.526</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;</twConstName><twItemCnt>1508</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>127</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/counter_0 (SLICE_X0Y107.CE), 38 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.451</twSlack><twSrc BELType="FF">u0_genrst/counter_16</twSrc><twDest BELType="FF">u0_genrst/counter_0</twDest><twTotPathDel>2.529</twTotPathDel><twClkSkew dest = "0.106" src = "0.128">0.022</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_16</twSrc><twDest BELType='FF'>u0_genrst/counter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/counter&lt;19&gt;</twComp><twBEL>u0_genrst/counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>u0_genrst/counter&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut&lt;2&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u0_genrst/counter[27]_GND_4_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y107.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_0</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>1.687</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.472</twSlack><twSrc BELType="FF">u0_genrst/counter_16</twSrc><twDest BELType="FF">u0_genrst/counter_0</twDest><twTotPathDel>2.508</twTotPathDel><twClkSkew dest = "0.106" src = "0.128">0.022</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_16</twSrc><twDest BELType='FF'>u0_genrst/counter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/counter&lt;19&gt;</twComp><twBEL>u0_genrst/counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>u0_genrst/counter&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lutdi1</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u0_genrst/counter[27]_GND_4_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y107.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_0</twBEL></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.687</twRouteDel><twTotDel>2.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.514</twSlack><twSrc BELType="FF">u0_genrst/counter_6</twSrc><twDest BELType="FF">u0_genrst/counter_0</twDest><twTotPathDel>2.464</twTotPathDel><twClkSkew dest = "0.106" src = "0.130">0.024</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_6</twSrc><twDest BELType='FF'>u0_genrst/counter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u0_genrst/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u0_genrst/counter[27]_GND_4_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y107.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_0</twBEL></twPathDel><twLogDel>0.906</twLogDel><twRouteDel>1.558</twRouteDel><twTotDel>2.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/counter_1 (SLICE_X0Y107.CE), 38 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.451</twSlack><twSrc BELType="FF">u0_genrst/counter_16</twSrc><twDest BELType="FF">u0_genrst/counter_1</twDest><twTotPathDel>2.529</twTotPathDel><twClkSkew dest = "0.106" src = "0.128">0.022</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_16</twSrc><twDest BELType='FF'>u0_genrst/counter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/counter&lt;19&gt;</twComp><twBEL>u0_genrst/counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>u0_genrst/counter&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut&lt;2&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u0_genrst/counter[27]_GND_4_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y107.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_1</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>1.687</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.472</twSlack><twSrc BELType="FF">u0_genrst/counter_16</twSrc><twDest BELType="FF">u0_genrst/counter_1</twDest><twTotPathDel>2.508</twTotPathDel><twClkSkew dest = "0.106" src = "0.128">0.022</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_16</twSrc><twDest BELType='FF'>u0_genrst/counter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/counter&lt;19&gt;</twComp><twBEL>u0_genrst/counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>u0_genrst/counter&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lutdi1</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u0_genrst/counter[27]_GND_4_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y107.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_1</twBEL></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.687</twRouteDel><twTotDel>2.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.514</twSlack><twSrc BELType="FF">u0_genrst/counter_6</twSrc><twDest BELType="FF">u0_genrst/counter_1</twDest><twTotPathDel>2.464</twTotPathDel><twClkSkew dest = "0.106" src = "0.130">0.024</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_6</twSrc><twDest BELType='FF'>u0_genrst/counter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u0_genrst/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u0_genrst/counter[27]_GND_4_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y107.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_1</twBEL></twPathDel><twLogDel>0.906</twLogDel><twRouteDel>1.558</twRouteDel><twTotDel>2.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/counter_2 (SLICE_X0Y107.CE), 38 paths
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.451</twSlack><twSrc BELType="FF">u0_genrst/counter_16</twSrc><twDest BELType="FF">u0_genrst/counter_2</twDest><twTotPathDel>2.529</twTotPathDel><twClkSkew dest = "0.106" src = "0.128">0.022</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_16</twSrc><twDest BELType='FF'>u0_genrst/counter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/counter&lt;19&gt;</twComp><twBEL>u0_genrst/counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>u0_genrst/counter&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut&lt;2&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u0_genrst/counter[27]_GND_4_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y107.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_2</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>1.687</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.472</twSlack><twSrc BELType="FF">u0_genrst/counter_16</twSrc><twDest BELType="FF">u0_genrst/counter_2</twDest><twTotPathDel>2.508</twTotPathDel><twClkSkew dest = "0.106" src = "0.128">0.022</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_16</twSrc><twDest BELType='FF'>u0_genrst/counter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/counter&lt;19&gt;</twComp><twBEL>u0_genrst/counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>u0_genrst/counter&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lutdi1</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u0_genrst/counter[27]_GND_4_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y107.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_2</twBEL></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.687</twRouteDel><twTotDel>2.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.514</twSlack><twSrc BELType="FF">u0_genrst/counter_6</twSrc><twDest BELType="FF">u0_genrst/counter_2</twDest><twTotPathDel>2.464</twTotPathDel><twClkSkew dest = "0.106" src = "0.130">0.024</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_6</twSrc><twDest BELType='FF'>u0_genrst/counter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u0_genrst/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u0_genrst/counter[27]_GND_4_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y107.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_2</twBEL></twPathDel><twLogDel>0.906</twLogDel><twRouteDel>1.558</twRouteDel><twTotDel>2.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/rst_o (SLICE_X0Y114.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">u0_genrst/counter_26</twSrc><twDest BELType="FF">u0_genrst/rst_o</twDest><twTotPathDel>0.179</twTotPathDel><twClkSkew dest = "0.074" src = "0.061">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_genrst/counter_26</twSrc><twDest BELType='FF'>u0_genrst/rst_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_genrst/counter&lt;27&gt;</twComp><twBEL>u0_genrst/counter_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.111</twDelInfo><twComp>u0_genrst/counter&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL><twBEL>u0_genrst/rst_o</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.111</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/rst_o (SLICE_X0Y114.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">u0_genrst/counter_24</twSrc><twDest BELType="FF">u0_genrst/rst_o</twDest><twTotPathDel>0.205</twTotPathDel><twClkSkew dest = "0.074" src = "0.061">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_genrst/counter_24</twSrc><twDest BELType='FF'>u0_genrst/rst_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_genrst/counter&lt;27&gt;</twComp><twBEL>u0_genrst/counter_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>u0_genrst/counter&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL><twBEL>u0_genrst/rst_o</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/rst_o (SLICE_X0Y114.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">u0_genrst/counter_25</twSrc><twDest BELType="FF">u0_genrst/rst_o</twDest><twTotPathDel>0.242</twTotPathDel><twClkSkew dest = "0.074" src = "0.061">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_genrst/counter_25</twSrc><twDest BELType='FF'>u0_genrst/rst_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_genrst/counter&lt;27&gt;</twComp><twBEL>u0_genrst/counter_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>u0_genrst/counter&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy&lt;4&gt;_inv1</twBEL><twBEL>u0_genrst/rst_o</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="139"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="140" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.236" period="3.307" constraintValue="3.307" deviceLimit="1.071" freqLimit="933.707" physResource="u0_pll_27m/plle2_adv_inst/CLKOUT1" logResource="u0_pll_27m/plle2_adv_inst/CLKOUT1" locationPin="PLLE2_ADV_X0Y0.CLKOUT1" clockNet="u0_pll_27m/clkout1"/><twPinLimit anchorID="141" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.865" period="7.936" constraintValue="7.936" deviceLimit="1.071" freqLimit="933.707" physResource="u0_pll_27m/plle2_adv_inst/CLKOUT0" logResource="u0_pll_27m/plle2_adv_inst/CLKOUT0" locationPin="PLLE2_ADV_X0Y0.CLKOUT0" clockNet="u0_pll_27m/clkout0"/><twPinLimit anchorID="142" type="MAXPERIOD" name="Tpllper_CLKIN" slack="15.596" period="37.037" constraintValue="37.037" deviceLimit="52.633" freqLimit="18.999" physResource="u0_pll_27m/plle2_adv_inst/CLKIN1" logResource="u0_pll_27m/plle2_adv_inst/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk27m_bufg"/></twPinLimitRpt></twConst><twConst anchorID="143" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_GTXQ0_LEFT_I = PERIOD TIMEGRP &quot;GT_REFCLK&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="144"><twPinLimitBanner>Component Switching Limit Checks: TS_GTXQ0_LEFT_I = PERIOD TIMEGRP &quot;GT_REFCLK&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="145" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="6.462" period="8.000" constraintValue="8.000" deviceLimit="1.538" freqLimit="650.195" physResource="u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0" logResource="u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y2.GTREFCLK0" clockNet="gt0_gtrefclk0_common"/><twPinLimit anchorID="146" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="6.462" period="8.000" constraintValue="8.000" deviceLimit="1.538" freqLimit="650.195" physResource="u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0" logResource="u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y0.GTREFCLK0" clockNet="gt0_gtrefclk0_common"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tgtxper_GTNORTHREFCLK" slack="6.462" period="8.000" constraintValue="8.000" deviceLimit="1.538" freqLimit="650.195" physResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0" logResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y6.GTNORTHREFCLK1" clockNet="gt0_gtrefclk0_common"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_TX_OUT_CLK_GTX1 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX1&quot; 312.5 MHz HIGH 50%;</twConstName><twItemCnt>14061</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5218</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.199</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y18.WEAL0), 26 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.065</twTotPathDel><twClkSkew dest = "1.120" src = "1.219">0.099</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rx_src_rdy_n&lt;0&gt;</twComp><twBEL>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>rx_src_rdy_n&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;17&gt;</twComp><twBEL>u0_aurora_8b10b_gtx1_exdes/frame_chk_axi_to_ll_pdu_i/LL_OP_SOF_N1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>rx_sof_n&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6</twComp><twBEL>_LC_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>_LC_2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>2.273</twRouteDel><twTotDel>3.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.057</twTotPathDel><twClkSkew dest = "1.120" src = "1.220">0.100</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y110.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt&lt;6&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N337</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6</twComp><twBEL>_LC_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>_LC_2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>2.205</twRouteDel><twTotDel>3.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.025</twTotPathDel><twClkSkew dest = "1.120" src = "1.219">0.099</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X15Y112.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot&lt;2&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6</twComp><twBEL>_LC_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>_LC_2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>2.248</twRouteDel><twTotDel>3.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y18.WEAL1), 26 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.065</twTotPathDel><twClkSkew dest = "1.120" src = "1.219">0.099</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rx_src_rdy_n&lt;0&gt;</twComp><twBEL>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>rx_src_rdy_n&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;17&gt;</twComp><twBEL>u0_aurora_8b10b_gtx1_exdes/frame_chk_axi_to_ll_pdu_i/LL_OP_SOF_N1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>rx_sof_n&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6</twComp><twBEL>_LC_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>_LC_2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>2.273</twRouteDel><twTotDel>3.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.057</twTotPathDel><twClkSkew dest = "1.120" src = "1.220">0.100</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y110.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt&lt;6&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N337</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6</twComp><twBEL>_LC_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>_LC_2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>2.205</twRouteDel><twTotDel>3.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.025</twTotPathDel><twClkSkew dest = "1.120" src = "1.219">0.099</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X15Y112.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot&lt;2&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6</twComp><twBEL>_LC_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>_LC_2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>2.248</twRouteDel><twTotDel>3.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y18.WEAL2), 26 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.065</twTotPathDel><twClkSkew dest = "1.120" src = "1.219">0.099</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rx_src_rdy_n&lt;0&gt;</twComp><twBEL>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>rx_src_rdy_n&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;17&gt;</twComp><twBEL>u0_aurora_8b10b_gtx1_exdes/frame_chk_axi_to_ll_pdu_i/LL_OP_SOF_N1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>rx_sof_n&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6</twComp><twBEL>_LC_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>_LC_2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>2.273</twRouteDel><twTotDel>3.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.057</twTotPathDel><twClkSkew dest = "1.120" src = "1.220">0.100</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y110.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt&lt;6&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N337</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6</twComp><twBEL>_LC_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>_LC_2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>2.205</twRouteDel><twTotDel>3.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.025</twTotPathDel><twClkSkew dest = "1.120" src = "1.219">0.099</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X15Y112.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot&lt;2&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6</twComp><twBEL>_LC_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>_LC_2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>2.248</twRouteDel><twTotDel>3.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_TX_OUT_CLK_GTX1 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX1&quot; 312.5 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y19.DIBDI3), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.075</twTotPathDel><twClkSkew dest = "0.632" src = "0.557">-0.075</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y98.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.253</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;21&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.DIBDI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y19.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.274</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>-365.3</twPctLog><twPctRoute>465.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X16Y98.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.219</twTotPathDel><twClkSkew dest = "0.753" src = "0.535">-0.218</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;20&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y98.BI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y98.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.099</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;21&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y19.DIBDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.077</twTotPathDel><twClkSkew dest = "0.632" src = "0.557">-0.075</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y98.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;21&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.350</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y19.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.273</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;0&gt;</twDestClk><twPctLog>-354.5</twPctLog><twPctRoute>454.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="173"><twPinLimitBanner>Component Switching Limit Checks: TS_TX_OUT_CLK_GTX1 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX1&quot; 312.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="174" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" logResource="u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="clk_156m&lt;0&gt;"/><twPinLimit anchorID="175" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" logResource="u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="clk_156m&lt;0&gt;"/><twPinLimit anchorID="176" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" logResource="u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK" clockNet="clk_156m&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="177" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_TX_OUT_CLK_GTX2 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX2&quot; 312.5 MHz HIGH 50%;</twConstName><twItemCnt>9238</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3625</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.186</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y17.DIBDI2), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.246</twTotPathDel><twClkSkew dest = "1.289" src = "1.194">-0.095</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y130.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y17.DIBDI2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X2Y17.CLKBWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>2.418</twRouteDel><twTotDel>3.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y17.DIBDI0), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_1</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.229</twTotPathDel><twClkSkew dest = "1.289" src = "1.194">-0.095</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_1</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y130.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y17.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X2Y17.CLKBWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.827</twLogDel><twRouteDel>2.402</twRouteDel><twTotDel>3.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1 (SLICE_X37Y120.SR), 5 paths
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx2_exdes/reset_logic_i/gt_txresetdone_r3</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1</twDest><twTotPathDel>2.808</twTotPathDel><twClkSkew dest = "0.950" src = "1.247">0.297</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/gt_txresetdone_r3</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y172.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_20_o_count_for_reset_r[19]_AND_110_o_norst32</twComp><twBEL>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/gt_txresetdone_r3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/gt_txresetdone_r3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/rst&lt;1&gt;</twComp><twBEL>u0_pkt_tm/rst&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>u0_pkt_tm/rst&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_7</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1</twBEL></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>2.268</twRouteDel><twTotDel>2.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1</twDest><twTotPathDel>2.786</twTotPathDel><twClkSkew dest = "0.950" src = "1.248">0.298</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X38Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2</twComp><twBEL>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y154.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/rst&lt;1&gt;</twComp><twBEL>u0_pkt_tm/rst&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>u0_pkt_tm/rst&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_7</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>2.272</twRouteDel><twTotDel>2.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx2_exdes/reset_logic_i/reset_debounce_r4</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1</twDest><twTotPathDel>2.538</twTotPathDel><twClkSkew dest = "0.950" src = "1.258">0.308</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/reset_debounce_r4</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y158.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/reset_debounce_r4</twComp><twBEL>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/reset_debounce_r4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y154.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u0_aurora_8b10b_gtx2_exdes/reset_logic_i/reset_debounce_r4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/rst&lt;1&gt;</twComp><twBEL>u0_pkt_tm/rst&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>u0_pkt_tm/rst&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_7</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>2.060</twRouteDel><twTotDel>2.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_TX_OUT_CLK_GTX2 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX2&quot; 312.5 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y54.DIBDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_2</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.085</twTotPathDel><twClkSkew dest = "0.614" src = "0.530">-0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_2</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_2</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y54.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.434</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y54.WRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.349</twLogDel><twRouteDel>0.434</twRouteDel><twTotDel>0.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twDestClk><twPctLog>-410.6</twPctLog><twPctRoute>510.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y52.DIADI8), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/start_addr_6</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.091</twTotPathDel><twClkSkew dest = "0.621" src = "0.542">-0.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/start_addr_6</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/start_addr&lt;6&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/start_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y52.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/start_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y52.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twDestClk><twPctLog>-352.7</twPctLog><twPctRoute>452.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y52.DIBDI2), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.092</twTotPathDel><twClkSkew dest = "0.608" src = "0.530">-0.078</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y130.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y52.DIBDI2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y52.WRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.300</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>0.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;1&gt;</twDestClk><twPctLog>-326.1</twPctLog><twPctRoute>426.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="194"><twPinLimitBanner>Component Switching Limit Checks: TS_TX_OUT_CLK_GTX2 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX2&quot; 312.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="195" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" logResource="u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK" clockNet="clk_156m&lt;1&gt;"/><twPinLimit anchorID="196" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" logResource="u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK2" clockNet="clk_156m&lt;1&gt;"/><twPinLimit anchorID="197" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" logResource="u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.TXUSRCLK" clockNet="clk_156m&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="198" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_TX_OUT_CLK_GTX3 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX3&quot; 312.5 MHz HIGH 50%;</twConstName><twItemCnt>9238</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3625</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.193</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y34.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_3</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.061</twTotPathDel><twClkSkew dest = "1.118" src = "1.215">0.097</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_3</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;2&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr&lt;6&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y34.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y34.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.802</twLogDel><twRouteDel>2.259</twRouteDel><twTotDel>3.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;2&gt;</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y18.DIBDI9), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/pkt_len_8</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.237</twTotPathDel><twClkSkew dest = "1.291" src = "1.205">-0.086</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/pkt_len_8</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;2&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y123.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/pkt_len&lt;9&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/pkt_len_8</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y18.DIBDI9</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.373</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/pkt_len&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X2Y18.WRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.373</twRouteDel><twTotDel>3.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;2&gt;</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y24.WEBWE0), 2 paths
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/fifo_wren_4</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.058</twTotPathDel><twClkSkew dest = "1.118" src = "1.201">0.083</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/fifo_wren_4</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;2&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y113.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/fifo_wren_7</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/fifo_wren_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/fifo_wren_4</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y24.WEBWE0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y24.WRCLK</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>2.326</twRouteDel><twTotDel>3.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;2&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.137</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>1.966</twTotPathDel><twClkSkew dest = "0.572" src = "0.634">0.062</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;2&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y24.WEBWE0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y24.WRCLK</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.670</twLogDel><twRouteDel>1.296</twRouteDel><twTotDel>1.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;2&gt;</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_TX_OUT_CLK_GTX3 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX3&quot; 312.5 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y39.ADDRBWRADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.253</twTotPathDel><twClkSkew dest = "0.775" src = "0.525">-0.250</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;2&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;4&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y39.ADDRBWRADDR6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y39.CLKBWRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>0.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;2&gt;</twDestClk><twPctLog>-32.8</twPctLog><twPctRoute>132.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (SLICE_X51Y99.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4</twDest><twTotPathDel>0.228</twTotPathDel><twClkSkew dest = "0.746" src = "0.525">-0.221</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;2&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;4&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4</twBEL></twPathDel><twLogDel>0.075</twLogDel><twRouteDel>0.153</twRouteDel><twTotDel>0.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;2&gt;</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y50.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_10</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.075</twTotPathDel><twClkSkew dest = "0.614" src = "0.549">-0.065</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_10</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;2&gt;</twSrcClk><twPathDel><twSite>SLICE_X17Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr&lt;10&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y50.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.424</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y50.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.349</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;2&gt;</twDestClk><twPctLog>-465.3</twPctLog><twPctRoute>565.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="213"><twPinLimitBanner>Component Switching Limit Checks: TS_TX_OUT_CLK_GTX3 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX3&quot; 312.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="214" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" logResource="u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK" clockNet="clk_156m&lt;2&gt;"/><twPinLimit anchorID="215" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" logResource="u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK2" clockNet="clk_156m&lt;2&gt;"/><twPinLimit anchorID="216" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" logResource="u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK" clockNet="clk_156m&lt;2&gt;"/></twPinLimitRpt></twConst><twConst anchorID="217" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TX_OUT_CLK_GTX4 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX4&quot; 312.5 MHz HIGH 50%;</twConstName><twItemCnt>9238</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3625</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.183</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y18.DIADI9), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_7</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.217</twTotPathDel><twClkSkew dest = "1.185" src = "1.116">-0.069</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_7</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;3&gt;</twSrcClk><twPathDel><twSite>SLICE_X13Y96.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr&lt;6&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y18.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y18.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>2.389</twRouteDel><twTotDel>3.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;3&gt;</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y12.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_0</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.192</twTotPathDel><twClkSkew dest = "1.175" src = "1.116">-0.059</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_0</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;3&gt;</twSrcClk><twPathDel><twSite>SLICE_X13Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr&lt;0&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y12.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X2Y12.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>2.426</twRouteDel><twTotDel>3.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;3&gt;</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y12.DIBDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_5</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.199</twTotPathDel><twClkSkew dest = "1.293" src = "1.223">-0.070</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_5</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;3&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_5</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y12.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X1Y12.WRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>2.433</twRouteDel><twTotDel>3.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;3&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_TX_OUT_CLK_GTX4 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX4&quot; 312.5 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (SLICE_X2Y42.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twDest><twTotPathDel>0.283</twTotPathDel><twClkSkew dest = "0.786" src = "0.522">-0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;3&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y50.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;4&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3]_XOR_3_o_xo&lt;0&gt;1</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.215</twRouteDel><twTotDel>0.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;3&gt;</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (SLICE_X2Y42.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.786" src = "0.522">-0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;3&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y50.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;4&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.067</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4]_XOR_2_o_xo&lt;0&gt;1</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;3&gt;</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y25.DIBDI3), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.056</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_4</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.299</twTotPathDel><twClkSkew dest = "0.778" src = "0.535">-0.243</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_4</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;3&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_4</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y25.DIBDI3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.495</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y25.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>0.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;3&gt;</twDestClk><twPctLog>-65.6</twPctLog><twPctRoute>165.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="230"><twPinLimitBanner>Component Switching Limit Checks: TS_TX_OUT_CLK_GTX4 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX4&quot; 312.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="231" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" logResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK" clockNet="clk_156m&lt;3&gt;"/><twPinLimit anchorID="232" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" logResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK2" clockNet="clk_156m&lt;3&gt;"/><twPinLimit anchorID="233" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" logResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK" clockNet="clk_156m&lt;3&gt;"/></twPinLimitRpt></twConst><twConst anchorID="234" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TX_OUT_CLK_GTX5 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX5&quot; 312.5 MHz HIGH 50%;</twConstName><twItemCnt>9362</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3692</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.198</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/mem_6 (SLICE_X51Y176.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/reset_lanes_flop_i</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/mem_6</twDest><twTotPathDel>3.114</twTotPathDel><twClkSkew dest = "1.185" src = "1.234">0.049</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/reset_lanes_flop_i</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/mem_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;4&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/reset_lanes_flop_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.679</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/aurora_module_i/reset_lanes_i</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/mem_6</twComp><twBEL>u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/mem_6</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>2.679</twRouteDel><twTotDel>3.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y12.DIADI10), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.029</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_8</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.205</twTotPathDel><twClkSkew dest = "1.176" src = "1.107">-0.069</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_8</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;4&gt;</twSrcClk><twPathDel><twSite>SLICE_X15Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr&lt;6&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_8</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y12.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.439</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y12.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>2.439</twRouteDel><twTotDel>3.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X30Y37.SR), 5 paths
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>3.171</twTotPathDel><twClkSkew dest = "1.156" src = "1.114">-0.042</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;4&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3</twComp><twBEL>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_txresetdone_r3</twComp><twBEL>u0_pkt_tm/rst&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>u0_pkt_tm/rst&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>3.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>3.141</twTotPathDel><twClkSkew dest = "1.156" src = "1.114">-0.042</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;4&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2</twComp><twBEL>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_txresetdone_r3</twComp><twBEL>u0_pkt_tm/rst&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>u0_pkt_tm/rst&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>2.661</twRouteDel><twTotDel>3.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.224</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx5_exdes/CHANNEL_UP</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>2.997</twTotPathDel><twClkSkew dest = "1.156" src = "1.100">-0.056</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx5_exdes/CHANNEL_UP</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;4&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y78.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;0&gt;13</twComp><twBEL>u0_aurora_8b10b_gtx5_exdes/CHANNEL_UP</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/CHANNEL_UP</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_txresetdone_r3</twComp><twBEL>u0_pkt_tm/rst&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>u0_pkt_tm/rst&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>0.507</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>2.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_TX_OUT_CLK_GTX5 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX5&quot; 312.5 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y23.DIADI2), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_2</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.080</twTotPathDel><twClkSkew dest = "0.631" src = "0.551">-0.080</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_2</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr&lt;0&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_2</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y23.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.401</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y23.CLKBWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.401</twRouteDel><twTotDel>0.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twDestClk><twPctLog>-401.3</twPctLog><twPctRoute>501.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y18.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx5_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.780" src = "0.520">-0.260</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx5_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>rx_data&lt;4&gt;&lt;15&gt;</twComp><twBEL>u0_aurora_8b10b_gtx5_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.466</twDelInfo><twComp>rx_data&lt;4&gt;&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y18.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.466</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twDestClk><twPctLog>-72.6</twPctLog><twPctRoute>172.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y23.DIADI9), 1 path
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_7</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.093</twTotPathDel><twClkSkew dest = "0.631" src = "0.551">-0.080</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_7</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twSrcClk><twPathDel><twSite>SLICE_X15Y66.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr&lt;6&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y23.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.393</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y23.CLKBWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.300</twLogDel><twRouteDel>0.393</twRouteDel><twTotDel>0.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;4&gt;</twDestClk><twPctLog>-322.6</twPctLog><twPctRoute>422.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="251"><twPinLimitBanner>Component Switching Limit Checks: TS_TX_OUT_CLK_GTX5 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX5&quot; 312.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="252" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" logResource="u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y2.RXUSRCLK" clockNet="clk_156m&lt;4&gt;"/><twPinLimit anchorID="253" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" logResource="u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y2.RXUSRCLK2" clockNet="clk_156m&lt;4&gt;"/><twPinLimit anchorID="254" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" logResource="u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y2.TXUSRCLK" clockNet="clk_156m&lt;4&gt;"/></twPinLimitRpt></twConst><twConst anchorID="255" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TX_OUT_CLK_GTX6 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX6&quot; 312.5 MHz HIGH 50%;</twConstName><twItemCnt>9519</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3705</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.146</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i (SLICE_X47Y104.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i</twDest><twTotPathDel>2.950</twTotPathDel><twClkSkew dest = "1.069" src = "1.230">0.161</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y61.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;9&gt;2</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>rst_156m&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i</twBEL></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>2.286</twRouteDel><twTotDel>2.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i</twDest><twTotPathDel>2.568</twTotPathDel><twClkSkew dest = "1.069" src = "1.215">0.146</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>rst_156m&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>1.962</twRouteDel><twTotDel>2.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.505</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i</twDest><twTotPathDel>2.510</twTotPathDel><twClkSkew dest = "1.069" src = "1.219">0.150</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>rst_156m&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>1.904</twRouteDel><twTotDel>2.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2 (SLICE_X46Y104.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2</twDest><twTotPathDel>2.927</twTotPathDel><twClkSkew dest = "1.069" src = "1.230">0.161</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y61.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;9&gt;2</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>rst_156m&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r&lt;3&gt;</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2</twBEL></twPathDel><twLogDel>0.641</twLogDel><twRouteDel>2.286</twRouteDel><twTotDel>2.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.474</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2</twDest><twTotPathDel>2.545</twTotPathDel><twClkSkew dest = "1.069" src = "1.215">0.146</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>rst_156m&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r&lt;3&gt;</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>1.962</twRouteDel><twTotDel>2.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.528</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2</twDest><twTotPathDel>2.487</twTotPathDel><twClkSkew dest = "1.069" src = "1.219">0.150</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>rst_156m&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r&lt;3&gt;</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>1.904</twRouteDel><twTotDel>2.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0 (SLICE_X46Y104.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0</twDest><twTotPathDel>2.927</twTotPathDel><twClkSkew dest = "1.069" src = "1.230">0.161</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y61.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;9&gt;2</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>rst_156m&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r&lt;3&gt;</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0</twBEL></twPathDel><twLogDel>0.641</twLogDel><twRouteDel>2.286</twRouteDel><twTotDel>2.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.474</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0</twDest><twTotPathDel>2.545</twTotPathDel><twClkSkew dest = "1.069" src = "1.215">0.146</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>rst_156m&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r&lt;3&gt;</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>1.962</twRouteDel><twTotDel>2.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.528</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0</twDest><twTotPathDel>2.487</twTotPathDel><twClkSkew dest = "1.069" src = "1.219">0.150</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>rst_156m&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r&lt;3&gt;</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>1.904</twRouteDel><twTotDel>2.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_TX_OUT_CLK_GTX6 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX6&quot; 312.5 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y17.DIBDI8), 1 path
</twPathRptBanner><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/pkt_len_7</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.295</twTotPathDel><twClkSkew dest = "0.782" src = "0.487">-0.295</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/pkt_len_7</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X15Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/pkt_len&lt;9&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/pkt_len_7</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y17.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.491</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/pkt_len&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y17.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.491</twRouteDel><twTotDel>0.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>-66.4</twPctLog><twPctRoute>166.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y17.DIADI9), 1 path
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/start_addr_7</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.300</twTotPathDel><twClkSkew dest = "0.782" src = "0.489">-0.293</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/start_addr_7</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y58.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/start_addr&lt;6&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/start_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y17.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.453</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/start_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y17.CLKBWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.153</twLogDel><twRouteDel>0.453</twRouteDel><twTotDel>0.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>-51.0</twPctLog><twPctRoute>151.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y17.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx6_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.241</twTotPathDel><twClkSkew dest = "0.708" src = "0.476">-0.232</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y91.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>rx_data&lt;5&gt;&lt;3&gt;</twComp><twBEL>u0_aurora_8b10b_gtx6_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y17.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>rx_data&lt;5&gt;&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y17.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.167</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>0.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;5&gt;</twDestClk><twPctLog>-69.3</twPctLog><twPctRoute>169.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="280"><twPinLimitBanner>Component Switching Limit Checks: TS_TX_OUT_CLK_GTX6 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX6&quot; 312.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="281" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" logResource="u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK" clockNet="clk_156m&lt;5&gt;"/><twPinLimit anchorID="282" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" logResource="u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK2" clockNet="clk_156m&lt;5&gt;"/><twPinLimit anchorID="283" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" logResource="u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK" clockNet="clk_156m&lt;5&gt;"/></twPinLimitRpt></twConst><twConst anchorID="284" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TX_OUT_CLK_GTX7 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX7&quot; 312.5 MHz HIGH 50%;</twConstName><twItemCnt>9238</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3625</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.185</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y23.WEAL3), 27 paths
</twPathRptBanner><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.019</twTotPathDel><twClkSkew dest = "1.105" src = "1.236">0.131</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y95.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;4&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N289</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y23.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y23.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>2.167</twRouteDel><twTotDel>3.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.992</twTotPathDel><twClkSkew dest = "1.105" src = "1.236">0.131</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;8&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N289</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y23.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y23.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.756</twLogDel><twRouteDel>2.236</twRouteDel><twTotDel>2.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.964</twTotPathDel><twClkSkew dest = "1.105" src = "1.236">0.131</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;4&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N289</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y23.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y23.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>2.172</twRouteDel><twTotDel>2.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y23.WEAU3), 27 paths
</twPathRptBanner><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.019</twTotPathDel><twClkSkew dest = "1.105" src = "1.236">0.131</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y95.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;4&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N289</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y23.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y23.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>2.167</twRouteDel><twTotDel>3.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.992</twTotPathDel><twClkSkew dest = "1.105" src = "1.236">0.131</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;8&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N289</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y23.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y23.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.756</twLogDel><twRouteDel>2.236</twRouteDel><twTotDel>2.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.964</twTotPathDel><twClkSkew dest = "1.105" src = "1.236">0.131</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;4&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N289</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N289</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y23.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y23.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>2.172</twRouteDel><twTotDel>2.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y14.DIBDI10), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/pkt_len_9</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.205</twTotPathDel><twClkSkew dest = "1.180" src = "1.110">-0.070</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/pkt_len_9</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X11Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/pkt_len&lt;9&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/pkt_len_9</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y14.DIBDI10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.439</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/pkt_len&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X2Y14.WRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>2.439</twRouteDel><twTotDel>3.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_TX_OUT_CLK_GTX7 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX7&quot; 312.5 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r (SLICE_X9Y99.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r</twDest><twTotPathDel>0.222</twTotPathDel><twClkSkew dest = "0.754" src = "0.536">-0.218</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>rx_src_rdy_n&lt;6&gt;</twComp><twBEL>u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>rx_src_rdy_n&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r</twComp><twBEL>u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r_rstpot</twBEL><twBEL>u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y23.DIADI11), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_4</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.105</twTotPathDel><twClkSkew dest = "0.351" src = "0.291">-0.060</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_4</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>rx_data&lt;6&gt;&lt;7&gt;</twComp><twBEL>u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y23.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.301</twDelInfo><twComp>rx_data&lt;6&gt;&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y23.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twDestClk><twPctLog>-186.7</twPctLog><twPctRoute>286.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y23.DIADI9), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.052</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_6</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.112</twTotPathDel><twClkSkew dest = "0.351" src = "0.291">-0.060</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_6</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>rx_data&lt;6&gt;&lt;7&gt;</twComp><twBEL>u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y23.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>rx_data&lt;6&gt;&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y23.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;6&gt;</twDestClk><twPctLog>-175.0</twPctLog><twPctRoute>275.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="305"><twPinLimitBanner>Component Switching Limit Checks: TS_TX_OUT_CLK_GTX7 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX7&quot; 312.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="306" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" logResource="u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK" clockNet="clk_156m&lt;6&gt;"/><twPinLimit anchorID="307" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" logResource="u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK2" clockNet="clk_156m&lt;6&gt;"/><twPinLimit anchorID="308" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" logResource="u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK" clockNet="clk_156m&lt;6&gt;"/></twPinLimitRpt></twConst><twConst anchorID="309" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TX_OUT_CLK_GTX8 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX8&quot; 312.5 MHz HIGH 50%;</twConstName><twItemCnt>9238</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3625</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.168</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y17.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_1</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.201</twTotPathDel><twClkSkew dest = "1.290" src = "1.222">-0.068</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_1</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr&lt;0&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y17.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.399</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y17.CLKBWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.802</twLogDel><twRouteDel>2.399</twRouteDel><twTotDel>3.201</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y15.DIADI13), 1 path
</twPathRptBanner><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/pkt_len_0</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.190</twTotPathDel><twClkSkew dest = "1.191" src = "1.116">-0.075</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/pkt_len_0</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/pkt_len&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/pkt_len_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y15.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.424</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/pkt_len&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X1Y15.CLKBWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>2.424</twRouteDel><twTotDel>3.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y10.DIADI4), 1 path
</twPathRptBanner><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_4</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.172</twTotPathDel><twClkSkew dest = "1.288" src = "1.223">-0.065</twClkSkew><twDelConst>3.200</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_4</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_156m&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr&lt;6&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_4</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y10.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.370</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X1Y10.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.802</twLogDel><twRouteDel>2.370</twRouteDel><twTotDel>3.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_TX_OUT_CLK_GTX8 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX8&quot; 312.5 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y22.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx8_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.076</twTotPathDel><twClkSkew dest = "0.157" src = "0.095">-0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx8_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>rx_data&lt;7&gt;&lt;15&gt;</twComp><twBEL>u0_aurora_8b10b_gtx8_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y22.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>rx_data&lt;7&gt;&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y22.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.349</twLogDel><twRouteDel>0.425</twRouteDel><twTotDel>0.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twDestClk><twPctLog>-459.2</twPctLog><twPctRoute>559.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X55Y49.C5), 5 paths
</twPathRptBanner><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>0.296</twTotPathDel><twClkSkew dest = "0.777" src = "0.512">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o16</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>0.351</twTotPathDel><twClkSkew dest = "0.777" src = "0.512">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y49.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o16</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>0.345</twTotPathDel><twClkSkew dest = "0.352" src = "0.321">-0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y49.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o16</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>0.122</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y31.DIADI11), 1 path
</twPathRptBanner><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_9</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.267</twTotPathDel><twClkSkew dest = "0.765" src = "0.534">-0.231</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_9</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y106.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr&lt;10&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_9</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y31.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.436</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y31.CLKBWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.169</twLogDel><twRouteDel>0.436</twRouteDel><twTotDel>0.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.200">clk_156m&lt;7&gt;</twDestClk><twPctLog>-63.3</twPctLog><twPctRoute>163.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="326"><twPinLimitBanner>Component Switching Limit Checks: TS_TX_OUT_CLK_GTX8 = PERIOD TIMEGRP &quot;TX_OUT_CLK_GTX8&quot; 312.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="327" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" logResource="u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK" clockNet="clk_156m&lt;7&gt;"/><twPinLimit anchorID="328" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" logResource="u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK2" clockNet="clk_156m&lt;7&gt;"/><twPinLimit anchorID="329" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.170" period="3.200" constraintValue="3.200" deviceLimit="3.030" freqLimit="330.033" physResource="u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" logResource="u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK" clockNet="clk_156m&lt;7&gt;"/></twPinLimitRpt></twConst><twConst anchorID="330" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout0&quot; TS_clk_27m /         4.66666667 HIGH 50%;</twConstName><twItemCnt>23938</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1599</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.411</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point debounce_gt_rst_r_0 (SLICE_X20Y132.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="331"><twConstPath anchorID="332" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.508</twSlack><twSrc BELType="FF">u0_genrst/rst_o</twSrc><twDest BELType="FF">debounce_gt_rst_r_0</twDest><twTotPathDel>1.811</twTotPathDel><twClkSkew dest = "1.216" src = "1.274">0.058</twClkSkew><twDelConst>2.645</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.196" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/rst_o</twSrc><twDest BELType='FF'>debounce_gt_rst_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/rst_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u0_genrst/rst_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_spi_if/u_spi_cmd/cmd_state_FSM_FFd2</twComp><twBEL>rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y132.AX</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y132.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>debounce_gt_rst_r&lt;3&gt;</twComp><twBEL>debounce_gt_rst_r_0</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>1.543</twRouteDel><twTotDel>1.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">u0_aurora_8b10b_gtx1_exdes/init_clk_i</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point led_count_12 (SLICE_X0Y124.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="333"><twConstPath anchorID="334" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.779</twSlack><twSrc BELType="FF">u0_genrst/rst_o</twSrc><twDest BELType="FF">led_count_12</twDest><twTotPathDel>1.590</twTotPathDel><twClkSkew dest = "1.266" src = "1.274">0.008</twClkSkew><twDelConst>2.645</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.196" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/rst_o</twSrc><twDest BELType='FF'>led_count_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/rst_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u0_genrst/rst_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_spi_if/u_spi_cmd/cmd_state_FSM_FFd2</twComp><twBEL>rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y124.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>led_count&lt;15&gt;</twComp><twBEL>led_count_12</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.112</twRouteDel><twTotDel>1.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">u0_aurora_8b10b_gtx1_exdes/init_clk_i</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point led_count_13 (SLICE_X0Y124.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="335"><twConstPath anchorID="336" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.779</twSlack><twSrc BELType="FF">u0_genrst/rst_o</twSrc><twDest BELType="FF">led_count_13</twDest><twTotPathDel>1.590</twTotPathDel><twClkSkew dest = "1.266" src = "1.274">0.008</twClkSkew><twDelConst>2.645</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.196" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/rst_o</twSrc><twDest BELType='FF'>led_count_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/rst_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u0_genrst/rst_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_spi_if/u_spi_cmd/cmd_state_FSM_FFd2</twComp><twBEL>rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y124.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>led_count&lt;15&gt;</twComp><twBEL>led_count_13</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.112</twRouteDel><twTotDel>1.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">u0_aurora_8b10b_gtx1_exdes/init_clk_i</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout0&quot; TS_clk_27m /
        4.66666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2 (SLICE_X38Y160.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="337"><twConstPath anchorID="338" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2</twDest><twTotPathDel>0.278</twTotPathDel><twClkSkew dest = "0.656" src = "0.463">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.936">u0_aurora_8b10b_gtx1_exdes/init_clk_i</twSrcClk><twPathDel><twSite>SLICE_X29Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twComp><twBEL>u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y160.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y160.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.086</twDelInfo><twComp>u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2</twComp><twBEL>u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2</twBEL></twPathDel><twLogDel>0.014</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.936">u0_aurora_8b10b_gtx1_exdes/init_clk_i</twDestClk><twPctLog>5.0</twPctLog><twPctRoute>95.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_slave/tx_tip (SLICE_X1Y119.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_slave/tx_cnt_2</twSrc><twDest BELType="FF">u0_spi_if/u_spi_slave/tx_tip</twDest><twTotPathDel>0.132</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_slave/tx_cnt_2</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_slave/tx_tip</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.936">u0_aurora_8b10b_gtx1_exdes/init_clk_i</twSrcClk><twPathDel><twSite>SLICE_X0Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_spi_if/u_spi_slave/tx_cnt&lt;2&gt;</twComp><twBEL>u0_spi_if/u_spi_slave/tx_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y119.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.064</twDelInfo><twComp>u0_spi_if/u_spi_slave/tx_cnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y119.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>u0_spi_if/u_spi_slave/tx_tip</twComp><twBEL>u0_spi_if/u_spi_slave/tx_tip_rstpot</twBEL><twBEL>u0_spi_if/u_spi_slave/tx_tip</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.064</twRouteDel><twTotDel>0.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.936">u0_aurora_8b10b_gtx1_exdes/init_clk_i</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout (SLICE_X37Y189.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.139</twSlack><twSrc BELType="FF">u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2</twSrc><twDest BELType="FF">u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.656" src = "0.465">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2</twSrc><twDest BELType='FF'>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.936">u0_aurora_8b10b_gtx1_exdes/init_clk_i</twSrcClk><twPathDel><twSite>SLICE_X33Y190.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/dout</twComp><twBEL>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y189.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y189.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout</twComp><twBEL>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/Mmux_rd_ptr[2]_mem[7]_Mux_4_o_2_f7</twBEL><twBEL>u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout</twBEL></twPathDel><twLogDel>0.109</twLogDel><twRouteDel>0.221</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.936">u0_aurora_8b10b_gtx1_exdes/init_clk_i</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="343"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout0&quot; TS_clk_27m /
        4.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="344" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="6.527" period="7.936" constraintValue="7.936" deviceLimit="1.409" freqLimit="709.723" physResource="u0_pll_27m/clkout1_buf/I0" logResource="u0_pll_27m/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="u0_pll_27m/clkout0"/><twPinLimit anchorID="345" type="MINLOWPULSE" name="Tmpw" slack="6.652" period="7.936" constraintValue="3.968" deviceLimit="0.642" physResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2/CLK" logResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2/CLK" locationPin="SLICE_X16Y135.CLK" clockNet="u0_aurora_8b10b_gtx1_exdes/init_clk_i"/><twPinLimit anchorID="346" type="MINHIGHPULSE" name="Tmpw" slack="6.652" period="7.936" constraintValue="3.968" deviceLimit="0.642" physResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2/CLK" logResource="u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2/CLK" locationPin="SLICE_X16Y135.CLK" clockNet="u0_aurora_8b10b_gtx1_exdes/init_clk_i"/></twPinLimitRpt></twConst><twConst anchorID="347" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout1&quot; TS_clk_27m / 11.2         HIGH 50%;</twConstName><twItemCnt>42464</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16073</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.306</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4 (SLICE_X23Y77.A6), 6 paths
</twPathRptBanner><twPathRpt anchorID="348"><twConstPath anchorID="349" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4</twDest><twTotPathDel>3.088</twTotPathDel><twClkSkew dest = "1.086" src = "1.239">0.153</twClkSkew><twDelConst>3.306</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.109" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y56.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>RAMB18_X2Y56.DO4</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>u0_pkt_tm/fifo_dout_out7_in&lt;0&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>rx_data&lt;4&gt;&lt;15&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;4&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;4&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;4&gt;6</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>2.414</twRouteDel><twTotDel>3.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.306">clk_200m</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="RAM">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4</twDest><twTotPathDel>3.064</twTotPathDel><twClkSkew dest = "1.086" src = "1.225">0.139</twClkSkew><twDelConst>3.306</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.109" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y51.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>RAMB18_X2Y51.DOADO4</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>u0_pkt_tm/fifo_dout_out7_in&lt;2&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>rx_data&lt;4&gt;&lt;15&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;4&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;4&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;4&gt;6</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>3.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.306">clk_200m</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="RAM">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4</twDest><twTotPathDel>3.001</twTotPathDel><twClkSkew dest = "1.086" src = "1.236">0.150</twClkSkew><twDelConst>3.306</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.109" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y55.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>RAMB18_X2Y55.DOADO4</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>u0_pkt_tm/fifo_dout_out7_in&lt;1&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>rx_data&lt;4&gt;&lt;15&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;4&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;4&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;4&gt;6</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>2.327</twRouteDel><twTotDel>3.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.306">clk_200m</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5 (SLICE_X23Y77.C6), 6 paths
</twPathRptBanner><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="RAM">u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5</twDest><twTotPathDel>3.091</twTotPathDel><twClkSkew dest = "1.086" src = "1.236">0.150</twClkSkew><twDelConst>3.306</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.109" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y55.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>RAMB18_X2Y55.DOADO5</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>u0_pkt_tm/fifo_dout_out7_in&lt;1&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>rx_data&lt;4&gt;&lt;3&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;6</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.306">clk_200m</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.252</twSlack><twSrc BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5</twDest><twTotPathDel>2.836</twTotPathDel><twClkSkew dest = "1.086" src = "1.239">0.153</twClkSkew><twDelConst>3.306</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.109" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y56.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>RAMB18_X2Y56.DO5</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>u0_pkt_tm/fifo_dout_out7_in&lt;0&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>rx_data&lt;4&gt;&lt;3&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;6</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>2.162</twRouteDel><twTotDel>2.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.306">clk_200m</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.316</twSlack><twSrc BELType="RAM">u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5</twDest><twTotPathDel>2.786</twTotPathDel><twClkSkew dest = "1.086" src = "1.225">0.139</twClkSkew><twDelConst>3.306</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.109" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y51.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>RAMB18_X2Y51.DOADO5</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>u0_pkt_tm/fifo_dout_out7_in&lt;2&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>rx_data&lt;4&gt;&lt;3&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;6</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>2.112</twRouteDel><twTotDel>2.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.306">clk_200m</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5 (SLICE_X37Y104.A5), 14 paths
</twPathRptBanner><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_3</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5</twDest><twTotPathDel>3.087</twTotPathDel><twClkSkew dest = "1.067" src = "1.216">0.149</twClkSkew><twDelConst>3.306</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.109" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_3</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>SLICE_X37Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly&lt;3&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;2</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;2</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;6</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>2.769</twRouteDel><twTotDel>3.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.306">clk_200m</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="RAM">u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5</twDest><twTotPathDel>2.807</twTotPathDel><twClkSkew dest = "1.067" src = "1.415">0.348</twClkSkew><twDelConst>3.306</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.109" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y13.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>RAMB18_X2Y13.DOADO5</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>u0_pkt_tm/fifo_dout_out0_in&lt;6&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;2</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;6</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>2.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.306">clk_200m</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.207</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_5</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5</twDest><twTotPathDel>2.892</twTotPathDel><twClkSkew dest = "1.067" src = "1.209">0.142</twClkSkew><twDelConst>3.306</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.109" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_5</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>SLICE_X37Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly&lt;7&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_GND_50_o_select_44_OUT&lt;1&gt;112</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_GND_50_o_select_44_OUT&lt;1&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y65.B6</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_GND_50_o_select_44_OUT&lt;1&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;2</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;2</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout&lt;5&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT&lt;5&gt;6</twBEL><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>2.531</twRouteDel><twTotDel>2.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.306">clk_200m</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout1&quot; TS_clk_27m / 11.2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_1dly_0 (SLICE_X38Y49.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_0</twSrc><twDest BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_1dly_0</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.743" src = "0.477">-0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_0</twSrc><twDest BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_1dly_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>SLICE_X39Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden&lt;2&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_1dly&lt;3&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_1dly_0</twBEL></twPathDel><twLogDel>0.063</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y16.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="368"><twConstPath anchorID="369" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/dram_din_buf_1dly_3</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.244</twTotPathDel><twClkSkew dest = "0.774" src = "0.533">-0.241</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/dram_din_buf_1dly_3</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>SLICE_X11Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/dram_din_buf_1dly&lt;3&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/dram_din_buf_1dly_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.440</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/dram_din_buf_1dly&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y16.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>0.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twDestClk><twPctLog>-80.3</twPctLog><twPctRoute>180.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y19.ADDRARDADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="370"><twConstPath anchorID="371" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType="RAM">u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.298</twTotPathDel><twClkSkew dest = "0.784" src = "0.490">-0.294</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType='RAM'>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twSrcClk><twPathDel><twSite>SLICE_X12Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y19.ADDRARDADDR6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y19.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_200m</twDestClk><twPctLog>-21.8</twPctLog><twPctRoute>121.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="372"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout1&quot; TS_clk_27m / 11.2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="373" type="MINPERIOD" name="Trper_CLKA" slack="1.467" period="3.306" constraintValue="3.306" deviceLimit="1.839" freqLimit="543.774" physResource="u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X1Y58.RDCLK" clockNet="clk_200m"/><twPinLimit anchorID="374" type="MINPERIOD" name="Trper_CLKB" slack="1.467" period="3.306" constraintValue="3.306" deviceLimit="1.839" freqLimit="543.774" physResource="u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X0Y24.CLKBWRCLKL" clockNet="clk_200m"/><twPinLimit anchorID="375" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="1.467" period="3.306" constraintValue="3.306" deviceLimit="1.839" freqLimit="543.774" physResource="u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X0Y24.CLKBWRCLKU" clockNet="clk_200m"/></twPinLimitRpt></twConst><twConstRollupTable uID="10" anchorID="376"><twConstRollup name="TS_clk_27m" fullName="TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;" type="origin" depth="0" requirement="37.037" prefType="period" actual="10.000" actualRollup="37.027" errors="0" errorRollup="0" items="1508" itemsRollup="66402"/><twConstRollup name="TS_u0_pll_27m_clkout0" fullName="TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout0&quot; TS_clk_27m /         4.66666667 HIGH 50%;" type="child" depth="1" requirement="7.936" prefType="period" actual="6.411" actualRollup="N/A" errors="0" errorRollup="0" items="23938" itemsRollup="0"/><twConstRollup name="TS_u0_pll_27m_clkout1" fullName="TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout1&quot; TS_clk_27m / 11.2         HIGH 50%;" type="child" depth="1" requirement="3.307" prefType="period" actual="3.306" actualRollup="N/A" errors="0" errorRollup="0" items="42464" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="377">0</twUnmetConstCnt><twDataSheet anchorID="378" twNameLen="15"><twClk2SUList anchorID="379" twDestWidth="7"><twDest>clk_27m</twDest><twClk2SU><twSrc>clk_27m</twSrc><twRiseRise>5.542</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="380"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>151678</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>56162</twConnCnt></twConstCov><twStats anchorID="381"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq><twMaxFromToDel>1.712</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Feb 02 17:27:58 2016 </twTimestamp></twFoot><twClientInfo anchorID="382"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 834 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
