dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
inst_rom.v,verilog,xil_defaultlib,../../../../single_cycle_cpu1.gen/sources_1/ip/inst_rom_1/sim/inst_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
