INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab1_Task2/Lab1_Task2.srcs/sim_1/new/tb_half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
