<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>clk_wiz: Main Page</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">clk_wiz
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li class="current"><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('index.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">clk_wiz Documentation</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p>This is main header file of the Xilinx Clock Wizard driver<b>Clock wizard Overview</b> The Clock monitor feature is a part of Clocking Wizard IP. It allows a user to monitor the clock in a given system for clock loss, out of range.In Zynq or Zynq Ultrascale, the clock monitored can be either a PS or a PL clock. In FPGAs, the clock monitored can be an arbitrary clock.</p>
<p><b>Clock wizard Features</b></p>
<ul>
<li>Clock Stop – The clock is flat lined.</li>
<li>Clock Glitch – Variation in the duty cycle of the clock.</li>
<li>Overrun - The number of transitions in the clock are more than expected</li>
<li>Underrun - The number of transitions in the clock are less than expected.</li>
<li>Overrun and Underrun are termed as “out of range” errors.</li>
</ul>
<p><b>Clock Monitor Configurations</b></p>
<ul>
<li>The GUI in IPI allows for the following configurations</li>
<li>Enable 4 User clocks</li>
<li>Enable User clock PLL.</li>
<li>Select reference clock frequency</li>
<li>Select 4 user clock frequencies</li>
</ul>
<p><b>Pre-Requisite's</b></p>
<p><b>Subsystem Driver Usage</b></p>
<p><b>Memory Requirement</b></p>
<p><b>Interrupt Service</b></p>
<p><b>Virtual Memory </b></p>
<p>This driver supports Virtual Memory. The RTOS is responsible for calculating the correct device base address in Virtual Memory space.</p>
<p><b>Threads </b></p>
<p>This driver is not thread safe. Any needs for threads or thread mutual exclusion must be satisfied by the layer above this driver.</p>
<p><b>Asserts</b></p>
<p>Asserts are used within all Xilinx drivers to enforce constraints on argument values. Asserts can be turned off on a system-wide basis by defining, at compile time, the NDEBUG identifier. By default, asserts are turned on and it is recommended that application developers leave asserts on during development.</p>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver Who Date     Changes
</p>
<hr/>
<p>
1.0 ram 02/12/16 Initial version for Clock Wizard
1.1 ms  01/23/17 Modified xil_printf statement in main function for all
                 examples to ensure that "Successfully ran" and "Failed"
                   strings are available in all examples. This is a fix
                 for CR-965028.
1.2 ms  03/02/17 Fixed compilation errors in <a class="el" href="xclk__wiz__intr_8c.html">xclk_wiz_intr.c</a>, xclk_wiz_g.c
                 and warnings in <a class="el" href="xclk__wiz_8c.html">xclk_wiz.c</a> files. Fix for CR-970507.
    ms  03/17/17 Added readme.txt file in examples folder for doxygen
                 generation.
1.3 sd  4/09/20 Added versal support.
1.4 sd  5/22/20 Added zynqmp set rate.
</pre> </div></div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
