`timescale 1 ns / 100 ps;

module mfm_emulator_test();

	reg clk50;
	
	wire led;
	wire index_l;
	wire data_h;
	
	MFM_index mfm_index(.clk50 (clk50), .index_l (index_l), .led (led));

	MFM_data mfm_data(.clk50 (clk50), .index_l (index_l), .data_h (data_h));

	initial begin
		clk50 <= 1;
	end

	// Simulate a clock
	always begin
		#10;
		clk50 = !clk50;
	end

	initial begin
		#100000;
		$stop;
	end

endmodule