INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
