{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1662642759701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1662642759701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 21:12:39 2022 " "Processing started: Thu Sep 08 21:12:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1662642759701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1662642759701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_flash_read -c spi_flash_read " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_flash_read -c spi_flash_read" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1662642759702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1662642761108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/spi_flash/spi_flash_read/rtl/spi_flash_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/spi_flash/spi_flash_read/rtl/spi_flash_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_read " "Found entity 1: spi_flash_read" {  } { { "../rtl/spi_flash_read.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/spi_flash_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642761176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642761176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/spi_flash/spi_flash_read/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/spi_flash/spi_flash_read/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642761180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642761180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/spi_flash/spi_flash_read/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/spi_flash/spi_flash_read/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642761184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642761184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/spi_flash/spi_flash_read/sim/tb_spi_flash_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/spi_flash/spi_flash_read/sim/tb_spi_flash_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_spi_flash_read " "Found entity 1: tb_spi_flash_read" {  } { { "../sim/tb_spi_flash_read.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/sim/tb_spi_flash_read.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642761188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642761188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_read_ctrl " "Found entity 1: flash_read_ctrl" {  } { { "../rtl/flash_read_ctrl.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642761191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642761191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/scfifo_256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/scfifo_256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_256x8 " "Found entity 1: scfifo_256x8" {  } { { "ipcore_dir/scfifo_256x8.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir/scfifo_256x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642761195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642761195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_flash_read " "Elaborating entity \"spi_flash_read\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1662642761244 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "tx_data spi_flash_read.v(55) " "Verilog HDL Port Connection error at spi_flash_read.v(55): output or inout port \"tx_data\" must be connected to a structural net expression" {  } { { "../rtl/spi_flash_read.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/spi_flash_read.v" 55 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1662642761246 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1662642761246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1662642761328 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 08 21:12:41 2022 " "Processing ended: Thu Sep 08 21:12:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1662642761328 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1662642761328 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1662642761328 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1662642761328 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1662642761924 ""}
