

`define START_BEGIN 0
`define START_READ_CMD 1
`define WRITE_REG_IP 2


//`define BASE_ADDR_SET 3

`define READ_DATA  3

`define ALU_BEGIN 4

`define WRITE_DATA 5


`define FINISH_BEGIN 6




`define MEM_BEGIN 0
`define MEM_RD_SRC1_BEGIN 1
`define MEM_RD_SRC0_BEGIN 2

`define MEM_WAIT_FOR_READ_REGS 3

`define MEM_WR_DST 0
`define MEM_WR_DST_WAIT 1
`define MEM_WR_SRC_REGS 2
`define MEM_WR_SRC_REGS_WAIT 3



