yosys -p "synth_ice40 -top top  -json top.json" top.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+79 (git sha1 b52f6cb19, gcc 12.2.0-14 -fPIC -Os)


-- Parsing `top.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: top.v
Parsing Verilog input from `top.v' to AST representation.
Storing AST representation for module `$abstract\implicit_bram'.
Storing AST representation for module `$abstract\explicit_bram'.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top  -json top.json' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

2.3.1. Analyzing design hierarchy..
Top module:  \top

2.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\explicit_bram'.
Generating RTLIL representation for module `\explicit_bram'.

2.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\implicit_bram'.
Generating RTLIL representation for module `\implicit_bram'.

2.3.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \explicit_bram
Used module:     \implicit_bram

2.3.5. Analyzing design hierarchy..
Top module:  \top
Used module:     \explicit_bram
Used module:     \implicit_bram
Removing unused module `$abstract\top'.
Removing unused module `$abstract\explicit_bram'.
Removing unused module `$abstract\implicit_bram'.
Removed 3 unused modules.

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$242 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$235 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$231 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$224 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$221 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$218 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$215 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$212 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$204 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$197 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$193 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$186 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$183 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$180 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$177 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$174 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$implicit_bram.v:17$658 in module implicit_bram.
Marked 7 switch rules as full_case in process $proc$top.v:61$385 in module top.
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 309 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$245'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$241'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$234'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$230'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$220'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$217'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$214'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$211'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$209'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$207'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$203'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$196'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$192'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$185'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$182'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$179'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$176'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$173'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$171'.
  Set init value: \Q = 1'0
Found init rule in `\implicit_bram.$proc$implicit_bram.v:0$922'.
  Set init value: \valid_out = 1'0
Found init rule in `\explicit_bram.$proc$explicit_bram.v:0$400'.
  Set init value: \raddr = 11'00000000000
  Set init value: \waddr = 11'00000000000
  Set init value: \wdata = 16'0000000000000000
  Set init value: \re = 1'0
  Set init value: \we = 1'0
Found init rule in `\top.$proc$top.v:0$396'.
  Set init value: \init = 33'000000000000000000000000000000000
  Set init value: \ib_rd_en = 1'0
  Set init value: \ib_wr_en = 1'0
  Set init value: \ib_rd_addr = 8'00000000
  Set init value: \ib_wr_addr = 8'00000000
  Set init value: \ib_data_in = 16'0000000000000000
  Set init value: \eb_rd_en = 1'0
  Set init value: \eb_wr_en = 1'0
  Set init value: \eb_rd_addr = 8'00000000
  Set init value: \eb_wr_addr = 8'00000000
  Set init value: \eb_data_in = 16'0000000000000000
  Set init value: \state = 33'000000000000000000000000000000000
  Set init value: \led = 3'000

2.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$242'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$231'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$221'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$215'.
Found async reset \S in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$204'.
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$193'.
Found async reset \S in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$183'.
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$177'.

2.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~30 debug messages>

2.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$245'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$242'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$241'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$235'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$234'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$231'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$230'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$223'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$221'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$220'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$217'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$215'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$214'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$211'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$209'.
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$208'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$207'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$204'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$203'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$197'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$196'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$193'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$192'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$185'.
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$183'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$182'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$180'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$179'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$177'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$176'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$174'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$173'.
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$172'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$171'.
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$170'.
Creating decoders for process `\implicit_bram.$proc$implicit_bram.v:0$922'.
Creating decoders for process `\implicit_bram.$proc$implicit_bram.v:17$658'.
     1/5: $1$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$664
     2/5: $1$memwr$\memory$implicit_bram.v:23$657_DATA[15:0]$663
     3/5: $1$memwr$\memory$implicit_bram.v:23$657_ADDR[7:0]$662
     4/5: $0\valid_out[0:0]
     5/5: $0\data_out[15:0]
Creating decoders for process `\explicit_bram.$proc$explicit_bram.v:0$400'.
Creating decoders for process `\explicit_bram.$proc$explicit_bram.v:30$397'.
     1/7: $0\we[0:0]
     2/7: $0\re[0:0]
     3/7: $0\wdata[15:0]
     4/7: $0\waddr[10:0]
     5/7: $0\raddr[10:0]
     6/7: $0\valid_out[0:0]
     7/7: $0\data_out[15:0]
Creating decoders for process `\top.$proc$top.v:0$396'.
Creating decoders for process `\top.$proc$top.v:61$385'.
     1/8: $0\ib_data_in[15:0]
     2/8: $0\ib_wr_addr[7:0]
     3/8: $0\ib_rd_addr[7:0]
     4/8: $0\ib_wr_en[0:0]
     5/8: $0\ib_rd_en[0:0]
     6/8: $0\led[2:0]
     7/8: $0\state[32:0]
     8/8: $0\init[32:0]

2.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\implicit_bram.\i' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$401_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$402_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$403_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$404_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$405_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$406_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$407_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$408_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$409_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$410_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$411_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$412_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$413_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$414_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$415_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$416_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$417_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$418_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$419_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$420_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$421_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$422_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$423_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$424_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$425_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$426_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$427_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$428_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$429_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$430_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$431_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$432_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$433_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$434_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$435_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$436_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$437_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$438_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$439_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$440_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$441_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$442_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$443_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$444_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$445_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$446_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$447_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$448_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$449_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$450_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$451_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$452_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$453_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$454_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$455_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$456_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$457_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$458_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$459_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$460_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$461_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$462_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$463_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$464_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$465_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$466_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$467_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$468_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$469_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$470_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$471_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$472_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$473_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$474_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$475_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$476_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$477_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$478_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$479_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$480_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$481_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$482_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$483_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$484_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$485_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$486_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$487_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$488_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$489_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$490_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$491_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$492_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$493_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$494_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$495_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$496_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$497_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$498_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$499_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$500_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$501_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$502_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$503_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$504_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$505_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$506_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$507_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$508_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$509_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$510_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$511_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$512_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$513_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$514_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$515_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$516_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$517_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$518_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$519_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$520_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$521_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$522_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$523_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$524_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$525_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$526_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$527_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$528_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$529_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$530_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$531_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$532_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$533_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$534_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$535_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$536_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$537_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$538_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$539_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$540_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$541_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$542_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$543_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$544_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$545_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$546_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$547_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$548_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$549_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$550_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$551_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$552_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$553_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$554_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$555_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$556_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$557_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$558_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$559_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$560_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$561_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$562_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$563_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$564_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$565_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$566_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$567_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$568_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$569_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$570_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$571_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$572_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$573_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$574_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$575_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$576_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$577_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$578_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$579_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$580_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$581_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$582_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$583_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$584_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$585_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$586_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$587_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$588_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$589_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$590_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$591_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$592_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$593_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$594_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$595_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$596_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$597_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$598_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$599_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$600_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$601_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$602_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$603_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$604_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$605_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$606_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$607_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$608_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$609_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$610_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$611_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$612_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$613_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$614_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$615_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$616_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$617_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$618_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$619_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$620_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$621_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$622_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$623_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$624_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$625_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$626_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$627_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$628_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$629_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$630_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$631_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$632_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$633_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$634_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$635_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$636_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$637_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$638_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$639_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$640_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$641_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$642_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$643_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$644_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$645_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$646_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$647_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$648_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$649_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$650_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$651_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$652_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$653_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$654_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$655_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:11$656_EN' from process `\implicit_bram.$proc$implicit_bram.v:0$922'.
No latch inferred for signal `\explicit_bram.\mask' from process `\explicit_bram.$proc$explicit_bram.v:0$400'.
No latch inferred for signal `\explicit_bram.\rclke' from process `\explicit_bram.$proc$explicit_bram.v:0$400'.
No latch inferred for signal `\explicit_bram.\wclke' from process `\explicit_bram.$proc$explicit_bram.v:0$400'.

2.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$242'.
  created $adff cell `$procdff$1342' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$235'.
  created $dff cell `$procdff$1343' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$231'.
  created $adff cell `$procdff$1344' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$224'.
  created $dff cell `$procdff$1345' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$221'.
  created $adff cell `$procdff$1346' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$218'.
  created $dff cell `$procdff$1347' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$215'.
  created $adff cell `$procdff$1348' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$212'.
  created $dff cell `$procdff$1349' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$210'.
  created $dff cell `$procdff$1350' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$208'.
  created $dff cell `$procdff$1351' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$204'.
  created $adff cell `$procdff$1352' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$197'.
  created $dff cell `$procdff$1353' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$193'.
  created $adff cell `$procdff$1354' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$186'.
  created $dff cell `$procdff$1355' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$183'.
  created $adff cell `$procdff$1356' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$180'.
  created $dff cell `$procdff$1357' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$177'.
  created $adff cell `$procdff$1358' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$174'.
  created $dff cell `$procdff$1359' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$172'.
  created $dff cell `$procdff$1360' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$170'.
  created $dff cell `$procdff$1361' with positive edge clock.
Creating register for signal `\implicit_bram.\data_out' using process `\implicit_bram.$proc$implicit_bram.v:17$658'.
  created $dff cell `$procdff$1362' with positive edge clock.
Creating register for signal `\implicit_bram.\valid_out' using process `\implicit_bram.$proc$implicit_bram.v:17$658'.
  created $dff cell `$procdff$1363' with positive edge clock.
Creating register for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:23$657_ADDR' using process `\implicit_bram.$proc$implicit_bram.v:17$658'.
  created $dff cell `$procdff$1364' with positive edge clock.
Creating register for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:23$657_DATA' using process `\implicit_bram.$proc$implicit_bram.v:17$658'.
  created $dff cell `$procdff$1365' with positive edge clock.
Creating register for signal `\implicit_bram.$memwr$\memory$implicit_bram.v:23$657_EN' using process `\implicit_bram.$proc$implicit_bram.v:17$658'.
  created $dff cell `$procdff$1366' with positive edge clock.
Creating register for signal `\explicit_bram.\data_out' using process `\explicit_bram.$proc$explicit_bram.v:30$397'.
  created $dff cell `$procdff$1367' with positive edge clock.
Creating register for signal `\explicit_bram.\valid_out' using process `\explicit_bram.$proc$explicit_bram.v:30$397'.
  created $dff cell `$procdff$1368' with positive edge clock.
Creating register for signal `\explicit_bram.\raddr' using process `\explicit_bram.$proc$explicit_bram.v:30$397'.
  created $dff cell `$procdff$1369' with positive edge clock.
Creating register for signal `\explicit_bram.\waddr' using process `\explicit_bram.$proc$explicit_bram.v:30$397'.
  created $dff cell `$procdff$1370' with positive edge clock.
Creating register for signal `\explicit_bram.\wdata' using process `\explicit_bram.$proc$explicit_bram.v:30$397'.
  created $dff cell `$procdff$1371' with positive edge clock.
Creating register for signal `\explicit_bram.\re' using process `\explicit_bram.$proc$explicit_bram.v:30$397'.
  created $dff cell `$procdff$1372' with positive edge clock.
Creating register for signal `\explicit_bram.\we' using process `\explicit_bram.$proc$explicit_bram.v:30$397'.
  created $dff cell `$procdff$1373' with positive edge clock.
Creating register for signal `\top.\init' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1374' with positive edge clock.
Creating register for signal `\top.\ib_rd_en' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1375' with positive edge clock.
Creating register for signal `\top.\ib_wr_en' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1376' with positive edge clock.
Creating register for signal `\top.\ib_rd_addr' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1377' with positive edge clock.
Creating register for signal `\top.\ib_wr_addr' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1378' with positive edge clock.
Creating register for signal `\top.\ib_data_in' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1379' with positive edge clock.
Creating register for signal `\top.\eb_rd_en' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1380' with positive edge clock.
Creating register for signal `\top.\eb_wr_en' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1381' with positive edge clock.
Creating register for signal `\top.\eb_rd_addr' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1382' with positive edge clock.
Creating register for signal `\top.\eb_wr_addr' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1383' with positive edge clock.
Creating register for signal `\top.\eb_data_in' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1384' with positive edge clock.
Creating register for signal `\top.\state' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1385' with positive edge clock.
Creating register for signal `\top.\led' using process `\top.$proc$top.v:61$385'.
  created $dff cell `$procdff$1386' with positive edge clock.

2.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$245'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$242'.
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$242'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$241'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$235'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$235'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$234'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$231'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$231'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$230'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$224'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$224'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$223'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$221'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$220'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$218'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$218'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$217'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$215'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$214'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$212'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$212'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$211'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$210'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$210'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$209'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$208'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$207'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$204'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$204'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$203'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$197'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$197'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$196'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$193'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$193'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$192'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$186'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$186'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$185'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$183'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$182'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$180'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$180'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$179'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$177'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$176'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$174'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$174'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$173'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$172'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$172'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$171'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$170'.
Removing empty process `implicit_bram.$proc$implicit_bram.v:0$922'.
Found and cleaned up 2 empty switches in `\implicit_bram.$proc$implicit_bram.v:17$658'.
Removing empty process `implicit_bram.$proc$implicit_bram.v:17$658'.
Removing empty process `explicit_bram.$proc$explicit_bram.v:0$400'.
Found and cleaned up 2 empty switches in `\explicit_bram.$proc$explicit_bram.v:30$397'.
Removing empty process `explicit_bram.$proc$explicit_bram.v:30$397'.
Removing empty process `top.$proc$top.v:0$396'.
Found and cleaned up 8 empty switches in `\top.$proc$top.v:61$385'.
Removing empty process `top.$proc$top.v:61$385'.
Cleaned up 30 empty switches.

2.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module implicit_bram.
Optimizing module explicit_bram.
<suppressed ~2 debug messages>
Optimizing module top.

2.5. Executing FLATTEN pass (flatten design).
Deleting now unused module implicit_bram.
Deleting now unused module explicit_bram.
<suppressed ~2 debug messages>

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 25 unused cells and 644 unused wires.
<suppressed ~48 debug messages>

2.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\implicit_bram_inst.$procmux$1224:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661
      New ports: A=1'0, B=1'1, Y=$flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0]
      New connections: $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [15:1] = { $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] $flatten\implicit_bram_inst.$0$memwr$\memory$implicit_bram.v:23$657_EN[15:0]$661 [0] }
  Optimizing cells in module \top.
Performed a total of 1 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.6. Executing OPT_DFF pass (perform DFF optimizations).

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.9. Rerunning OPT passes. (Maybe there is more to do..)

2.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

2.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.13. Executing OPT_DFF pass (perform DFF optimizations).

2.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.16. Finished OPT passes. (There is nothing left to do.)

2.12. Executing FSM pass (extract and optimize FSM).

2.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.ib_data_in as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.ib_rd_addr as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.ib_wr_addr as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

2.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1386 ($dff) from module top (D = $procmux$1305_Y, Q = \led).
Adding EN signal on $procdff$1385 ($dff) from module top (D = $0\state[32:0], Q = \state).
Adding SRST signal on $procdff$1379 ($dff) from module top (D = $procmux$1251_Y, Q = \ib_data_in, rval = 16'0000000000000010).
Adding SRST signal on $procdff$1378 ($dff) from module top (D = $procmux$1257_Y, Q = \ib_wr_addr, rval = 8'00001110).
Adding SRST signal on $procdff$1377 ($dff) from module top (D = $procmux$1269_Y [3:1], Q = \ib_rd_addr [3:1], rval = 3'000).
Adding SRST signal on $procdff$1377 ($dff) from module top (D = { $procmux$1263_Y [7:4] $procmux$1263_Y [0] }, Q = { \ib_rd_addr [7:4] \ib_rd_addr [0] }, rval = 5'00000).
Adding SRST signal on $procdff$1376 ($dff) from module top (D = $procmux$1278_Y, Q = \ib_wr_en, rval = 1'1).
Adding SRST signal on $procdff$1375 ($dff) from module top (D = $procmux$1290_Y, Q = \ib_rd_en, rval = 1'0).
Adding EN signal on $procdff$1374 ($dff) from module top (D = $add$top.v:78$387_Y, Q = \init).
Adding EN signal on $flatten\implicit_bram_inst.$procdff$1362 ($dff) from module top (D = $flatten\implicit_bram_inst.$memrd$\memory$implicit_bram.v:26$665_DATA, Q = \implicit_bram_inst.data_out).

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 12 unused cells and 12 unused wires.
<suppressed ~13 debug messages>

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

2.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.16. Rerunning OPT passes. (Maybe there is more to do..)

2.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

2.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.20. Executing OPT_DFF pass (perform DFF optimizations).

2.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.23. Finished OPT passes. (There is nothing left to do.)

2.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$666 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$667 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$668 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$669 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$670 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$671 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$672 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$673 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$674 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$675 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$676 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$677 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$678 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$679 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$680 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$681 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$682 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$683 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$684 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$685 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$686 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$687 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$688 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$689 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$690 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$691 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$692 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$693 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$694 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$695 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$696 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$697 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$698 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$699 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$700 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$701 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$702 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$703 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$704 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$705 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$706 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$707 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$708 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$709 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$710 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$711 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$712 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$713 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$714 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$715 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$716 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$717 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$718 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$719 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$720 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$721 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$722 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$723 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$724 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$725 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$726 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$727 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$728 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$729 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$730 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$731 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$732 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$733 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$734 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$735 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$736 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$737 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$738 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$739 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$740 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$741 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$742 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$743 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$744 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$745 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$746 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$747 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$748 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$749 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$750 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$751 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$752 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$753 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$754 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$755 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$756 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$757 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$758 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$759 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$760 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$761 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$762 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$763 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$764 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$765 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$766 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$767 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$768 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$769 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$770 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$771 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$772 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$773 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$774 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$775 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$776 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$777 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$778 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$779 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$780 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$781 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$782 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$783 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$784 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$785 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$786 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$787 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$788 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$789 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$790 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$791 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$792 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$793 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$794 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$795 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$796 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$797 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$798 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$799 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$800 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$801 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$802 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$803 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$804 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$805 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$806 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$807 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$808 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$809 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$810 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$811 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$812 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$813 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$814 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$815 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$816 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$817 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$818 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$819 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$820 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$821 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$822 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$823 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$824 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$825 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$826 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$827 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$828 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$829 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$830 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$831 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$832 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$833 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$834 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$835 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$836 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$837 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$838 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$839 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$840 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$841 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$842 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$843 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$844 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$845 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$846 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$847 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$848 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$849 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$850 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$851 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$852 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$853 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$854 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$855 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$856 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$857 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$858 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$859 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$860 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$861 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$862 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$863 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$864 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$865 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$866 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$867 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$868 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$869 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$870 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$871 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$872 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$873 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$874 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$875 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$876 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$877 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$878 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$879 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$880 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$881 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$882 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$883 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$884 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$885 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$886 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$887 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$888 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$889 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$890 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$891 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$892 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$893 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$894 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$895 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$896 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$897 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$898 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$899 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$900 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$901 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$902 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$903 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$904 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$905 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$906 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$907 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$908 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$909 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$910 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$911 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$912 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$913 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$914 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$915 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$916 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$917 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$918 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$919 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$920 (implicit_bram_inst.memory).
Removed top 24 address bits (of 32) from memory init port top.$flatten\implicit_bram_inst.$meminit$\memory$implicit_bram.v:11$921 (implicit_bram_inst.memory).
Removed top 26 bits (of 32) from port B of cell top.$lt$top.v:77$386 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$add$top.v:78$387 ($add).
Removed top 31 bits (of 32) from port B of cell top.$add$top.v:80$388 ($add).
Removed top 31 bits (of 32) from port B of cell top.$eq$top.v:85$389 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$eq$top.v:89$390 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$eq$top.v:93$391 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$eq$top.v:96$392 ($eq).
Removed top 7 bits (of 32) from port B of cell top.$eq$top.v:98$393 ($eq).
Removed top 7 bits (of 32) from port B of cell top.$eq$top.v:101$394 ($eq).
Removed top 13 bits (of 16) from mux cell top.$procmux$1251 ($mux).
Removed top 4 bits (of 8) from mux cell top.$procmux$1257 ($mux).
Removed top 4 bits (of 8) from mux cell top.$procmux$1263 ($mux).
Removed top 4 bits (of 8) from mux cell top.$procmux$1266 ($mux).
Removed top 4 bits (of 8) from mux cell top.$procmux$1269 ($mux).
Removed top 13 bits (of 16) from FF cell top.$auto$ff.cc:266:slice$1417 ($dffe).
Removed top 4 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$1405 ($sdff).
Removed top 13 bits (of 16) from FF cell top.$auto$ff.cc:266:slice$1404 ($sdff).
Removed top 4 bits (of 5) from FF cell top.$auto$ff.cc:266:slice$1409 ($sdff).
Removed top 13 bits (of 16) from wire top.$procmux$1251_Y.
Removed top 4 bits (of 8) from wire top.$procmux$1257_Y.
Removed top 13 bits (of 16) from wire top.ib_data_out.

2.15. Executing PEEPOPT pass (run peephole optimizers).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.17. Executing SHARE pass (SAT-based resource sharing).

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$top.v:78$387 ($add).
  creating $macc model for $add$top.v:80$388 ($add).
  creating $alu model for $macc $add$top.v:80$388.
  creating $alu model for $macc $add$top.v:78$387.
  creating $alu model for $lt$top.v:77$386 ($lt): new $alu
  creating $alu cell for $lt$top.v:77$386: $auto$alumacc.cc:485:replace_alu$1423
  creating $alu cell for $add$top.v:78$387: $auto$alumacc.cc:485:replace_alu$1434
  creating $alu cell for $add$top.v:80$388: $auto$alumacc.cc:485:replace_alu$1437
  created 3 $alu and 0 $macc cells.

2.22. Executing OPT pass (performing simple optimizations).

2.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

2.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

2.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.6. Executing OPT_DFF pass (perform DFF optimizations).

2.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

2.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.22.9. Rerunning OPT passes. (Maybe there is more to do..)

2.22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

2.22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.13. Executing OPT_DFF pass (perform DFF optimizations).

2.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.22.16. Finished OPT passes. (There is nothing left to do.)

2.23. Executing MEMORY pass.

2.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.implicit_bram_inst.memory write port 0.

2.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\implicit_bram_inst.memory'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.

2.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

2.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory top.implicit_bram_inst.memory via $__ICE40_RAM4K_
<suppressed ~69 debug messages>

2.26. Executing TECHMAP pass (map to technology primitives).

2.26.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

2.26.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

2.26.3. Continuing TECHMAP pass.
Using template $paramod$5c111548e3a661b27d7daa249ce269fb00846cb1\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~28 debug messages>

2.27. Executing ICE40_BRAMINIT pass.

2.28. Executing OPT pass (performing simple optimizations).

2.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~32 debug messages>

2.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.28.3. Executing OPT_DFF pass (perform DFF optimizations).

2.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

2.28.5. Finished fast OPT passes.

2.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.30. Executing OPT pass (performing simple optimizations).

2.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

2.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$1251:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:461:run$1418 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$1418 [1]
      New connections: { $auto$wreduce.cc:461:run$1418 [2] $auto$wreduce.cc:461:run$1418 [0] } = { $auto$wreduce.cc:461:run$1418 [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$1257:
      Old ports: A=4'0000, B=4'1111, Y=$auto$wreduce.cc:461:run$1419 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$1419 [0]
      New connections: $auto$wreduce.cc:461:run$1419 [3:1] = { $auto$wreduce.cc:461:run$1419 [0] $auto$wreduce.cc:461:run$1419 [0] $auto$wreduce.cc:461:run$1419 [0] }
    Consolidated identical input bits for $mux cell $procmux$1263:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$1263_Y [3:0]
      New ports: A=1'0, B=1'1, Y=$procmux$1263_Y [0]
      New connections: $procmux$1263_Y [3:1] = { $procmux$1263_Y [0] $procmux$1263_Y [0] $procmux$1263_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$1266:
      Old ports: A=$procmux$1263_Y [3:0], B=4'0000, Y=$procmux$1266_Y [3:0]
      New ports: A=$procmux$1263_Y [0], B=1'0, Y=$procmux$1266_Y [0]
      New connections: $procmux$1266_Y [3:1] = { $procmux$1266_Y [0] $procmux$1266_Y [0] $procmux$1266_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$1269:
      Old ports: A=$procmux$1266_Y [3:0], B=4'1110, Y=$procmux$1269_Y [3:0]
      New ports: A={ $procmux$1266_Y [0] $procmux$1266_Y [0] }, B=2'10, Y=$procmux$1269_Y [1:0]
      New connections: $procmux$1269_Y [3:2] = { $procmux$1269_Y [1] $procmux$1269_Y [1] }
  Optimizing cells in module \top.
Performed a total of 5 changes.

2.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.30.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1401 ($dffe) from module top (D = $add$top.v:80$388_Y, Q = \state).
Setting constant 0-bit at position 3 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 4 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 5 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 6 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 7 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 8 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 9 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 10 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 11 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 12 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 13 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 14 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 15 on $auto$mem.cc:1614:emulate_read_first$1447 ($dff) from module top.
Setting constant 0-bit at position 4 on $auto$mem.cc:1615:emulate_read_first$1448 ($dff) from module top.
Setting constant 0-bit at position 5 on $auto$mem.cc:1615:emulate_read_first$1448 ($dff) from module top.
Setting constant 0-bit at position 6 on $auto$mem.cc:1615:emulate_read_first$1448 ($dff) from module top.
Setting constant 0-bit at position 7 on $auto$mem.cc:1615:emulate_read_first$1448 ($dff) from module top.

2.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

2.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.9. Rerunning OPT passes. (Maybe there is more to do..)

2.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1404 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$mem.cc:1137:emulate_transparency$1451 ($dffe) from module top.

2.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.16. Rerunning OPT passes. (Maybe there is more to do..)

2.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1508 ($dff) from module top.

2.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.23. Rerunning OPT passes. (Maybe there is more to do..)

2.30.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.30.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.30.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1511 ($dffe) from module top.

2.30.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.30. Rerunning OPT passes. (Maybe there is more to do..)

2.30.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.30.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.30.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.34. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1388 ($dffe) from module top (D = $auto$mem.cc:1153:emulate_transparency$1454 [0], Q = \led [0], rval = 1'0).

2.30.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.37. Rerunning OPT passes. (Maybe there is more to do..)

2.30.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.30.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.30.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.41. Executing OPT_DFF pass (perform DFF optimizations).

2.30.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.44. Finished OPT passes. (There is nothing left to do.)

2.31. Executing ICE40_WRAPCARRY pass (wrap carries).

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$2877d8f5b951dfe2cf2812c3982e70227536e125\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $or.
Using template $paramod$8fe5f404940c1857ddadee593dcb0b9145553013\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~177 debug messages>

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~461 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~684 debug messages>
Removed a total of 228 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 17 unused cells and 107 unused wires.
<suppressed ~18 debug messages>

2.33.5. Finished fast OPT passes.

2.34. Executing ICE40_OPT pass (performing simple optimizations).

2.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1423.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1423.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1434.slice[0].carry: CO=\init [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1437.slice[0].carry: CO=\state [0]

2.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

2.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.34.4. Executing OPT_DFF pass (perform DFF optimizations).

2.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

2.34.6. Rerunning OPT passes. (Removed registers in this run.)

2.34.7. Running ICE40 specific optimizations.

2.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.34.10. Executing OPT_DFF pass (perform DFF optimizations).

2.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.34.12. Finished OPT passes. (There is nothing left to do.)

2.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.36. Executing TECHMAP pass (map to technology primitives).

2.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.36.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
No more expansions possible.
<suppressed ~101 debug messages>

2.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$1434.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1437.slice[0].carry ($lut).

2.39. Executing ICE40_OPT pass (performing simple optimizations).

2.39.1. Running ICE40 specific optimizations.

2.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~29 debug messages>

2.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

2.39.4. Executing OPT_DFF pass (perform DFF optimizations).

2.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 434 unused wires.
<suppressed ~1 debug messages>

2.39.6. Rerunning OPT passes. (Removed registers in this run.)

2.39.7. Running ICE40 specific optimizations.

2.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.39.10. Executing OPT_DFF pass (perform DFF optimizations).

2.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.39.12. Finished OPT passes. (There is nothing left to do.)

2.40. Executing TECHMAP pass (map to technology primitives).

2.40.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.41. Executing ABC pass (technology mapping using ABC).

2.41.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 227 gates and 308 wires to a netlist network with 80 inputs and 50 outputs.

2.41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =      59.
ABC: Participating nodes from both networks       =     124.
ABC: Participating nodes from the first network   =      58. (  61.70 % of nodes)
ABC: Participating nodes from the second network  =      66. (  70.21 % of nodes)
ABC: Node pairs (any polarity)                    =      58. (  61.70 % of names can be moved)
ABC: Node pairs (same polarity)                   =      51. (  54.26 % of names can be moved)
ABC: Total runtime =     0.09 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       93
ABC RESULTS:        internal signals:      178
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       50
Removing temp directory.

2.42. Executing ICE40_WRAPCARRY pass (wrap carries).

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 34 unused cells and 219 unused wires.

2.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      157
  1-LUT               38
  2-LUT                8
  3-LUT               79
  4-LUT               32
  with \SB_CARRY    (#0)   62
  with \SB_CARRY    (#1)   63

Eliminating LUTs.
Number of LUTs:      157
  1-LUT               38
  2-LUT                8
  3-LUT               79
  4-LUT               32
  with \SB_CARRY    (#0)   62
  with \SB_CARRY    (#1)   63

Combining LUTs.
Number of LUTs:      157
  1-LUT               38
  2-LUT                8
  3-LUT               79
  4-LUT               32
  with \SB_CARRY    (#0)   62
  with \SB_CARRY    (#1)   63

Eliminated 0 LUTs.
Combined 0 LUTs.
<suppressed ~724 debug messages>

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
No more expansions possible.
<suppressed ~433 debug messages>
Removed 0 unused cells and 343 unused wires.

2.46. Executing AUTONAME pass.
Renamed 4773 objects in module top (29 iterations).
<suppressed ~372 debug messages>

2.47. Executing HIERARCHY pass (managing design hierarchy).

2.47.1. Analyzing design hierarchy..
Top module:  \top

2.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.48. Printing statistics.

=== top ===

   Number of wires:                 67
   Number of wire bits:            582
   Number of public wires:          67
   Number of public wire bits:     582
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                331
     SB_CARRY                       94
     SB_DFF                          3
     SB_DFFE                        71
     SB_DFFESR                       1
     SB_DFFSR                        3
     SB_DFFSS                        1
     SB_LUT4                       157
     SB_RAM40_4K                     1

2.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.50. Executing JSON backend.

End of script. Logfile hash: cec786d84f, CPU: user 2.05s system 0.01s, MEM: 22.00 MB peak
Yosys 0.33+79 (git sha1 b52f6cb19, gcc 12.2.0-14 -fPIC -Os)
Time spent: 24% 13x read_verilog (0 sec), 22% 7x techmap (0 sec), ...
nextpnr-ice40 --up5k --package sg48 --json top.json --pcf pico-ice.pcf --asc top.asc
Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'LED_G' to bel 'X4/Y31/io0'
Info: constrained 'LED_B' to bel 'X5/Y31/io0'
Info: constrained 'LED_R' to bel 'X6/Y31/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       88 LCs used as LUT4 only
Info:       69 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       10 LCs used as DFF only
Info: Packing carries..
Info:       34 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       32 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 81)
Info: promoting init_SB_DFFE_Q_E[2] [cen] (fanout 33)
Info: promoting state_SB_DFFE_Q_E [cen] (fanout 33)
Info: Constraining chains...
Info:        3 LCs used to legalise carry chains.
Info: Checksum: 0xd805c17c

Info: Device utilisation:
Info: 	         ICESTORM_LC:   174/ 5280     3%
Info: 	        ICESTORM_RAM:     1/   30     3%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     3/    8    37%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 4 cells based on constraints.
Info: Creating initial analytic placement for 80 cells, random placement wirelen = 3592.
Info:     at initial placer iter 0, wirelen = 94
Info:     at initial placer iter 1, wirelen = 77
Info:     at initial placer iter 2, wirelen = 90
Info:     at initial placer iter 3, wirelen = 76
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 62, spread = 493, legal = 522; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 515, spread = 528, legal = 533; time = 0.00s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 520, spread = 520, legal = 536; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 96, spread = 468, legal = 510; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 104, spread = 461, legal = 504; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 497, spread = 502, legal = 504; time = 0.00s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 487, spread = 487, legal = 494; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 99, spread = 431, legal = 487; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 118, spread = 468, legal = 512; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 504, spread = 510, legal = 512; time = 0.00s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 508, spread = 508, legal = 512; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 117, spread = 463, legal = 493; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 130, spread = 478, legal = 518; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 510, spread = 516, legal = 518; time = 0.00s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 517, spread = 517, legal = 518; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 96, spread = 399, legal = 440; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 122, spread = 418, legal = 423; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 412, spread = 421, legal = 423; time = 0.00s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 418, spread = 418, legal = 428; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 105, spread = 400, legal = 433; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 132, spread = 422, legal = 443; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 432, spread = 441, legal = 443; time = 0.00s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 436, spread = 436, legal = 448; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 106, spread = 392, legal = 453; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 132, spread = 427, legal = 450; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 437, spread = 448, legal = 450; time = 0.00s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 447, spread = 447, legal = 450; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 106, spread = 461, legal = 512; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 146, spread = 372, legal = 404; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 393, spread = 402, legal = 404; time = 0.00s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 398, spread = 398, legal = 404; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 97, spread = 463, legal = 526; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 161, spread = 377, legal = 422; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 411, spread = 420, legal = 422; time = 0.00s
Info:     at iteration #9, type ICESTORM_RAM: wirelen solved = 418, spread = 418, legal = 422; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 141, spread = 383, legal = 458; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 165, spread = 382, legal = 442; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 431, spread = 440, legal = 442; time = 0.00s
Info:     at iteration #10, type ICESTORM_RAM: wirelen solved = 433, spread = 433, legal = 439; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 146, spread = 382, legal = 445; time = 0.00s
Info: HeAP Placer Time: 0.10s
Info:   of which solving equations: 0.08s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 62, wirelen = 433
Info:   at iteration #5: temp = 0.000000, timing cost = 63, wirelen = 323
Info:   at iteration #10: temp = 0.000000, timing cost = 70, wirelen = 296
Info:   at iteration #15: temp = 0.000000, timing cost = 71, wirelen = 293
Info:   at iteration #16: temp = 0.000000, timing cost = 70, wirelen = 289 
Info: SA placement time 0.06s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 35.68 MHz (PASS at 12.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 5.79 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 55304,  56543) |************************************************************ 
Info: [ 56543,  57782) | 
Info: [ 57782,  59021) | 
Info: [ 59021,  60260) | 
Info: [ 60260,  61499) | 
Info: [ 61499,  62738) | 
Info: [ 62738,  63977) | 
Info: [ 63977,  65216) | 
Info: [ 65216,  66455) |**+
Info: [ 66455,  67694) |*****+
Info: [ 67694,  68933) |**+
Info: [ 68933,  70172) |**********+
Info: [ 70172,  71411) |**************+
Info: [ 71411,  72650) |**************+
Info: [ 72650,  73889) |**************+
Info: [ 73889,  75128) |**************+
Info: [ 75128,  76367) |****************+
Info: [ 76367,  77606) |*****************************+
Info: [ 77606,  78845) |*******************+
Info: [ 78845,  80084) |****************************+
Info: Checksum: 0xa16636c8

Info: Routing..
Info: Setting up routing queue.
Info: Routing 578 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        633 |       49        500 |   49   500 |         0|       0.08       0.08|
Info: Routing complete.
Info: Router1 time 0.08s
Info: Checksum: 0xc203eedf

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source init_SB_DFFE_Q_32_DFFLC.O
Info:  1.8  3.2    Net init[0] (2,23) -> (2,23)
Info:                Sink init_SB_DFFE_Q_32_D_SB_LUT4_O_32_LC.I3
Info:                Defined in:
Info:                  top.v:78.18-78.26
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.9  4.0  Source init_SB_DFFE_Q_32_D_SB_LUT4_O_32_LC.O
Info:  1.8  5.8    Net init_SB_DFFE_Q_32_D[0] (2,23) -> (3,24)
Info:                Sink $nextpnr_ICESTORM_LC_1.I1
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.7  6.5  Source $nextpnr_ICESTORM_LC_1.COUT
Info:  0.0  6.5    Net $nextpnr_ICESTORM_LC_1$O (3,24) -> (3,24)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_CI$CARRY.CIN
Info:  0.3  6.7  Source init_SB_DFFE_Q_32_D_SB_CARRY_CI$CARRY.COUT
Info:  0.0  6.7    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[1] (3,24) -> (3,24)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_9$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.0  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_9$CARRY.COUT
Info:  0.0  7.0    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[2] (3,24) -> (3,24)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_6$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.3  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_6$CARRY.COUT
Info:  0.0  7.3    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[3] (3,24) -> (3,24)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_5$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.6  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_5$CARRY.COUT
Info:  0.0  7.6    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[4] (3,24) -> (3,24)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_4$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.9  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_4$CARRY.COUT
Info:  0.0  7.9    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[5] (3,24) -> (3,24)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_3$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.1  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_3$CARRY.COUT
Info:  0.0  8.1    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[6] (3,24) -> (3,24)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_2$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.4  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_2$CARRY.COUT
Info:  0.6  9.0    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[7] (3,24) -> (3,25)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_1$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.2  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_1$CARRY.COUT
Info:  0.0  9.2    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[8] (3,25) -> (3,25)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.5  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1$CARRY.COUT
Info:  0.0  9.5    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[9] (3,25) -> (3,25)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_29$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.8  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_29$CARRY.COUT
Info:  0.0  9.8    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[10] (3,25) -> (3,25)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_28$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 10.1  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_28$CARRY.COUT
Info:  0.0 10.1    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[11] (3,25) -> (3,25)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_27$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 10.4  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_27$CARRY.COUT
Info:  0.0 10.4    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[12] (3,25) -> (3,25)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_26$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 10.6  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_26$CARRY.COUT
Info:  0.0 10.6    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[13] (3,25) -> (3,25)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_25$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 10.9  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_25$CARRY.COUT
Info:  0.0 10.9    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[14] (3,25) -> (3,25)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_24$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 11.2  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_24$CARRY.COUT
Info:  0.6 11.7    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[15] (3,25) -> (3,26)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_23$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 12.0  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_23$CARRY.COUT
Info:  0.0 12.0    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[16] (3,26) -> (3,26)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_22$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 12.3  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_22$CARRY.COUT
Info:  0.0 12.3    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[17] (3,26) -> (3,26)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_21$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 12.6  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_21$CARRY.COUT
Info:  0.0 12.6    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[18] (3,26) -> (3,26)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_20$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 12.9  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_20$CARRY.COUT
Info:  0.0 12.9    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[19] (3,26) -> (3,26)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_19$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 13.1  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_19$CARRY.COUT
Info:  0.0 13.1    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[20] (3,26) -> (3,26)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_18$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 13.4  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_18$CARRY.COUT
Info:  0.0 13.4    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[21] (3,26) -> (3,26)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_17$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 13.7  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_17$CARRY.COUT
Info:  0.0 13.7    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[22] (3,26) -> (3,26)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_16$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 14.0  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_16$CARRY.COUT
Info:  0.6 14.5    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[23] (3,26) -> (3,27)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_15$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 14.8  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_15$CARRY.COUT
Info:  0.0 14.8    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[24] (3,27) -> (3,27)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_14$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 15.1  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_14$CARRY.COUT
Info:  0.0 15.1    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[25] (3,27) -> (3,27)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_13$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 15.4  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_13$CARRY.COUT
Info:  0.0 15.4    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[26] (3,27) -> (3,27)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_12$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 15.6  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_12$CARRY.COUT
Info:  0.0 15.6    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[27] (3,27) -> (3,27)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_11$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 15.9  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_11$CARRY.COUT
Info:  0.0 15.9    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[28] (3,27) -> (3,27)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_10$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 16.2  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_10$CARRY.COUT
Info:  0.0 16.2    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[29] (3,27) -> (3,27)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_8$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 16.5  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_8$CARRY.COUT
Info:  0.0 16.5    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[30] (3,27) -> (3,27)
Info:                Sink init_SB_DFFE_Q_32_D_SB_CARRY_I1_7$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 16.7  Source init_SB_DFFE_Q_32_D_SB_CARRY_I1_7$CARRY.COUT
Info:  0.6 17.3    Net init_SB_DFFE_Q_E_SB_LUT4_O_I3[31] (3,27) -> (3,28)
Info:                Sink init_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 17.6  Source init_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.7 18.2    Net init_SB_DFFE_Q_E_SB_LUT4_O_I0[3] (3,28) -> (3,28)
Info:                Sink init_SB_DFFE_Q_E_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  top.v:77.10-77.19
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.9 19.1  Source init_SB_DFFE_Q_E_SB_LUT4_O_LC.O
Info:  3.0 22.1    Net init_SB_DFFE_Q_E[2] (3,28) -> (5,30)
Info:                Sink state_SB_DFFE_Q_E_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 22.9  Source state_SB_DFFE_Q_E_SB_LUT4_O_LC.O
Info:  1.1 24.0    Net state_SB_DFFE_Q_E (5,30) -> (6,31)
Info:                Sink $gbuf_state_SB_DFFE_Q_E_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 25.6  Source $gbuf_state_SB_DFFE_Q_E_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.7 26.3    Net state_SB_DFFE_Q_E_$glb_ce (6,31) -> (5,24)
Info:                Sink state_SB_DFFE_Q_32_D_SB_LUT4_O_LC.CEN
Info:  0.1 26.4  Setup state_SB_DFFE_Q_32_D_SB_LUT4_O_LC.CEN
Info: 15.3 ns logic, 11.2 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source implicit_bram_inst.data_out_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net led[2] (4,29) -> (5,30)
Info:                Sink LED_B_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  top.v:36.14-36.17
Info:  0.9  4.0  Source LED_B_SB_LUT4_O_LC.O
Info:  1.8  5.8    Net LED_B$SB_IO_OUT (5,30) -> (5,31)
Info:                Sink LED_B$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:8.58-8.63
Info: 2.3 ns logic, 3.5 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 37.83 MHz (PASS at 12.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 5.79 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 56901,  58062) |********************************* 
Info: [ 58062,  59223) |********************************* 
Info: [ 59223,  60384) | 
Info: [ 60384,  61545) | 
Info: [ 61545,  62706) | 
Info: [ 62706,  63867) | 
Info: [ 63867,  65028) | 
Info: [ 65028,  66189) | 
Info: [ 66189,  67350) |********** 
Info: [ 67350,  68511) |*********** 
Info: [ 68511,  69672) |***************** 
Info: [ 69672,  70833) |************ 
Info: [ 70833,  71994) |****************** 
Info: [ 71994,  73155) |********** 
Info: [ 73155,  74316) |************** 
Info: [ 74316,  75477) |************ 
Info: [ 75477,  76638) |**************** 
Info: [ 76638,  77799) |******************************** 
Info: [ 77799,  78960) |***************** 
Info: [ 78960,  80121) |********************* 

Info: Program finished normally.
icepack top.asc top.bin
