.include "macros.inc"
.file "__start.c"

# 0x80004000 - 0x80004360
.section .init, "ax"
.balign 4

.fn __check_pad3, local
/* 80004000 00000100  3C 60 80 00 */	lis r3, 0x8000
/* 80004004 00000104  A0 03 30 E4 */	lhz r0, 0x30e4(r3)
/* 80004008 00000108  70 00 0E EF */	andi. r0, r0, 0xeef
/* 8000400C 0000010C  2C 00 0E EF */	cmpwi r0, 0xeef
/* 80004010 00000110  4C 82 00 20 */	bnelr
/* 80004014 00000114  38 60 00 00 */	li r3, 0x0
/* 80004018 00000118  38 80 00 00 */	li r4, 0x0
/* 8000401C 0000011C  38 A0 00 00 */	li r5, 0x0
/* 80004020 00000120  48 5B 79 B0 */	b OSResetSystem
/* 80004024 00000124  4E 80 00 20 */	blr
.endfn __check_pad3

.fn gap_00_80004028_init, global
.hidden gap_00_80004028_init
/* 80004028 00000128  00 00 00 00 */	.4byte 0x00000000 /* invalid */
/* 8000402C 0000012C  00 00 00 00 */	.4byte 0x00000000 /* invalid */
.endfn gap_00_80004028_init

.fn __set_debug_bba, local
/* 80004030 00000130  38 00 00 01 */	li r0, 0x1
/* 80004034 00000134  98 0D F4 00 */	stb r0, Debug_BBA@sda21(r0)
/* 80004038 00000138  4E 80 00 20 */	blr
.endfn __set_debug_bba

.fn gap_00_8000403C_init, global
.hidden gap_00_8000403C_init
/* 8000403C 0000013C  00 00 00 00 */	.4byte 0x00000000 /* invalid */
.endfn gap_00_8000403C_init

.fn __get_debug_bba, local
/* 80004040 00000140  88 6D F4 00 */	lbz r3, Debug_BBA@sda21(r0)
/* 80004044 00000144  4E 80 00 20 */	blr
.endfn __get_debug_bba

.fn gap_00_80004048_init, global
.hidden gap_00_80004048_init
/* 80004048 00000148  00 00 00 00 */	.4byte 0x00000000 /* invalid */
/* 8000404C 0000014C  00 00 00 00 */	.4byte 0x00000000 /* invalid */
.endfn gap_00_80004048_init

.fn __start, weak
/* 80004050 00000150  48 00 01 C1 */	bl __init_registers
/* 80004054 00000154  48 00 02 4D */	bl __init_data
/* 80004058 00000158  48 00 03 09 */	bl __init_hardware
/* 8000405C 0000015C  38 00 FF FF */	li r0, -0x1
/* 80004060 00000160  94 21 FF F8 */	stwu r1, -0x8(r1)
/* 80004064 00000164  90 01 00 04 */	stw r0, 0x4(r1)
/* 80004068 00000168  90 01 00 00 */	stw r0, 0x0(r1)
/* 8000406C 0000016C  38 00 00 00 */	li r0, 0x0
/* 80004070 00000170  3C C0 80 00 */	lis r6, 0x8000
/* 80004074 00000174  38 C6 00 44 */	addi r6, r6, 0x44
/* 80004078 00000178  90 06 00 00 */	stw r0, 0x0(r6)
/* 8000407C 0000017C  3C C0 80 00 */	lis r6, 0x8000
/* 80004080 00000180  38 C6 00 F4 */	addi r6, r6, 0xf4
/* 80004084 00000184  80 C6 00 00 */	lwz r6, 0x0(r6)
/* 80004088 00000188  28 06 00 00 */	cmplwi r6, 0x0
/* 8000408C 0000018C  41 82 00 0C */	beq .L_80004098
/* 80004090 00000190  80 E6 00 0C */	lwz r7, 0xc(r6)
/* 80004094 00000194  48 00 00 24 */	b .L_800040B8
.L_80004098:
/* 80004098 00000198  3C A0 80 00 */	lis r5, 0x8000
/* 8000409C 0000019C  38 A5 00 34 */	addi r5, r5, 0x34
/* 800040A0 000001A0  80 A5 00 00 */	lwz r5, 0x0(r5)
/* 800040A4 000001A4  28 05 00 00 */	cmplwi r5, 0x0
/* 800040A8 000001A8  41 82 00 4C */	beq .L_800040F4
/* 800040AC 000001AC  3C E0 80 00 */	lis r7, 0x8000
/* 800040B0 000001B0  38 E7 30 E8 */	addi r7, r7, 0x30e8
/* 800040B4 000001B4  80 E7 00 00 */	lwz r7, 0x0(r7)
.L_800040B8:
/* 800040B8 000001B8  38 A0 00 00 */	li r5, 0x0
/* 800040BC 000001BC  28 07 00 02 */	cmplwi r7, 0x2
/* 800040C0 000001C0  41 82 00 24 */	beq .L_800040E4
/* 800040C4 000001C4  28 07 00 03 */	cmplwi r7, 0x3
/* 800040C8 000001C8  38 A0 00 01 */	li r5, 0x1
/* 800040CC 000001CC  41 82 00 18 */	beq .L_800040E4
/* 800040D0 000001D0  28 07 00 04 */	cmplwi r7, 0x4
/* 800040D4 000001D4  40 82 00 20 */	bne .L_800040F4
/* 800040D8 000001D8  38 A0 00 02 */	li r5, 0x2
/* 800040DC 000001DC  4B FF FF 55 */	bl __set_debug_bba
/* 800040E0 000001E0  48 00 00 14 */	b .L_800040F4
.L_800040E4:
/* 800040E4 000001E4  3C C0 80 64 */	lis r6, InitMetroTRK@ha
/* 800040E8 000001E8  38 C6 EB 84 */	addi r6, r6, InitMetroTRK@l
/* 800040EC 000001EC  7C C8 03 A6 */	mtlr r6
/* 800040F0 000001F0  4E 80 00 21 */	blrl
.L_800040F4:
/* 800040F4 000001F4  3C C0 80 00 */	lis r6, 0x8000
/* 800040F8 000001F8  38 C6 00 F4 */	addi r6, r6, 0xf4
/* 800040FC 000001FC  80 A6 00 00 */	lwz r5, 0x0(r6)
/* 80004100 00000200  28 05 00 00 */	cmplwi r5, 0x0
/* 80004104 00000204  41 A2 00 60 */	beq+ .L_80004164
/* 80004108 00000208  80 C5 00 08 */	lwz r6, 0x8(r5)
/* 8000410C 0000020C  28 06 00 00 */	cmplwi r6, 0x0
/* 80004110 00000210  41 A2 00 54 */	beq+ .L_80004164
/* 80004114 00000214  7C C5 32 14 */	add r6, r5, r6
/* 80004118 00000218  81 C6 00 00 */	lwz r14, 0x0(r6)
/* 8000411C 0000021C  28 0E 00 00 */	cmplwi r14, 0x0
/* 80004120 00000220  41 82 00 44 */	beq .L_80004164
/* 80004124 00000224  39 E6 00 04 */	addi r15, r6, 0x4
/* 80004128 00000228  7D C9 03 A6 */	mtctr r14
.L_8000412C:
/* 8000412C 0000022C  38 C6 00 04 */	addi r6, r6, 0x4
/* 80004130 00000230  80 E6 00 00 */	lwz r7, 0x0(r6)
/* 80004134 00000234  7C E7 2A 14 */	add r7, r7, r5
/* 80004138 00000238  90 E6 00 00 */	stw r7, 0x0(r6)
/* 8000413C 0000023C  42 00 FF F0 */	bdnz .L_8000412C
/* 80004140 00000240  3C A0 80 00 */	lis r5, 0x8000
/* 80004144 00000244  38 A5 00 34 */	addi r5, r5, 0x34
/* 80004148 00000248  55 E7 00 34 */	clrrwi r7, r15, 5
/* 8000414C 0000024C  90 E5 00 00 */	stw r7, 0x0(r5)
/* 80004150 00000250  3C A0 80 00 */	lis r5, 0x8000
/* 80004154 00000254  38 A5 31 10 */	addi r5, r5, 0x3110
/* 80004158 00000258  55 E7 00 34 */	clrrwi r7, r15, 5
/* 8000415C 0000025C  90 E5 00 00 */	stw r7, 0x0(r5)
/* 80004160 00000260  48 00 00 0C */	b .L_8000416C
.L_80004164:
/* 80004164 00000264  39 C0 00 00 */	li r14, 0x0
/* 80004168 00000268  39 E0 00 00 */	li r15, 0x0
.L_8000416C:
/* 8000416C 0000026C  48 5A F6 05 */	bl OSInit
/* 80004170 00000270  3C 80 80 00 */	lis r4, 0x8000
/* 80004174 00000274  38 84 30 E6 */	addi r4, r4, 0x30e6
/* 80004178 00000278  A0 64 00 00 */	lhz r3, 0x0(r4)
/* 8000417C 0000027C  70 65 80 00 */	andi. r5, r3, 0x8000
/* 80004180 00000280  41 82 00 10 */	beq .L_80004190
/* 80004184 00000284  70 63 7F FF */	andi. r3, r3, 0x7fff
/* 80004188 00000288  28 03 00 01 */	cmplwi r3, 0x1
/* 8000418C 0000028C  40 82 00 08 */	bne .L_80004194
.L_80004190:
/* 80004190 00000290  4B FF FE 71 */	bl __check_pad3
.L_80004194:
/* 80004194 00000294  4B FF FE AD */	bl __get_debug_bba
/* 80004198 00000298  28 03 00 01 */	cmplwi r3, 0x1
/* 8000419C 0000029C  40 82 00 08 */	bne .L_800041A4
/* 800041A0 000002A0  48 63 AA 7D */	bl InitMetroTRK_BBA
.L_800041A4:
/* 800041A4 000002A4  48 5B C0 DD */	bl __init_user
/* 800041A8 000002A8  7D C3 73 78 */	mr r3, r14
/* 800041AC 000002AC  7D E4 7B 78 */	mr r4, r15
/* 800041B0 000002B0  48 4B 22 21 */	bl main
/* 800041B4 000002B4  48 5B C1 3C */	b exit
.endfn __start

.fn gap_00_800041B8_init, global
.hidden gap_00_800041B8_init
/* 800041B8 000002B8  00 00 00 00 */	.4byte 0x00000000 /* invalid */
/* 800041BC 000002BC  00 00 00 00 */	.4byte 0x00000000 /* invalid */
.endfn gap_00_800041B8_init

.fn __my_flush_cache, local
/* 800041C0 000002C0  28 04 00 00 */	cmplwi r4, 0x0
/* 800041C4 000002C4  4C 81 00 20 */	blelr
/* 800041C8 000002C8  54 65 06 FE */	clrlwi r5, r3, 27
/* 800041CC 000002CC  7C 84 2A 14 */	add r4, r4, r5
/* 800041D0 000002D0  38 84 00 1F */	addi r4, r4, 0x1f
/* 800041D4 000002D4  54 84 D9 7E */	srwi r4, r4, 5
/* 800041D8 000002D8  7C 89 03 A6 */	mtctr r4
.L_800041DC:
/* 800041DC 000002DC  7C 00 18 AC */	dcbf r0, r3
/* 800041E0 000002E0  38 63 00 20 */	addi r3, r3, 0x20
/* 800041E4 000002E4  42 00 FF F8 */	bdnz .L_800041DC
/* 800041E8 000002E8  7C D0 FA A6 */	mfspr r6, HID0
/* 800041EC 000002EC  60 C7 00 08 */	ori r7, r6, 0x8
/* 800041F0 000002F0  7C F0 FB A6 */	mtspr HID0, r7
/* 800041F4 000002F4  4C 00 01 2C */	isync
/* 800041F8 000002F8  7C 00 04 AC */	sync
/* 800041FC 000002FC  7C D0 FB A6 */	mtspr HID0, r6
/* 80004200 00000300  4E 80 00 20 */	blr
.endfn __my_flush_cache

.fn gap_00_80004204_init, global
.hidden gap_00_80004204_init
/* 80004204 00000304  00 00 00 00 */	.4byte 0x00000000 /* invalid */
/* 80004208 00000308  00 00 00 00 */	.4byte 0x00000000 /* invalid */
/* 8000420C 0000030C  00 00 00 00 */	.4byte 0x00000000 /* invalid */
.endfn gap_00_80004204_init

.fn __init_registers, local
/* 80004210 00000310  38 00 00 00 */	li r0, 0x0
/* 80004214 00000314  38 60 00 00 */	li r3, 0x0
/* 80004218 00000318  38 80 00 00 */	li r4, 0x0
/* 8000421C 0000031C  38 A0 00 00 */	li r5, 0x0
/* 80004220 00000320  38 C0 00 00 */	li r6, 0x0
/* 80004224 00000324  38 E0 00 00 */	li r7, 0x0
/* 80004228 00000328  39 00 00 00 */	li r8, 0x0
/* 8000422C 0000032C  39 20 00 00 */	li r9, 0x0
/* 80004230 00000330  39 40 00 00 */	li r10, 0x0
/* 80004234 00000334  39 60 00 00 */	li r11, 0x0
/* 80004238 00000338  39 80 00 00 */	li r12, 0x0
/* 8000423C 0000033C  39 C0 00 00 */	li r14, 0x0
/* 80004240 00000340  39 E0 00 00 */	li r15, 0x0
/* 80004244 00000344  3A 00 00 00 */	li r16, 0x0
/* 80004248 00000348  3A 20 00 00 */	li r17, 0x0
/* 8000424C 0000034C  3A 40 00 00 */	li r18, 0x0
/* 80004250 00000350  3A 60 00 00 */	li r19, 0x0
/* 80004254 00000354  3A 80 00 00 */	li r20, 0x0
/* 80004258 00000358  3A A0 00 00 */	li r21, 0x0
/* 8000425C 0000035C  3A C0 00 00 */	li r22, 0x0
/* 80004260 00000360  3A E0 00 00 */	li r23, 0x0
/* 80004264 00000364  3B 00 00 00 */	li r24, 0x0
/* 80004268 00000368  3B 20 00 00 */	li r25, 0x0
/* 8000426C 0000036C  3B 40 00 00 */	li r26, 0x0
/* 80004270 00000370  3B 60 00 00 */	li r27, 0x0
/* 80004274 00000374  3B 80 00 00 */	li r28, 0x0
/* 80004278 00000378  3B A0 00 00 */	li r29, 0x0
/* 8000427C 0000037C  3B C0 00 00 */	li r30, 0x0
/* 80004280 00000380  3B E0 00 00 */	li r31, 0x0
/* 80004284 00000384  3C 20 80 7F */	lis r1, _stack_addr@h
/* 80004288 00000388  60 21 31 88 */	ori r1, r1, _stack_addr@l
/* 8000428C 0000038C  3C 40 80 7D */	lis r2, _SDA2_BASE_@h
/* 80004290 00000390  60 42 EC A0 */	ori r2, r2, _SDA2_BASE_@l
/* 80004294 00000394  3D A0 80 7D */	lis r13, _SDA_BASE_@h
/* 80004298 00000398  61 AD 73 20 */	ori r13, r13, _SDA_BASE_@l
/* 8000429C 0000039C  4E 80 00 20 */	blr
.endfn __init_registers

.fn __init_data, local
/* 800042A0 000003A0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800042A4 000003A4  7C 08 02 A6 */	mflr r0
/* 800042A8 000003A8  90 01 00 24 */	stw r0, 0x24(r1)
/* 800042AC 000003AC  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800042B0 000003B0  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800042B4 000003B4  93 A1 00 14 */	stw r29, 0x14(r1)
/* 800042B8 000003B8  3F A0 80 00 */	lis r29, _rom_copy_info@ha
/* 800042BC 000003BC  3B BD 66 78 */	addi r29, r29, _rom_copy_info@l
.L_800042C0:
/* 800042C0 000003C0  83 DD 00 08 */	lwz r30, 0x8(r29)
/* 800042C4 000003C4  2C 1E 00 00 */	cmpwi r30, 0x0
/* 800042C8 000003C8  41 82 00 38 */	beq .L_80004300
/* 800042CC 000003CC  80 9D 00 00 */	lwz r4, 0x0(r29)
/* 800042D0 000003D0  83 FD 00 04 */	lwz r31, 0x4(r29)
/* 800042D4 000003D4  41 82 00 24 */	beq .L_800042F8
/* 800042D8 000003D8  7C 1F 20 40 */	cmplw r31, r4
/* 800042DC 000003DC  41 82 00 1C */	beq .L_800042F8
/* 800042E0 000003E0  7F E3 FB 78 */	mr r3, r31
/* 800042E4 000003E4  7F C5 F3 78 */	mr r5, r30
/* 800042E8 000003E8  48 00 00 DD */	bl memcpy
/* 800042EC 000003EC  7F E3 FB 78 */	mr r3, r31
/* 800042F0 000003F0  7F C4 F3 78 */	mr r4, r30
/* 800042F4 000003F4  48 00 00 9D */	bl __flush_cache
.L_800042F8:
/* 800042F8 000003F8  3B BD 00 0C */	addi r29, r29, 0xc
/* 800042FC 000003FC  4B FF FF C4 */	b .L_800042C0
.L_80004300:
/* 80004300 00000400  3F A0 80 00 */	lis r29, _bss_init_info@ha
/* 80004304 00000404  3B BD 66 FC */	addi r29, r29, _bss_init_info@l
.L_80004308:
/* 80004308 00000408  83 DD 00 04 */	lwz r30, 0x4(r29)
/* 8000430C 0000040C  2C 1E 00 00 */	cmpwi r30, 0x0
/* 80004310 00000410  41 82 00 30 */	beq .L_80004340
/* 80004314 00000414  83 FD 00 00 */	lwz r31, 0x0(r29)
/* 80004318 00000418  41 82 00 20 */	beq .L_80004338
/* 8000431C 0000041C  7F E3 FB 78 */	mr r3, r31
/* 80004320 00000420  7F C5 F3 78 */	mr r5, r30
/* 80004324 00000424  38 80 00 00 */	li r4, 0x0
/* 80004328 00000428  48 00 03 ED */	bl memset
/* 8000432C 0000042C  7F E3 FB 78 */	mr r3, r31
/* 80004330 00000430  7F C4 F3 78 */	mr r4, r30
/* 80004334 00000434  4B FF FE 8D */	bl __my_flush_cache
.L_80004338:
/* 80004338 00000438  3B BD 00 08 */	addi r29, r29, 0x8
/* 8000433C 0000043C  4B FF FF CC */	b .L_80004308
.L_80004340:
/* 80004340 00000440  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80004344 00000444  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80004348 00000448  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8000434C 0000044C  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 80004350 00000450  7C 08 03 A6 */	mtlr r0
/* 80004354 00000454  38 21 00 20 */	addi r1, r1, 0x20
/* 80004358 00000458  4E 80 00 20 */	blr
.endfn __init_data

.fn gap_00_8000435C_init, global
.hidden gap_00_8000435C_init
/* 8000435C 0000045C  00 00 00 00 */	.4byte 0x00000000 /* invalid */
.endfn gap_00_8000435C_init

# 0x807D6720 - 0x807D6724
.section .sbss, "wa", @nobits
.balign 8

.obj Debug_BBA, local
	.skip 0x1
.endobj Debug_BBA

.obj gap_10_807D6721_sbss, global
.hidden gap_10_807D6721_sbss
	.skip 0x3
.endobj gap_10_807D6721_sbss
