// Seed: 1310863041
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri0 id_10
);
  always @(posedge {1, 1, id_10 != 1, 1 == id_10 * 1} - id_2) {1, 1} += 1;
  wire id_12;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4
);
  assign id_1 = id_3;
  module_0(
      id_3, id_0, id_4, id_3, id_3, id_1, id_0, id_4, id_1, id_0, id_2
  );
endmodule
