{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700825545885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700825545885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 12:32:25 2023 " "Processing started: Fri Nov 24 12:32:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700825545885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700825545885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700825545885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700825546510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700825546510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file mytestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyTestbench " "Found entity 1: MyTestbench" {  } { { "MyTestbench.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700825559907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "MySPI.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MySPI.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700825559907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myde0_nano.sv 1 1 " "Found 1 design units, including 1 entities, in source file myde0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDE0_Nano " "Found entity 1: MyDE0_Nano" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700825559907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MyARM_SingleCycle.sv(178) " "Verilog HDL warning at MyARM_SingleCycle.sv(178): extended using \"x\" or \"z\"" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700825559907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MyARM_SingleCycle.sv(194) " "Verilog HDL warning at MyARM_SingleCycle.sv(194): extended using \"x\" or \"z\"" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 194 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700825559907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MyARM_SingleCycle.sv(357) " "Verilog HDL warning at MyARM_SingleCycle.sv(357): extended using \"x\" or \"z\"" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 357 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700825559907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MyARM_SingleCycle.sv(415) " "Verilog HDL warning at MyARM_SingleCycle.sv(415): extended using \"x\" or \"z\"" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 415 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700825559907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myarm_singlecycle.sv 16 16 " "Found 16 design units, including 16 entities, in source file myarm_singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "2 imem " "Found entity 2: imem" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "3 arm " "Found entity 3: arm" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "4 controller " "Found entity 4: controller" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "5 decode " "Found entity 5: decode" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "6 condlogic " "Found entity 6: condlogic" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "7 condcheck " "Found entity 7: condcheck" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "8 datapath " "Found entity 8: datapath" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "9 byteSelect " "Found entity 9: byteSelect" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "10 regfile " "Found entity 10: regfile" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "11 extend " "Found entity 11: extend" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "12 adder " "Found entity 12: adder" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "13 flopenr " "Found entity 13: flopenr" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "14 flopr " "Found entity 14: flopr" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "15 mux2 " "Found entity 15: mux2" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""} { "Info" "ISGN_ENTITY_NAME" "16 alu " "Found entity 16: alu" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700825559922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700825559922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyDE0_Nano " "Elaborating entity \"MyDE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700825559969 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_led MyDE0_Nano.sv(91) " "Verilog HDL or VHDL warning at MyDE0_Nano.sv(91): object \"cs_led\" assigned a value but never read" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_spi_rd MyDE0_Nano.sv(91) " "Verilog HDL or VHDL warning at MyDE0_Nano.sv(91): object \"cs_spi_rd\" assigned a value but never read" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "led_reg MyDE0_Nano.sv(92) " "Verilog HDL warning at MyDE0_Nano.sv(92): object led_reg used but never assigned" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 92 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MyDE0_Nano.sv(110) " "Verilog HDL Case Statement information at MyDE0_Nano.sv(110): all case item expressions in this case statement are onehot" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 110 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_reg 0 MyDE0_Nano.sv(92) " "Net \"led_reg\" at MyDE0_Nano.sv(92) has no driver or initial value, using a default initial value '0'" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED MyDE0_Nano.sv(12) " "Output port \"LED\" at MyDE0_Nano.sv(12) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR MyDE0_Nano.sv(21) " "Output port \"DRAM_ADDR\" at MyDE0_Nano.sv(21) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA MyDE0_Nano.sv(22) " "Output port \"DRAM_BA\" at MyDE0_Nano.sv(22) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM MyDE0_Nano.sv(28) " "Output port \"DRAM_DQM\" at MyDE0_Nano.sv(28) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N MyDE0_Nano.sv(23) " "Output port \"DRAM_CAS_N\" at MyDE0_Nano.sv(23) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE MyDE0_Nano.sv(24) " "Output port \"DRAM_CKE\" at MyDE0_Nano.sv(24) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK MyDE0_Nano.sv(25) " "Output port \"DRAM_CLK\" at MyDE0_Nano.sv(25) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N MyDE0_Nano.sv(26) " "Output port \"DRAM_CS_N\" at MyDE0_Nano.sv(26) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N MyDE0_Nano.sv(29) " "Output port \"DRAM_RAS_N\" at MyDE0_Nano.sv(29) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N MyDE0_Nano.sv(30) " "Output port \"DRAM_WE_N\" at MyDE0_Nano.sv(30) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO MyDE0_Nano.sv(33) " "Output port \"EPCS_ASDO\" at MyDE0_Nano.sv(33) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK MyDE0_Nano.sv(35) " "Output port \"EPCS_DCLK\" at MyDE0_Nano.sv(35) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO MyDE0_Nano.sv(36) " "Output port \"EPCS_NCSO\" at MyDE0_Nano.sv(36) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N MyDE0_Nano.sv(39) " "Output port \"G_SENSOR_CS_N\" at MyDE0_Nano.sv(39) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK MyDE0_Nano.sv(41) " "Output port \"I2C_SCLK\" at MyDE0_Nano.sv(41) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N MyDE0_Nano.sv(45) " "Output port \"ADC_CS_N\" at MyDE0_Nano.sv(45) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR MyDE0_Nano.sv(46) " "Output port \"ADC_SADDR\" at MyDE0_Nano.sv(46) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK MyDE0_Nano.sv(47) " "Output port \"ADC_SCLK\" at MyDE0_Nano.sv(47) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700825559969 "|MyDE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_instance " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_instance\"" {  } { { "MyDE0_Nano.sv" "spi_slave_instance" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825559969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "MyDE0_Nano.sv" "arm" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825559969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "MyARM_SingleCycle.sv" "c" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode arm:arm\|controller:c\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"arm:arm\|controller:c\|decode:dec\"" {  } { { "MyARM_SingleCycle.sv" "dec" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "MyARM_SingleCycle.sv" "cl" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "MyARM_SingleCycle.sv" "flagreg1" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "MyARM_SingleCycle.sv" "cc" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "MyARM_SingleCycle.sv" "dp" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "MyARM_SingleCycle.sv" "pcmux" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "MyARM_SingleCycle.sv" "pcreg" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "MyARM_SingleCycle.sv" "pcadd1" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "MyARM_SingleCycle.sv" "ra1mux" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "MyARM_SingleCycle.sv" "rf" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "MyARM_SingleCycle.sv" "ext" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteSelect arm:arm\|datapath:dp\|byteSelect:bytselmux " "Elaborating entity \"byteSelect\" for hierarchy \"arm:arm\|datapath:dp\|byteSelect:bytselmux\"" {  } { { "MyARM_SingleCycle.sv" "bytselmux" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\"" {  } { { "MyARM_SingleCycle.sv" "alu" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 MyARM_SingleCycle.sv(410) " "Verilog HDL assignment warning at MyARM_SingleCycle.sv(410): truncated value with size 33 to match size of target (32)" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700825560173 "|MyDE0_Nano|arm:arm|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "MyDE0_Nano.sv" "imem" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560188 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 63 MyARM_SingleCycle.sv(94) " "Verilog HDL warning at MyARM_SingleCycle.sv(94): number of words (11) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 94 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1700825560188 "|MyDE0_Nano|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 MyARM_SingleCycle.sv(91) " "Net \"RAM.data_a\" at MyARM_SingleCycle.sv(91) has no driver or initial value, using a default initial value '0'" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700825560188 "|MyDE0_Nano|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 MyARM_SingleCycle.sv(91) " "Net \"RAM.waddr_a\" at MyARM_SingleCycle.sv(91) has no driver or initial value, using a default initial value '0'" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700825560188 "|MyDE0_Nano|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 MyARM_SingleCycle.sv(91) " "Net \"RAM.we_a\" at MyARM_SingleCycle.sv(91) has no driver or initial value, using a default initial value '0'" {  } { { "MyARM_SingleCycle.sv" "" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700825560188 "|MyDE0_Nano|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "MyDE0_Nano.sv" "dmem" { Text "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700825560204 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/output_files/MyDE0_Nano.map.smsg " "Generated suppressed messages file C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/output_files/MyDE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700825560407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700825560422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 12:32:40 2023 " "Processing ended: Fri Nov 24 12:32:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700825560422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700825560422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700825560422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700825560422 ""}
