// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
// Date        : Tue May 19 23:05:08 2020
// Host        : rouholla-DevStation running 64-bit Ubuntu 18.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top bd_71ba_mipi_csi2_tx_ctrl_0_0 -prefix
//               bd_71ba_mipi_csi2_tx_ctrl_0_0_ bd_71ba_mipi_csi2_tx_ctrl_0_0_sim_netlist.v
// Design      : bd_71ba_mipi_csi2_tx_ctrl_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sbva484-1-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_AXIS_TDATA_WIDTH = "48" *) (* C_AXIS_TUSER_WIDTH = "96" *) (* C_CSI_CLK_PRE = "1" *) 
(* C_CSI_CRC_ENABLE = "1" *) (* C_CSI_DATATYPE = "42" *) (* C_CSI_EN_ACTIVELANES = "1" *) 
(* C_CSI_LANES = "3" *) (* C_CSI_LINE_BUFR_DEPTH = "2048" *) (* C_CSI_PIXEL_MODE = "1" *) 
(* C_CSI_VID_INTERFACE = "0" *) (* C_EN_REG_BASED_FE_GEN = "0" *) (* C_S_AXI_ADDR_WIDTH = "7" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* NotValidForBitStream *)
module bd_71ba_mipi_csi2_tx_ctrl_0_0
   (s_axis_aclk,
    s_axis_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    cl_txclkactive,
    dphy_init_done,
    dl_tx_stop_st,
    s_axis_tready,
    s_axis_tvalid,
    s_axis_tlast,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tdest,
    s_axis_tuser,
    txbyteclkhs,
    txclkesc,
    core_clk_in,
    cl_enable,
    cl_txrequesths,
    cl_txulpsclk,
    cl_txulpsexit,
    dl0_txdatahs,
    dl0_txrequesths,
    dl0_forcetxstopmode,
    dl0_enable,
    dl0_txskewcalhs,
    dl0_txreadyhs,
    dl0_txulpsesc,
    dl0_txrequestesc,
    dl0_txulpsexit,
    dl0_ulpsactivenot,
    dl1_txdatahs,
    dl1_txrequesths,
    dl1_txreadyhs,
    dl1_forcetxstopmode,
    dl1_enable,
    dl1_txulpsesc,
    dl1_txrequestesc,
    dl1_txulpsexit,
    dl1_ulpsactivenot,
    dl1_txskewcalhs,
    dl2_txdatahs,
    dl2_txrequesths,
    dl2_txreadyhs,
    dl2_forcetxstopmode,
    dl2_enable,
    dl2_txulpsesc,
    dl2_txrequestesc,
    dl2_txulpsexit,
    dl2_ulpsactivenot,
    dl2_txskewcalhs,
    active_lanes_dphy,
    interrupt);
  input s_axis_aclk;
  input s_axis_aresetn;
  input [7:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [7:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input cl_txclkactive;
  input dphy_init_done;
  input dl_tx_stop_st;
  output s_axis_tready;
  input s_axis_tvalid;
  input s_axis_tlast;
  input [47:0]s_axis_tdata;
  input [5:0]s_axis_tkeep;
  input [1:0]s_axis_tdest;
  input [95:0]s_axis_tuser;
  input txbyteclkhs;
  input txclkesc;
  input core_clk_in;
  output cl_enable;
  output cl_txrequesths;
  output cl_txulpsclk;
  output cl_txulpsexit;
  output [7:0]dl0_txdatahs;
  output dl0_txrequesths;
  output dl0_forcetxstopmode;
  output dl0_enable;
  output dl0_txskewcalhs;
  input dl0_txreadyhs;
  output dl0_txulpsesc;
  output dl0_txrequestesc;
  output dl0_txulpsexit;
  input dl0_ulpsactivenot;
  output [7:0]dl1_txdatahs;
  output dl1_txrequesths;
  input dl1_txreadyhs;
  output dl1_forcetxstopmode;
  output dl1_enable;
  output dl1_txulpsesc;
  output dl1_txrequestesc;
  output dl1_txulpsexit;
  input dl1_ulpsactivenot;
  output dl1_txskewcalhs;
  output [7:0]dl2_txdatahs;
  output dl2_txrequesths;
  input dl2_txreadyhs;
  output dl2_forcetxstopmode;
  output dl2_enable;
  output dl2_txulpsesc;
  output dl2_txrequestesc;
  output dl2_txulpsexit;
  input dl2_ulpsactivenot;
  output dl2_txskewcalhs;
  output [2:0]active_lanes_dphy;
  output interrupt;

  wire [2:0]active_lanes_dphy;
  wire cl_enable;
  wire cl_txclkactive;
  wire cl_txrequesths;
  wire cl_txulpsclk;
  wire cl_txulpsexit;
  wire core_clk_in;
  wire dl0_enable;
  wire dl0_forcetxstopmode;
  wire [7:0]dl0_txdatahs;
  wire dl0_txreadyhs;
  wire dl0_txrequestesc;
  wire dl0_txrequesths;
  wire dl0_txskewcalhs;
  wire dl0_txulpsesc;
  wire dl0_txulpsexit;
  wire dl0_ulpsactivenot;
  wire dl1_enable;
  wire dl1_forcetxstopmode;
  wire [7:0]dl1_txdatahs;
  wire dl1_txreadyhs;
  wire dl1_txrequestesc;
  wire dl1_txrequesths;
  wire dl1_txskewcalhs;
  wire dl1_txulpsesc;
  wire dl1_txulpsexit;
  wire dl1_ulpsactivenot;
  wire dl2_enable;
  wire dl2_forcetxstopmode;
  wire [7:0]dl2_txdatahs;
  wire dl2_txreadyhs;
  wire dl2_txrequestesc;
  wire dl2_txrequesths;
  wire dl2_txskewcalhs;
  wire dl2_txulpsesc;
  wire dl2_txulpsexit;
  wire dl2_ulpsactivenot;
  wire dl_tx_stop_st;
  wire dphy_init_done;
  wire interrupt;
  wire [7:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [7:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [47:0]s_axis_tdata;
  wire [1:0]s_axis_tdest;
  wire [5:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [95:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire txbyteclkhs;
  wire txclkesc;

  (* C_AXIS_TDATA_WIDTH = "48" *) 
  (* C_AXIS_TUSER_WIDTH = "96" *) 
  (* C_CSI_CLK_PRE = "1" *) 
  (* C_CSI_CRC_ENABLE = "1" *) 
  (* C_CSI_DATATYPE = "42" *) 
  (* C_CSI_EN_ACTIVELANES = "1" *) 
  (* C_CSI_INIT_DESKEW_PATRN_LEN = "4096" *) 
  (* C_CSI_LANES = "3" *) 
  (* C_CSI_LINE_BUFR_DEPTH = "2048" *) 
  (* C_CSI_PERIODIC_CNTR_WIDTH = "32" *) 
  (* C_CSI_PERIODIC_PATRN_LEN = "4096" *) 
  (* C_CSI_PERIODIC_TIME = "50" *) 
  (* C_CSI_PIXEL_MODE = "1" *) 
  (* C_CSI_VID_INTERFACE = "0" *) 
  (* C_CSI_XMIT_ALT_DESKEW = "0" *) 
  (* C_CSI_XMIT_INIT_DESKEW = "0" *) 
  (* C_CSI_XMIT_PERIODIC_DESKEW = "0" *) 
  (* C_EN_REG_BASED_FE_GEN = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* LBUF_WIDTH = "26" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core inst
       (.active_lanes_dphy(active_lanes_dphy),
        .cl_enable(cl_enable),
        .cl_txclkactive(cl_txclkactive),
        .cl_txrequesths(cl_txrequesths),
        .cl_txulpsclk(cl_txulpsclk),
        .cl_txulpsexit(cl_txulpsexit),
        .core_clk_in(core_clk_in),
        .dl0_enable(dl0_enable),
        .dl0_forcetxstopmode(dl0_forcetxstopmode),
        .dl0_txdatahs(dl0_txdatahs),
        .dl0_txreadyhs(dl0_txreadyhs),
        .dl0_txrequestesc(dl0_txrequestesc),
        .dl0_txrequesths(dl0_txrequesths),
        .dl0_txskewcalhs(dl0_txskewcalhs),
        .dl0_txulpsesc(dl0_txulpsesc),
        .dl0_txulpsexit(dl0_txulpsexit),
        .dl0_ulpsactivenot(dl0_ulpsactivenot),
        .dl1_enable(dl1_enable),
        .dl1_forcetxstopmode(dl1_forcetxstopmode),
        .dl1_txdatahs(dl1_txdatahs),
        .dl1_txreadyhs(dl1_txreadyhs),
        .dl1_txrequestesc(dl1_txrequestesc),
        .dl1_txrequesths(dl1_txrequesths),
        .dl1_txskewcalhs(dl1_txskewcalhs),
        .dl1_txulpsesc(dl1_txulpsesc),
        .dl1_txulpsexit(dl1_txulpsexit),
        .dl1_ulpsactivenot(dl1_ulpsactivenot),
        .dl2_enable(dl2_enable),
        .dl2_forcetxstopmode(dl2_forcetxstopmode),
        .dl2_txdatahs(dl2_txdatahs),
        .dl2_txreadyhs(dl2_txreadyhs),
        .dl2_txrequestesc(dl2_txrequestesc),
        .dl2_txrequesths(dl2_txrequesths),
        .dl2_txskewcalhs(dl2_txskewcalhs),
        .dl2_txulpsesc(dl2_txulpsesc),
        .dl2_txulpsexit(dl2_txulpsexit),
        .dl2_ulpsactivenot(dl2_ulpsactivenot),
        .dl_tx_stop_st(dl_tx_stop_st),
        .dphy_init_done(dphy_init_done),
        .interrupt(interrupt),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tuser(s_axis_tuser),
        .s_axis_tvalid(s_axis_tvalid),
        .txbyteclkhs(txbyteclkhs),
        .txclkesc(txclkesc));
endmodule

(* C_AXIS_TDATA_WIDTH = "48" *) (* C_AXIS_TUSER_WIDTH = "96" *) (* C_CSI_CLK_PRE = "1" *) 
(* C_CSI_CRC_ENABLE = "1" *) (* C_CSI_DATATYPE = "42" *) (* C_CSI_EN_ACTIVELANES = "1" *) 
(* C_CSI_INIT_DESKEW_PATRN_LEN = "4096" *) (* C_CSI_LANES = "3" *) (* C_CSI_LINE_BUFR_DEPTH = "2048" *) 
(* C_CSI_PERIODIC_CNTR_WIDTH = "32" *) (* C_CSI_PERIODIC_PATRN_LEN = "4096" *) (* C_CSI_PERIODIC_TIME = "50" *) 
(* C_CSI_PIXEL_MODE = "1" *) (* C_CSI_VID_INTERFACE = "0" *) (* C_CSI_XMIT_ALT_DESKEW = "0" *) 
(* C_CSI_XMIT_INIT_DESKEW = "0" *) (* C_CSI_XMIT_PERIODIC_DESKEW = "0" *) (* C_EN_REG_BASED_FE_GEN = "0" *) 
(* C_S_AXI_ADDR_WIDTH = "7" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* LBUF_WIDTH = "26" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core
   (s_axis_aclk,
    s_axis_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    cl_txclkactive,
    dphy_init_done,
    dl_tx_stop_st,
    s_axis_tready,
    s_axis_tvalid,
    s_axis_tlast,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tdest,
    s_axis_tuser,
    txbyteclkhs,
    txclkesc,
    core_clk_in,
    cl_enable,
    cl_txrequesths,
    cl_txulpsclk,
    cl_txulpsexit,
    dl0_txdatahs,
    dl0_txrequesths,
    dl0_forcetxstopmode,
    dl0_enable,
    dl0_txskewcalhs,
    dl0_txreadyhs,
    dl0_txulpsesc,
    dl0_txrequestesc,
    dl0_txulpsexit,
    dl0_ulpsactivenot,
    dl1_txdatahs,
    dl1_txrequesths,
    dl1_txreadyhs,
    dl1_forcetxstopmode,
    dl1_enable,
    dl1_txulpsesc,
    dl1_txrequestesc,
    dl1_txulpsexit,
    dl1_ulpsactivenot,
    dl1_txskewcalhs,
    dl2_txdatahs,
    dl2_txrequesths,
    dl2_txreadyhs,
    dl2_forcetxstopmode,
    dl2_enable,
    dl2_txulpsesc,
    dl2_txrequestesc,
    dl2_txulpsexit,
    dl2_ulpsactivenot,
    dl2_txskewcalhs,
    active_lanes_dphy,
    interrupt);
  input s_axis_aclk;
  input s_axis_aresetn;
  input [7:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [7:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input cl_txclkactive;
  input dphy_init_done;
  input dl_tx_stop_st;
  output s_axis_tready;
  input s_axis_tvalid;
  input s_axis_tlast;
  input [47:0]s_axis_tdata;
  input [5:0]s_axis_tkeep;
  input [1:0]s_axis_tdest;
  input [95:0]s_axis_tuser;
  input txbyteclkhs;
  input txclkesc;
  input core_clk_in;
  output cl_enable;
  output cl_txrequesths;
  output cl_txulpsclk;
  output cl_txulpsexit;
  output [7:0]dl0_txdatahs;
  output dl0_txrequesths;
  output dl0_forcetxstopmode;
  output dl0_enable;
  output dl0_txskewcalhs;
  input dl0_txreadyhs;
  output dl0_txulpsesc;
  output dl0_txrequestesc;
  output dl0_txulpsexit;
  input dl0_ulpsactivenot;
  output [7:0]dl1_txdatahs;
  output dl1_txrequesths;
  input dl1_txreadyhs;
  output dl1_forcetxstopmode;
  output dl1_enable;
  output dl1_txulpsesc;
  output dl1_txrequestesc;
  output dl1_txulpsexit;
  input dl1_ulpsactivenot;
  output dl1_txskewcalhs;
  output [7:0]dl2_txdatahs;
  output dl2_txrequesths;
  input dl2_txreadyhs;
  output dl2_forcetxstopmode;
  output dl2_enable;
  output dl2_txulpsesc;
  output dl2_txrequestesc;
  output dl2_txulpsexit;
  input dl2_ulpsactivenot;
  output dl2_txskewcalhs;
  output [2:0]active_lanes_dphy;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]active_lanes_axis_clk;
  wire [2:1]\^active_lanes_dphy ;
  wire [1:0]active_lanes_ppi_clk_w;
  wire afifo_empty;
  wire [33:0]afifo_rddata;
  wire afifo_rden;
  wire [32:0]afifo_wrdata;
  wire afifo_wren;
  wire [5:0]async_dc;
  wire cl_txclkactive;
  wire cl_txrequesths;
  wire cl_txulpsclk;
  wire cl_txulpsexit;
  wire clk_mode_axis_clk_w;
  wire clk_mode_ppi_clk_w;
  wire combnd_fifo_status_w;
  wire core_clk_in;
  wire dfifo_almost_full;
  wire dfifo_empty;
  wire [35:0]dfifo_rddata;
  wire dfifo_rden;
  wire [35:0]dfifo_wrdata;
  wire dfifo_wren;
  wire dl0_enable;
  wire [7:0]dl0_txdatahs;
  wire dl0_txreadyhs;
  wire dl0_txrequestesc;
  wire dl0_txrequesths;
  wire dl0_ulpsactivenot;
  wire dl1_enable;
  wire [7:0]dl1_txdatahs;
  wire dl1_txrequestesc;
  wire dl1_txrequesths;
  wire dl2_enable;
  wire [7:0]dl2_txdatahs;
  wire dl2_txrequestesc;
  wire dl2_txrequesths;
  wire dl2_txulpsesc;
  wire dl2_txulpsexit;
  wire dl_tx_stop_st;
  wire dphy_init_done;
  wire dphy_init_done_sensr_clk_w;
  wire [5:0]gsp_fifo_dc;
  wire gsp_fifo_empty;
  wire gsp_fifo_full;
  wire [23:0]gsp_fifo_rd_data;
  wire gsp_fifo_rd_en;
  wire [23:0]gsp_fifo_wr_data;
  wire gsp_fifo_wr_en;
  wire init_ppi_dn_w;
  wire interrupt;
  wire lbuf_empty;
  wire lbuf_full;
  wire lbuf_proj_full;
  wire [25:0]lbuf_rddata;
  wire lbuf_rden;
  wire [25:0]lbuf_wrdata;
  wire lbuf_wren;
  wire [4:0]ldf_dc;
  wire ldf_rst;
  wire line_sync_gen_axis_clk;
  wire master_resetn;
  wire packet_tranfr_dn_ppi_clk_w;
  wire packet_tranfr_dn_sensr_clk_w;
  wire pixel_under_run_ppi_clk_sensr_clk;
  wire ppi_clk_rst_n;
  wire [7:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [7:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [23:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [47:0]s_axis_tdata;
  wire [1:0]s_axis_tdest;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [95:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire sensr_rst_n;
  wire srst;
  wire strm_fifo_under_run_c;
  wire txbyteclkhs;
  wire txclkesc;
  wire txesc_clk_rst_n;
  wire ulps_entry_axis_clk;
  wire ulps_exited_axis_clk;
  wire NLW_clock_cross_fifo_almost_empty_UNCONNECTED;
  wire NLW_clock_cross_fifo_almost_full_UNCONNECTED;
  wire NLW_clock_cross_fifo_data_valid_UNCONNECTED;
  wire NLW_clock_cross_fifo_dbiterr_UNCONNECTED;
  wire NLW_clock_cross_fifo_full_UNCONNECTED;
  wire NLW_clock_cross_fifo_overflow_UNCONNECTED;
  wire NLW_clock_cross_fifo_prog_empty_UNCONNECTED;
  wire NLW_clock_cross_fifo_prog_full_UNCONNECTED;
  wire NLW_clock_cross_fifo_rd_rst_busy_UNCONNECTED;
  wire NLW_clock_cross_fifo_sbiterr_UNCONNECTED;
  wire NLW_clock_cross_fifo_underflow_UNCONNECTED;
  wire NLW_clock_cross_fifo_wr_ack_UNCONNECTED;
  wire NLW_clock_cross_fifo_wr_rst_busy_UNCONNECTED;
  wire [0:0]NLW_clock_cross_fifo_rd_data_count_UNCONNECTED;
  wire NLW_dist_fifo_almost_empty_UNCONNECTED;
  wire NLW_dist_fifo_data_valid_UNCONNECTED;
  wire NLW_dist_fifo_dbiterr_UNCONNECTED;
  wire NLW_dist_fifo_full_UNCONNECTED;
  wire NLW_dist_fifo_overflow_UNCONNECTED;
  wire NLW_dist_fifo_prog_empty_UNCONNECTED;
  wire NLW_dist_fifo_prog_full_UNCONNECTED;
  wire NLW_dist_fifo_rd_rst_busy_UNCONNECTED;
  wire NLW_dist_fifo_sbiterr_UNCONNECTED;
  wire NLW_dist_fifo_underflow_UNCONNECTED;
  wire NLW_dist_fifo_wr_ack_UNCONNECTED;
  wire NLW_dist_fifo_wr_rst_busy_UNCONNECTED;
  wire [0:0]NLW_dist_fifo_wr_data_count_UNCONNECTED;
  wire NLW_generic_fifo_almost_empty_UNCONNECTED;
  wire NLW_generic_fifo_almost_full_UNCONNECTED;
  wire NLW_generic_fifo_data_valid_UNCONNECTED;
  wire NLW_generic_fifo_dbiterr_UNCONNECTED;
  wire NLW_generic_fifo_overflow_UNCONNECTED;
  wire NLW_generic_fifo_prog_empty_UNCONNECTED;
  wire NLW_generic_fifo_prog_full_UNCONNECTED;
  wire NLW_generic_fifo_rd_rst_busy_UNCONNECTED;
  wire NLW_generic_fifo_sbiterr_UNCONNECTED;
  wire NLW_generic_fifo_underflow_UNCONNECTED;
  wire NLW_generic_fifo_wr_ack_UNCONNECTED;
  wire NLW_generic_fifo_wr_rst_busy_UNCONNECTED;
  wire [0:0]NLW_generic_fifo_wr_data_count_UNCONNECTED;
  wire [1:0]NLW_img_iface_iface_no_line_status_vc0_UNCONNECTED;
  wire [1:0]NLW_img_iface_iface_no_line_status_vc1_UNCONNECTED;
  wire [1:0]NLW_img_iface_iface_no_line_status_vc2_UNCONNECTED;
  wire [1:0]NLW_img_iface_iface_no_line_status_vc3_UNCONNECTED;
  wire NLW_ldf_cl_enable_UNCONNECTED;
  wire NLW_ldf_cntlr_ready_indic_UNCONNECTED;
  wire NLW_ldf_dl0_forcetxstopmode_UNCONNECTED;
  wire NLW_ldf_dl0_txskewcalhs_UNCONNECTED;
  wire NLW_ldf_dl1_forcetxstopmode_UNCONNECTED;
  wire NLW_ldf_dl1_txskewcalhs_UNCONNECTED;
  wire NLW_ldf_dl2_forcetxstopmode_UNCONNECTED;
  wire NLW_ldf_dl2_txskewcalhs_UNCONNECTED;
  wire NLW_ldf_dl3_enable_UNCONNECTED;
  wire NLW_ldf_dl3_forcetxstopmode_UNCONNECTED;
  wire NLW_ldf_dl3_txrequesths_UNCONNECTED;
  wire NLW_ldf_dl3_txskewcalhs_UNCONNECTED;
  wire [7:0]NLW_ldf_dl3_txdatahs_UNCONNECTED;
  wire NLW_line_buffer_almost_empty_UNCONNECTED;
  wire NLW_line_buffer_almost_full_UNCONNECTED;
  wire NLW_line_buffer_data_valid_UNCONNECTED;
  wire NLW_line_buffer_dbiterr_UNCONNECTED;
  wire NLW_line_buffer_overflow_UNCONNECTED;
  wire NLW_line_buffer_prog_empty_UNCONNECTED;
  wire NLW_line_buffer_rd_rst_busy_UNCONNECTED;
  wire NLW_line_buffer_sbiterr_UNCONNECTED;
  wire NLW_line_buffer_underflow_UNCONNECTED;
  wire NLW_line_buffer_wr_ack_UNCONNECTED;
  wire NLW_line_buffer_wr_rst_busy_UNCONNECTED;
  wire [0:0]NLW_line_buffer_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_line_buffer_wr_data_count_UNCONNECTED;
  wire [33:33]NLW_pktgn_blk_cdf_wr_data_UNCONNECTED;
  wire [7:0]NLW_reg_blk_frm_blkng_axis_clk_UNCONNECTED;
  wire [15:0]NLW_reg_blk_no_lines_vc0_axis_clk_UNCONNECTED;
  wire [15:0]NLW_reg_blk_no_lines_vc1_axis_clk_UNCONNECTED;
  wire [15:0]NLW_reg_blk_no_lines_vc2_axis_clk_UNCONNECTED;
  wire [15:0]NLW_reg_blk_no_lines_vc3_axis_clk_UNCONNECTED;
  wire [1:0]NLW_reg_blk_s_axi_bresp_UNCONNECTED;
  wire [31:24]NLW_reg_blk_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_reg_blk_s_axi_rresp_UNCONNECTED;
  wire NLW_rst_sync_blk_core_clk_rst_n_UNCONNECTED;
  wire NLW_rst_sync_blk_rst_4_ic_pc_ac_seq_out_UNCONNECTED;
  wire NLW_sync_blk_dl1_txulpsesc_UNCONNECTED;
  wire NLW_sync_blk_dl1_txulpsexit_UNCONNECTED;
  wire NLW_sync_blk_dl2_txulpsesc_UNCONNECTED;
  wire NLW_sync_blk_dl2_txulpsexit_UNCONNECTED;
  wire NLW_sync_blk_dl3_txreqesc_UNCONNECTED;
  wire NLW_sync_blk_dl3_txulpsesc_UNCONNECTED;
  wire NLW_sync_blk_dl3_txulpsexit_UNCONNECTED;
  wire NLW_sync_blk_dl_tx_stop_st_ppi_clk_UNCONNECTED;
  wire NLW_sync_blk_send_calib_patrn_ppi_clk_UNCONNECTED;
  wire [0:0]NLW_sync_blk_act_lanes_dphy_UNCONNECTED;

  assign active_lanes_dphy[2:1] = \^active_lanes_dphy [2:1];
  assign active_lanes_dphy[0] = \<const1> ;
  assign cl_enable = \<const1> ;
  assign dl0_forcetxstopmode = \<const0> ;
  assign dl0_txskewcalhs = \<const0> ;
  assign dl0_txulpsesc = dl2_txulpsesc;
  assign dl0_txulpsexit = dl2_txulpsexit;
  assign dl1_forcetxstopmode = \<const0> ;
  assign dl1_txskewcalhs = \<const0> ;
  assign dl1_txulpsesc = dl2_txulpsesc;
  assign dl1_txulpsexit = dl2_txulpsexit;
  assign dl2_forcetxstopmode = \<const0> ;
  assign dl2_txskewcalhs = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23:0] = \^s_axi_rdata [23:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "2" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_ASYNC = "16'b0000000000000100" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "0" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* READ_DATA_WIDTH = "34" *) 
  (* READ_MODE = "std" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0004" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "34" *) 
  (* WR_DATA_COUNT_WIDTH = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async clock_cross_fifo
       (.almost_empty(NLW_clock_cross_fifo_almost_empty_UNCONNECTED),
        .almost_full(NLW_clock_cross_fifo_almost_full_UNCONNECTED),
        .data_valid(NLW_clock_cross_fifo_data_valid_UNCONNECTED),
        .dbiterr(NLW_clock_cross_fifo_dbiterr_UNCONNECTED),
        .din({1'b0,afifo_wrdata}),
        .dout(afifo_rddata),
        .empty(afifo_empty),
        .full(NLW_clock_cross_fifo_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_clock_cross_fifo_overflow_UNCONNECTED),
        .prog_empty(NLW_clock_cross_fifo_prog_empty_UNCONNECTED),
        .prog_full(NLW_clock_cross_fifo_prog_full_UNCONNECTED),
        .rd_clk(txbyteclkhs),
        .rd_data_count(NLW_clock_cross_fifo_rd_data_count_UNCONNECTED[0]),
        .rd_en(afifo_rden),
        .rd_rst_busy(NLW_clock_cross_fifo_rd_rst_busy_UNCONNECTED),
        .rst(srst),
        .sbiterr(NLW_clock_cross_fifo_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_clock_cross_fifo_underflow_UNCONNECTED),
        .wr_ack(NLW_clock_cross_fifo_wr_ack_UNCONNECTED),
        .wr_clk(s_axis_aclk),
        .wr_data_count(async_dc),
        .wr_en(afifo_wren),
        .wr_rst_busy(NLW_clock_cross_fifo_wr_rst_busy_UNCONNECTED));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0000010000001000" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "0" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "36" *) 
  (* READ_MODE = "std" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0408" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "36" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0 dist_fifo
       (.almost_empty(NLW_dist_fifo_almost_empty_UNCONNECTED),
        .almost_full(dfifo_almost_full),
        .data_valid(NLW_dist_fifo_data_valid_UNCONNECTED),
        .dbiterr(NLW_dist_fifo_dbiterr_UNCONNECTED),
        .din(dfifo_wrdata),
        .dout(dfifo_rddata),
        .empty(dfifo_empty),
        .full(NLW_dist_fifo_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_dist_fifo_overflow_UNCONNECTED),
        .prog_empty(NLW_dist_fifo_prog_empty_UNCONNECTED),
        .prog_full(NLW_dist_fifo_prog_full_UNCONNECTED),
        .rd_data_count(ldf_dc),
        .rd_en(dfifo_rden),
        .rd_rst_busy(NLW_dist_fifo_rd_rst_busy_UNCONNECTED),
        .rst(ldf_rst),
        .sbiterr(NLW_dist_fifo_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_dist_fifo_underflow_UNCONNECTED),
        .wr_ack(NLW_dist_fifo_wr_ack_UNCONNECTED),
        .wr_clk(txbyteclkhs),
        .wr_data_count(NLW_dist_fifo_wr_data_count_UNCONNECTED[0]),
        .wr_en(dfifo_wren),
        .wr_rst_busy(NLW_dist_fifo_wr_rst_busy_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    dist_fifo_i_1
       (.I0(ppi_clk_rst_n),
        .O(ldf_rst));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0000010000000000" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "0" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "6" *) 
  (* READ_DATA_WIDTH = "24" *) 
  (* READ_MODE = "std" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0400" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "24" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1 generic_fifo
       (.almost_empty(NLW_generic_fifo_almost_empty_UNCONNECTED),
        .almost_full(NLW_generic_fifo_almost_full_UNCONNECTED),
        .data_valid(NLW_generic_fifo_data_valid_UNCONNECTED),
        .dbiterr(NLW_generic_fifo_dbiterr_UNCONNECTED),
        .din(gsp_fifo_wr_data),
        .dout(gsp_fifo_rd_data),
        .empty(gsp_fifo_empty),
        .full(gsp_fifo_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_generic_fifo_overflow_UNCONNECTED),
        .prog_empty(NLW_generic_fifo_prog_empty_UNCONNECTED),
        .prog_full(NLW_generic_fifo_prog_full_UNCONNECTED),
        .rd_data_count(gsp_fifo_dc),
        .rd_en(gsp_fifo_rd_en),
        .rd_rst_busy(NLW_generic_fifo_rd_rst_busy_UNCONNECTED),
        .rst(srst),
        .sbiterr(NLW_generic_fifo_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_generic_fifo_underflow_UNCONNECTED),
        .wr_ack(NLW_generic_fifo_wr_ack_UNCONNECTED),
        .wr_clk(s_axis_aclk),
        .wr_data_count(NLW_generic_fifo_wr_data_count_UNCONNECTED[0]),
        .wr_en(gsp_fifo_wr_en),
        .wr_rst_busy(NLW_generic_fifo_wr_rst_busy_UNCONNECTED));
  (* C_AXIS_TDATA_WIDTH = "48" *) 
  (* C_CSI_PIXEL_MODE = "1" *) 
  (* C_CSI_VID_INTERFACE = "0" *) 
  (* C_EN_REG_BASED_FE_GEN = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* SF_WIDTH = "26" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_img_iface img_iface
       (.axis_rst_n(sensr_rst_n),
        .frm_blkng_reg({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .gsp_fifo_empty(gsp_fifo_empty),
        .gsp_fifo_rd_data(gsp_fifo_rd_data),
        .gsp_fifo_rd_en(gsp_fifo_rd_en),
        .iface_no_line_status_vc0(NLW_img_iface_iface_no_line_status_vc0_UNCONNECTED[1:0]),
        .iface_no_line_status_vc1(NLW_img_iface_iface_no_line_status_vc1_UNCONNECTED[1:0]),
        .iface_no_line_status_vc2(NLW_img_iface_iface_no_line_status_vc2_UNCONNECTED[1:0]),
        .iface_no_line_status_vc3(NLW_img_iface_iface_no_line_status_vc3_UNCONNECTED[1:0]),
        .img_no_lines_vc0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_no_lines_vc1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_no_lines_vc2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_no_lines_vc3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .line_sync_disable(line_sync_gen_axis_clk),
        .pkt_transfr_dn(packet_tranfr_dn_sensr_clk_w),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[41:34],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[27:20],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[13:0]}),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tuser[63:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tuser[6:0]}),
        .s_axis_tvalid(s_axis_tvalid),
        .sync_fifo_full(lbuf_proj_full),
        .sync_fifo_wr_data(lbuf_wrdata),
        .sync_fifo_wr_en(lbuf_wren),
        .vid_clk(1'b0),
        .vid_di({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_enable(1'b0),
        .vid_framenum({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_hsync(1'b0),
        .vid_linenum({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_pxl({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_vc({1'b0,1'b0}),
        .vid_vsync(1'b0),
        .vid_wc({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* C_CSI_CLK_PRE = "1" *) 
  (* C_CSI_EN_ACTIVELANES = "1" *) 
  (* C_CSI_INIT_DESKEW_PATRN_LEN = "4296" *) 
  (* C_CSI_LANES = "3" *) 
  (* C_CSI_PERIODIC_PATRN_LEN = "4096" *) 
  (* C_CSI_XMIT_ALT_DESKEW = "0" *) 
  (* C_CSI_XMIT_INIT_DESKEW = "0" *) 
  (* C_CSI_XMIT_PERIODIC_DESKEW = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf ldf
       (.active_lanes(active_lanes_ppi_clk_w),
        .cl_enable(NLW_ldf_cl_enable_UNCONNECTED),
        .cl_txclkactive(cl_txclkactive),
        .cl_txrequesths(cl_txrequesths),
        .clk_mode(clk_mode_ppi_clk_w),
        .cntlr_ready_indic(NLW_ldf_cntlr_ready_indic_UNCONNECTED),
        .dl0_enable(dl0_enable),
        .dl0_forcetxstopmode(NLW_ldf_dl0_forcetxstopmode_UNCONNECTED),
        .dl0_txdatahs(dl0_txdatahs),
        .dl0_txreadyhs(dl0_txreadyhs),
        .dl0_txrequesths(dl0_txrequesths),
        .dl0_txskewcalhs(NLW_ldf_dl0_txskewcalhs_UNCONNECTED),
        .dl1_enable(dl1_enable),
        .dl1_forcetxstopmode(NLW_ldf_dl1_forcetxstopmode_UNCONNECTED),
        .dl1_txdatahs(dl1_txdatahs),
        .dl1_txreadyhs(1'b0),
        .dl1_txrequesths(dl1_txrequesths),
        .dl1_txskewcalhs(NLW_ldf_dl1_txskewcalhs_UNCONNECTED),
        .dl2_enable(dl2_enable),
        .dl2_forcetxstopmode(NLW_ldf_dl2_forcetxstopmode_UNCONNECTED),
        .dl2_txdatahs(dl2_txdatahs),
        .dl2_txreadyhs(1'b0),
        .dl2_txrequesths(dl2_txrequesths),
        .dl2_txskewcalhs(NLW_ldf_dl2_txskewcalhs_UNCONNECTED),
        .dl3_enable(NLW_ldf_dl3_enable_UNCONNECTED),
        .dl3_forcetxstopmode(NLW_ldf_dl3_forcetxstopmode_UNCONNECTED),
        .dl3_txdatahs(NLW_ldf_dl3_txdatahs_UNCONNECTED[7:0]),
        .dl3_txreadyhs(1'b0),
        .dl3_txrequesths(NLW_ldf_dl3_txrequesths_UNCONNECTED),
        .dl3_txskewcalhs(NLW_ldf_dl3_txskewcalhs_UNCONNECTED),
        .dl_tx_stop_st(1'b0),
        .dphy_init_done(dphy_init_done),
        .ldf_empty(dfifo_empty),
        .ldf_rd_data(dfifo_rddata),
        .ldf_rd_en(dfifo_rden),
        .packet_tranfr_dn(packet_tranfr_dn_ppi_clk_w),
        .ppi_clk(txbyteclkhs),
        .ppi_clk_rst_n(ppi_clk_rst_n),
        .rst_4_ic_pc_ac_seq(1'b0),
        .send_periodic_patrn(1'b0),
        .strm_fifo_under_run(strm_fifo_under_run_c));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0000000000000010" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_WRITE_DEPTH = "2048" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "2041" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "0" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* READ_DATA_WIDTH = "26" *) 
  (* READ_MODE = "std" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0002" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "26" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync line_buffer
       (.almost_empty(NLW_line_buffer_almost_empty_UNCONNECTED),
        .almost_full(NLW_line_buffer_almost_full_UNCONNECTED),
        .data_valid(NLW_line_buffer_data_valid_UNCONNECTED),
        .dbiterr(NLW_line_buffer_dbiterr_UNCONNECTED),
        .din(lbuf_wrdata),
        .dout(lbuf_rddata),
        .empty(lbuf_empty),
        .full(lbuf_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_line_buffer_overflow_UNCONNECTED),
        .prog_empty(NLW_line_buffer_prog_empty_UNCONNECTED),
        .prog_full(lbuf_proj_full),
        .rd_data_count(NLW_line_buffer_rd_data_count_UNCONNECTED[0]),
        .rd_en(lbuf_rden),
        .rd_rst_busy(NLW_line_buffer_rd_rst_busy_UNCONNECTED),
        .rst(srst),
        .sbiterr(NLW_line_buffer_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_line_buffer_underflow_UNCONNECTED),
        .wr_ack(NLW_line_buffer_wr_ack_UNCONNECTED),
        .wr_clk(s_axis_aclk),
        .wr_data_count(NLW_line_buffer_wr_data_count_UNCONNECTED[0]),
        .wr_en(lbuf_wren),
        .wr_rst_busy(NLW_line_buffer_wr_rst_busy_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    line_buffer_i_1
       (.I0(sensr_rst_n),
        .O(srst));
  (* C_CSI_PIXEL_MODE = "1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* SF_WIDTH = "26" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_pkt_gen_blk pktgn_blk
       (.cdf_fifo_full(1'b0),
        .cdf_wr_data({NLW_pktgn_blk_cdf_wr_data_UNCONNECTED[33],afifo_wrdata}),
        .cdf_wr_en(afifo_wren),
        .fifo_dc({async_dc[5:1],1'b0}),
        .sensr_clk(s_axis_aclk),
        .sensr_rst_n(sensr_rst_n),
        .sync_fifo_empty(lbuf_empty),
        .sync_fifo_rd_data(lbuf_rddata),
        .sync_fifo_rd_en(lbuf_rden));
  (* CRC_INS = "3'b011" *) 
  (* C_CSI_CRC_ENABLE = "1" *) 
  (* C_IS_EVAL = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* EXTRA_CHK = "3'b100" *) 
  (* LP_END = "3'b010" *) 
  (* LP_IN_PRGS = "3'b001" *) 
  (* LP_WAIT = "3'b000" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer pktzr
       (.cdf_empty(afifo_empty),
        .cdf_rd_data({1'b0,afifo_rddata[32:0]}),
        .cdf_rd_en(afifo_rden),
        .ldf_data_count({ldf_dc[4:1],1'b0}),
        .ldf_fifo_full(dfifo_almost_full),
        .ldf_wr_data(dfifo_wrdata),
        .ldf_wr_en(dfifo_wren),
        .ppi_clk(txbyteclkhs),
        .ppi_clk_rst_n(ppi_clk_rst_n));
  (* ADDR_WIDTH = "7" *) 
  (* C_CSI_EN_ACTIVELANES = "1" *) 
  (* C_CSI_LANES = "3" *) 
  (* C_CSI_PIXEL_MODE = "1" *) 
  (* C_EN_REG_BASED_FE_GEN = "0" *) 
  (* DATA_WIDTH = "32" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ISR_BITS = "5'b10000" *) 
  (* RESP_WIDTH = "2" *) 
  (* STB_WIDTH = "4" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface reg_blk
       (.active_lanes_axis_clk(active_lanes_axis_clk),
        .clk_mode_axis_clk(clk_mode_axis_clk_w),
        .csi2_tx_rdy_axis_clk(combnd_fifo_status_w),
        .dphy_init_done_snsr_clk(dphy_init_done_sensr_clk_w),
        .frm_blkng_axis_clk(NLW_reg_blk_frm_blkng_axis_clk_UNCONNECTED[7:0]),
        .gsp_fifo_data_axis_clk(gsp_fifo_wr_data),
        .gsp_fifo_full_axis_clk(gsp_fifo_full),
        .gsp_fifo_valid_axis_clk(gsp_fifo_wr_en),
        .gsp_fill_status_axis_clk(gsp_fifo_dc),
        .interrupt(interrupt),
        .line_buffr_full_axis_clk(lbuf_full),
        .line_sync_gen_axis_clk(line_sync_gen_axis_clk),
        .master_resetn(master_resetn),
        .no_line_status_vc0_axis_clk({1'b0,1'b0}),
        .no_line_status_vc1_axis_clk({1'b0,1'b0}),
        .no_line_status_vc2_axis_clk({1'b0,1'b0}),
        .no_line_status_vc3_axis_clk({1'b0,1'b0}),
        .no_lines_vc0_axis_clk(NLW_reg_blk_no_lines_vc0_axis_clk_UNCONNECTED[15:0]),
        .no_lines_vc1_axis_clk(NLW_reg_blk_no_lines_vc1_axis_clk_UNCONNECTED[15:0]),
        .no_lines_vc2_axis_clk(NLW_reg_blk_no_lines_vc2_axis_clk_UNCONNECTED[15:0]),
        .no_lines_vc3_axis_clk(NLW_reg_blk_no_lines_vc3_axis_clk_UNCONNECTED[15:0]),
        .pixel_under_run_axis_clk(pixel_under_run_ppi_clk_sensr_clk),
        .s_axi_araddr({s_axi_araddr[6:2],1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[6:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_reg_blk_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({NLW_reg_blk_s_axi_rdata_UNCONNECTED[31:24],\^s_axi_rdata }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_reg_blk_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[23:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn),
        .ulps_entry_axis_clk(ulps_entry_axis_clk),
        .ulps_exited_axis_clk(ulps_exited_axis_clk),
        .unsup_rsvd_err_axis_clk(init_ppi_dn_w));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reset_sync_blk rst_sync_blk
       (.core_clk_in(core_clk_in),
        .core_clk_rst_n(NLW_rst_sync_blk_core_clk_rst_n_UNCONNECTED),
        .master_resetn(master_resetn),
        .ppi_clk(txbyteclkhs),
        .ppi_clk_rst_n(ppi_clk_rst_n),
        .rst_4_ic_pc_ac_seq_in(dphy_init_done),
        .rst_4_ic_pc_ac_seq_out(NLW_rst_sync_blk_rst_4_ic_pc_ac_seq_out_UNCONNECTED),
        .s_axis_aclk(s_axis_aclk),
        .sensr_rst_n(sensr_rst_n),
        .txclkesc(txclkesc),
        .txesc_clk_rst_n(txesc_clk_rst_n));
  (* C_CSI_EN_ACTIVELANES = "1" *) 
  (* C_CSI_LANES = "3" *) 
  (* C_CSI_PERIODIC_CNTR_WIDTH = "32" *) 
  (* C_CSI_PERIODIC_TIME = "50" *) 
  (* C_CSI_XMIT_PERIODIC_DESKEW = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk sync_blk
       (.act_lanes_dphy({\^active_lanes_dphy ,NLW_sync_blk_act_lanes_dphy_UNCONNECTED[0]}),
        .active_lanes(active_lanes_axis_clk),
        .active_lanes_ppi_clk(active_lanes_ppi_clk_w),
        .async_empty(afifo_empty),
        .cl_txulpsclk(cl_txulpsclk),
        .cl_txulpsclkexit(cl_txulpsexit),
        .clk_mode_axis_clk(clk_mode_axis_clk_w),
        .clk_mode_ppi_clk(clk_mode_ppi_clk_w),
        .cntlr_ready_indic_ppi_clk(1'b1),
        .combnd_fifo_status(combnd_fifo_status_w),
        .core_clk_in(core_clk_in),
        .core_clk_rst_n(1'b0),
        .dl0_txreqesc(dl0_txrequestesc),
        .dl0_txulpsactivenot(dl0_ulpsactivenot),
        .dl0_txulpsesc(dl2_txulpsesc),
        .dl0_txulpsexit(dl2_txulpsexit),
        .dl1_txreqesc(dl1_txrequestesc),
        .dl1_txulpsactivenot(1'b0),
        .dl1_txulpsesc(NLW_sync_blk_dl1_txulpsesc_UNCONNECTED),
        .dl1_txulpsexit(NLW_sync_blk_dl1_txulpsexit_UNCONNECTED),
        .dl2_txreqesc(dl2_txrequestesc),
        .dl2_txulpsactivenot(1'b0),
        .dl2_txulpsesc(NLW_sync_blk_dl2_txulpsesc_UNCONNECTED),
        .dl2_txulpsexit(NLW_sync_blk_dl2_txulpsexit_UNCONNECTED),
        .dl3_txreqesc(NLW_sync_blk_dl3_txreqesc_UNCONNECTED),
        .dl3_txulpsactivenot(1'b0),
        .dl3_txulpsesc(NLW_sync_blk_dl3_txulpsesc_UNCONNECTED),
        .dl3_txulpsexit(NLW_sync_blk_dl3_txulpsexit_UNCONNECTED),
        .dl_tx_stop_st_core_clk(dl_tx_stop_st),
        .dl_tx_stop_st_ppi_clk(NLW_sync_blk_dl_tx_stop_st_ppi_clk_UNCONNECTED),
        .dphy_init_done(dphy_init_done),
        .dphy_init_done_sensr_clk(dphy_init_done_sensr_clk_w),
        .init_ppi_dn(init_ppi_dn_w),
        .ldf_fifo_empty(dfifo_empty),
        .lin_buf_empty(lbuf_empty),
        .packet_tranfr_dn_ppi_clk(packet_tranfr_dn_ppi_clk_w),
        .packet_tranfr_dn_ppi_clk_sensr_clk(packet_tranfr_dn_sensr_clk_w),
        .pixel_under_run_ppi_clk(strm_fifo_under_run_c),
        .pixel_under_run_ppi_clk_sensr_clk(pixel_under_run_ppi_clk_sensr_clk),
        .ppi_clk(txbyteclkhs),
        .ppi_clk_rst_n(ppi_clk_rst_n),
        .send_calib_patrn_ppi_clk(NLW_sync_blk_send_calib_patrn_ppi_clk_UNCONNECTED),
        .sensr_clk(s_axis_aclk),
        .sensr_rst_n(sensr_rst_n),
        .txclkesc(txclkesc),
        .txesc_clk_rst_n(txesc_clk_rst_n),
        .ulps_entry_axis_clk(ulps_entry_axis_clk),
        .ulps_isr(ulps_exited_axis_clk));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b0" *) (* RST_ACTIVE_HIGH = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire reset_pol;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  LUT1 #(
    .INIT(2'h1)) 
    \arststages_ff[1]_i_1 
       (.I0(src_arst),
        .O(reset_pol));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire reset_pol;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  LUT1 #(
    .INIT(2'h1)) 
    \arststages_ff[1]_i_1 
       (.I0(src_arst),
        .O(reset_pol));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire reset_pol;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  LUT1 #(
    .INIT(2'h1)) 
    \arststages_ff[1]_i_1 
       (.I0(src_arst),
        .O(reset_pol));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire reset_pol;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  LUT1 #(
    .INIT(2'h1)) 
    \arststages_ff[1]_i_1 
       (.I0(src_arst),
        .O(reset_pol));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire reset_pol;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  LUT1 #(
    .INIT(2'h1)) 
    \arststages_ff[1]_i_1 
       (.I0(src_arst),
        .O(reset_pol));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  wire [4:0]\^dest_out_bin ;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  assign dest_out_bin[5] = \dest_graysync_ff[1] [5];
  assign dest_out_bin[4:0] = \^dest_out_bin [4:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [4]),
        .I4(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [5]),
        .O(\^dest_out_bin [4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  wire [4:0]\^dest_out_bin ;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  assign dest_out_bin[5] = \dest_graysync_ff[1] [5];
  assign dest_out_bin[4:0] = \^dest_out_bin [4:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [4]),
        .I4(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [5]),
        .O(\^dest_out_bin [4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_EXT_HSK = "1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_SYNC_FF = "2" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "HANDSHAKE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake
   (src_clk,
    src_in,
    src_send,
    src_rcv,
    dest_clk,
    dest_out,
    dest_req,
    dest_ack);
  input src_clk;
  input [1:0]src_in;
  input src_send;
  output src_rcv;
  input dest_clk;
  output [1:0]dest_out;
  output dest_req;
  input dest_ack;

  wire dest_ack;
  wire dest_clk;
  (* DIRECT_ENABLE *) wire dest_hsdata_en;
  (* RTL_KEEP = "true" *) (* xpm_cdc = "HANDSHAKE" *) wire [1:0]dest_hsdata_ff;
  wire dest_req;
  wire dest_req_nxt;
  wire p_0_in;
  wire src_clk;
  wire [1:0]src_hsdata_ff;
  wire [1:0]src_in;
  wire src_rcv;
  wire src_send;
  wire src_sendd_ff;

  assign dest_out[1:0] = dest_hsdata_ff;
  LUT2 #(
    .INIT(4'h2)) 
    dest_hsdata_en_inferred_i_1
       (.I0(dest_req_nxt),
        .I1(dest_req),
        .O(dest_hsdata_en));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[0] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[0]),
        .Q(dest_hsdata_ff[0]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[1] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[1]),
        .Q(dest_hsdata_ff[1]),
        .R(1'b0));
  FDRE dest_req_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_req_nxt),
        .Q(dest_req),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \src_hsdata_ff[1]_i_1 
       (.I0(src_sendd_ff),
        .O(p_0_in));
  FDRE \src_hsdata_ff_reg[0] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[0]),
        .Q(src_hsdata_ff[0]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[1] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[1]),
        .Q(src_hsdata_ff[1]),
        .R(1'b0));
  FDRE src_sendd_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_send),
        .Q(src_sendd_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single xpm_cdc_single_dest2src_inst
       (.dest_clk(src_clk),
        .dest_out(src_rcv),
        .src_clk(dest_clk),
        .src_in(dest_ack));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28 xpm_cdc_single_src2dest_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_req_nxt),
        .src_clk(src_clk),
        .src_in(src_sendd_ff));
endmodule

(* DEST_EXT_HSK = "1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* ORIG_REF_NAME = "xpm_cdc_handshake" *) (* SIM_ASSERT_CHK = "0" *) (* SRC_SYNC_FF = "2" *) 
(* VERSION = "0" *) (* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "HANDSHAKE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1
   (src_clk,
    src_in,
    src_send,
    src_rcv,
    dest_clk,
    dest_out,
    dest_req,
    dest_ack);
  input src_clk;
  input [1:0]src_in;
  input src_send;
  output src_rcv;
  input dest_clk;
  output [1:0]dest_out;
  output dest_req;
  input dest_ack;

  wire dest_ack;
  wire dest_clk;
  (* DIRECT_ENABLE *) wire dest_hsdata_en;
  (* RTL_KEEP = "true" *) (* xpm_cdc = "HANDSHAKE" *) wire [1:0]dest_hsdata_ff;
  wire dest_req;
  wire dest_req_nxt;
  wire p_0_in;
  wire src_clk;
  wire [1:0]src_hsdata_ff;
  wire [1:0]src_in;
  wire src_rcv;
  wire src_send;
  wire src_sendd_ff;

  assign dest_out[1:0] = dest_hsdata_ff;
  LUT2 #(
    .INIT(4'h2)) 
    dest_hsdata_en_inferred_i_1
       (.I0(dest_req_nxt),
        .I1(dest_req),
        .O(dest_hsdata_en));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[0] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[0]),
        .Q(dest_hsdata_ff[0]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[1] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[1]),
        .Q(dest_hsdata_ff[1]),
        .R(1'b0));
  FDRE dest_req_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_req_nxt),
        .Q(dest_req),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \src_hsdata_ff[1]_i_1 
       (.I0(src_sendd_ff),
        .O(p_0_in));
  FDRE \src_hsdata_ff_reg[0] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[0]),
        .Q(src_hsdata_ff[0]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[1] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[1]),
        .Q(src_hsdata_ff[1]),
        .R(1'b0));
  FDRE src_sendd_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_send),
        .Q(src_sendd_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16 xpm_cdc_single_dest2src_inst
       (.dest_clk(src_clk),
        .dest_out(src_rcv),
        .src_clk(dest_clk),
        .src_in(dest_ack));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15 xpm_cdc_single_src2dest_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_req_nxt),
        .src_clk(src_clk),
        .src_in(src_sendd_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* REG_OUTPUT = "0" *) 
(* RST_USED = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "PULSE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_event_ff_i_1_n_0;
  wire dest_pulse;
  wire dest_rst;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;
  wire src_rst;

  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dest_event_ff_i_1
       (.I0(dest_sync_out),
        .I1(dest_rst),
        .O(dest_event_ff_i_1_n_0));
  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_event_ff_i_1_n_0),
        .Q(dest_event_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_rst),
        .I2(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(src_rst));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(src_rst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(src_clk),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn
   (ram_full_i0,
    leaving_empty0,
    ram_rd_en_pf,
    Q,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    rd_en,
    \count_value_i_reg[10]_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \count_value_i_reg[10]_1 ,
    wr_clk);
  output ram_full_i0;
  output leaving_empty0;
  output ram_rd_en_pf;
  output [10:0]Q;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input rd_en;
  input \count_value_i_reg[10]_0 ;
  input [10:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 ;
  input [10:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\count_value_i_reg[10]_1 ;
  input wr_clk;

  wire [10:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[10]_i_1__2_n_0 ;
  wire \count_value_i[10]_i_2__2_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire \count_value_i[9]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_2__2_n_0 ;
  wire \count_value_i_reg[10]_0 ;
  wire [0:0]\count_value_i_reg[10]_1 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire [10:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [10:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire leaving_empty0;
  wire ram_full_i0;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[10]_i_1__2 
       (.I0(\count_value_i[10]_i_2__2_n_0 ),
        .I1(Q[9]),
        .I2(Q[10]),
        .O(\count_value_i[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2__2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\count_value_i[8]_i_2__0_n_0 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\count_value_i[10]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i[8]_i_2__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[8]_i_1__2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\count_value_i[8]_i_2__0_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[8]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(\count_value_i_reg[10]_0 ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_rd_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[10]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[10]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[10]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[10]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[10]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[10]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[10]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[10]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[10]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[10]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00008080)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(leaving_empty0),
        .I4(ram_rd_en_pf),
        .I5(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(ram_full_i0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [9]),
        .I2(Q[10]),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [10]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [10]),
        .I1(Q[10]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [9]),
        .I3(Q[9]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I5(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0 ),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [6]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[10]_0 ),
        .O(ram_rd_en_pf));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn_13
   (empty_i0,
    Q,
    rd_en,
    leaving_empty0,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    wr_clk);
  output empty_i0;
  output [10:0]Q;
  input rd_en;
  input leaving_empty0;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [10:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input wr_clk;

  wire [10:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[10]_i_1__0_n_0 ;
  wire \count_value_i[10]_i_2__0_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire empty_i0;
  wire \gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [10:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire leaving_empty0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__0 
       (.I0(Q[8]),
        .I1(\count_value_i[10]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00008080)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(rd_en),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(leaving_empty0),
        .I4(ram_wr_en_pf),
        .I5(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .O(empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_0 [10]),
        .I1(Q[10]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [9]),
        .I3(Q[9]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0
   (Q,
    E,
    rd_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[1]_0 ,
    wr_clk);
  output [10:0]Q;
  input [0:0]E;
  input rd_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input wr_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[10]_i_1__1_n_0 ;
  wire \count_value_i[10]_i_2__1_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire \count_value_i[9]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_2__1_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rd_en;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[10]_i_1__1 
       (.I0(\count_value_i[10]_i_2__1_n_0 ),
        .I1(Q[9]),
        .I2(Q[10]),
        .O(\count_value_i[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2__1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\count_value_i[8]_i_2_n_0 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\count_value_i[10]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[8]_i_1__1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\count_value_i[8]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(\count_value_i[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(\count_value_i_reg[5]_0 ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__1_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(E),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0_14
   (Q,
    D,
    ram_wr_en_pf,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[1]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] ,
    wr_clk);
  output [10:0]Q;
  output [10:0]D;
  input ram_wr_en_pf;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input rst_d1;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  input [10:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] ;
  input wr_clk;

  wire [10:0]D;
  wire [10:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[10]_i_1_n_0 ;
  wire \count_value_i[10]_i_2_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0 ;
  wire [10:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_7 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1 
       (.I0(Q[8]),
        .I1(\count_value_i[10]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[1]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2 
       (.I0(Q[10]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [10]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [9]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [8]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0 ));
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED [7:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[9:8]}),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED [7:3],D[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4_n_0 }));
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ),
        .CI_TOP(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7 }),
        .DI(Q[7:0]),
        .O(D[7:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2
   (ram_full_i0,
    leaving_empty0,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    rd_en,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2 ,
    \count_value_i_reg[5]_0 ,
    wr_clk);
  output ram_full_i0;
  output leaving_empty0;
  output [5:0]Q;
  output [0:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [0:0]E;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input rd_en;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [4:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  input [4:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2 ;
  input [0:0]\count_value_i_reg[5]_0 ;
  input wr_clk;

  wire [0:0]E;
  wire [5:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[5]_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire [4:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  wire [4:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2 ;
  wire [0:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_full1;
  wire leaving_empty0;
  wire ram_full_i0;
  wire rd_en;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__0 
       (.I0(\count_value_i[5]_i_2__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[5]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(going_full1),
        .I2(leaving_empty0),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I4(rd_en),
        .I5(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .O(ram_full_i0));
  LUT5 #(
    .INIT(32'h90000090)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2 [4]),
        .I4(Q[4]),
        .O(going_full1));
  LUT5 #(
    .INIT(32'h90000090)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [4]),
        .I4(Q[4]),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(rd_en),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_0
   (empty_i0,
    Q,
    D,
    rd_en,
    leaving_empty0,
    E,
    empty,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \grdc.rd_data_count_i_reg[5] ,
    wr_clk);
  output empty_i0;
  output [4:0]Q;
  output [5:0]D;
  input rd_en;
  input leaving_empty0;
  input [0:0]E;
  input empty;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [4:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [5:0]\grdc.rd_data_count_i_reg[5] ;
  input wr_clk;

  wire [5:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [5:5]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire empty;
  wire empty_i0;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [4:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire \grdc.rd_data_count_i[5]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_4_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_5_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_6_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_7_n_0 ;
  wire [5:0]\grdc.rd_data_count_i_reg[5] ;
  wire \grdc.rd_data_count_i_reg[5]_i_1_n_3 ;
  wire \grdc.rd_data_count_i_reg[5]_i_1_n_4 ;
  wire \grdc.rd_data_count_i_reg[5]_i_1_n_5 ;
  wire \grdc.rd_data_count_i_reg[5]_i_1_n_6 ;
  wire \grdc.rd_data_count_i_reg[5]_i_1_n_7 ;
  wire leaving_empty0;
  wire rd_en;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:5]\NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[5]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(count_value_i),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(count_value_i),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(rd_en),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(empty),
        .O(empty_i0));
  LUT5 #(
    .INIT(32'h90000090)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg [4]),
        .I4(Q[4]),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_2 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[5] [5]),
        .O(\grdc.rd_data_count_i[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_3 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[5] [4]),
        .O(\grdc.rd_data_count_i[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_4 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[5] [3]),
        .O(\grdc.rd_data_count_i[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_5 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[5] [2]),
        .O(\grdc.rd_data_count_i[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_6 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[5] [1]),
        .O(\grdc.rd_data_count_i[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_7 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[5] [0]),
        .O(\grdc.rd_data_count_i[5]_i_7_n_0 ));
  CARRY8 \grdc.rd_data_count_i_reg[5]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED [7:5],\grdc.rd_data_count_i_reg[5]_i_1_n_3 ,\grdc.rd_data_count_i_reg[5]_i_1_n_4 ,\grdc.rd_data_count_i_reg[5]_i_1_n_5 ,\grdc.rd_data_count_i_reg[5]_i_1_n_6 ,\grdc.rd_data_count_i_reg[5]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,Q}),
        .O({\NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED [7:6],D}),
        .S({1'b0,1'b0,\grdc.rd_data_count_i[5]_i_2_n_0 ,\grdc.rd_data_count_i[5]_i_3_n_0 ,\grdc.rd_data_count_i[5]_i_4_n_0 ,\grdc.rd_data_count_i[5]_i_5_n_0 ,\grdc.rd_data_count_i[5]_i_6_n_0 ,\grdc.rd_data_count_i[5]_i_7_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_10
   (Q,
    D,
    full,
    wr_en,
    rst_d1,
    wrst_busy,
    \gwdc.wr_data_count_i_reg[5] ,
    E,
    wr_clk);
  output [5:0]Q;
  output [5:0]D;
  input full;
  input wr_en;
  input rst_d1;
  input wrst_busy;
  input [5:0]\gwdc.wr_data_count_i_reg[5] ;
  input [0:0]E;
  input wr_clk;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire full;
  wire \gwdc.wr_data_count_i[5]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_7_n_0 ;
  wire [5:0]\gwdc.wr_data_count_i_reg[5] ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_7 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;
  wire [7:5]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[5]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[1]),
        .I1(full),
        .I2(wr_en),
        .I3(rst_d1),
        .I4(wrst_busy),
        .I5(Q[0]),
        .O(\count_value_i[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_2 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[5] [5]),
        .O(\gwdc.wr_data_count_i[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_3 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[5] [4]),
        .O(\gwdc.wr_data_count_i[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_4 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[5] [3]),
        .O(\gwdc.wr_data_count_i[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_5 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[5] [2]),
        .O(\gwdc.wr_data_count_i[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_6 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[5] [1]),
        .O(\gwdc.wr_data_count_i[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_7 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[5] [0]),
        .O(\gwdc.wr_data_count_i[5]_i_7_n_0 ));
  CARRY8 \gwdc.wr_data_count_i_reg[5]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED [7:5],\gwdc.wr_data_count_i_reg[5]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,Q[4:0]}),
        .O({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED [7:6],D}),
        .S({1'b0,1'b0,\gwdc.wr_data_count_i[5]_i_2_n_0 ,\gwdc.wr_data_count_i[5]_i_3_n_0 ,\gwdc.wr_data_count_i[5]_i_4_n_0 ,\gwdc.wr_data_count_i[5]_i_5_n_0 ,\gwdc.wr_data_count_i[5]_i_6_n_0 ,\gwdc.wr_data_count_i[5]_i_7_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_7
   (Q,
    E,
    \count_value_i_reg[2]_0 ,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[5]_0 ,
    rd_en,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    SR,
    rd_clk);
  output [5:0]Q;
  output [0:0]E;
  output \count_value_i_reg[2]_0 ;
  input \count_value_i_reg[4]_0 ;
  input \count_value_i_reg[5]_0 ;
  input rd_en;
  input [2:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [2:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire rd_clk;
  wire rd_en;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[4]_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[4]),
        .I1(\count_value_i[5]_i_2__0_n_0 ),
        .I2(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[5]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(rd_en),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[2]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [2]),
        .I2(Q[1]),
        .I3(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[5]_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[1]_0 ,
    E,
    wr_clk);
  output [4:0]Q;
  input [0:0]\count_value_i_reg[1]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_1
   (Q,
    \count_value_i_reg[1]_0 ,
    E,
    wr_clk);
  output [4:0]Q;
  input [0:0]\count_value_i_reg[1]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_11
   (\count_value_i_reg[4]_0 ,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    E,
    wr_clk);
  output \count_value_i_reg[4]_0 ;
  output [1:0]Q;
  input [2:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [4:2]count_value_i;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire [2:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(count_value_i[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(count_value_i[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(count_value_i[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(count_value_i[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(count_value_i[2]),
        .I4(count_value_i[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(count_value_i[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(count_value_i[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(count_value_i[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(count_value_i[4]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [2]),
        .I2(count_value_i[3]),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I5(count_value_i[2]),
        .O(\count_value_i_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_8
   (empty_i0,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    \gen_pf_ic_rc.ram_empty_i_reg_0 ,
    \gen_pf_ic_rc.ram_empty_i_reg_1 ,
    rd_en,
    \gen_pf_ic_rc.ram_empty_i_reg_2 ,
    Q,
    SR,
    E,
    rd_clk);
  output empty_i0;
  output \gen_pf_ic_rc.ram_empty_i_reg ;
  input \gen_pf_ic_rc.ram_empty_i_reg_0 ;
  input \gen_pf_ic_rc.ram_empty_i_reg_1 ;
  input rd_en;
  input \gen_pf_ic_rc.ram_empty_i_reg_2 ;
  input [4:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire empty_i0;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_6_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_1 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_2 ;
  wire rd_clk;
  wire rd_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \count_value_i[4]_i_2 
       (.I0(\gen_pf_ic_rc.ram_empty_i_reg_2 ),
        .I1(rd_en),
        .O(\gen_pf_ic_rc.ram_empty_i_reg ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(\gen_pf_ic_rc.ram_empty_i_reg_0 ),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_1 ),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ),
        .O(empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(rd_en),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_2 ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ram_empty_i_i_6 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized4
   (\count_value_i_reg[4]_0 ,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    E,
    wr_clk);
  output \count_value_i_reg[4]_0 ;
  output [1:0]Q;
  input [2:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire [2:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire wr_clk;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [2]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6
   (\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \count_value_i_reg[3]_0 ,
    ram_full_i0,
    leaving_empty0,
    E,
    D,
    almost_full,
    Q,
    rst_d1,
    rst,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    rd_en,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    ram_wr_en_i,
    full,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    \grdc.rd_data_count_i_reg[4] ,
    wr_clk);
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output [3:0]\count_value_i_reg[3]_0 ;
  output ram_full_i0;
  output leaving_empty0;
  output [0:0]E;
  output [3:0]D;
  input almost_full;
  input [0:0]Q;
  input rst_d1;
  input rst;
  input [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input rd_en;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input ram_wr_en_i;
  input full;
  input [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input [4:0]\grdc.rd_data_count_i_reg[4] ;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire almost_full;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire full;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire going_afull;
  wire going_full1;
  wire \grdc.rd_data_count_i[4]_i_2_n_0 ;
  wire [4:0]\grdc.rd_data_count_i_reg[4] ;
  wire leaving_afull;
  wire leaving_empty0;
  wire ram_full_i0;
  wire ram_wr_en_i;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(Q));
  LUT6 #(
    .INIT(64'h00AA00AA000000F2)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(almost_full),
        .I1(leaving_afull),
        .I2(going_afull),
        .I3(Q),
        .I4(rst_d1),
        .I5(rst),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT6 #(
    .INIT(64'h0000000000820000)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [3]),
        .I2(\count_value_i_reg[3]_0 [3]),
        .I3(ram_wr_en_i),
        .I4(rd_en),
        .I5(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(leaving_afull));
  LUT6 #(
    .INIT(64'h8282008200000000)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 [3]),
        .I2(\count_value_i_reg[3]_0 [3]),
        .I3(rd_en),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I5(ram_wr_en_i),
        .O(going_afull));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 [2]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 [1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_i),
        .I1(going_full1),
        .I2(leaving_empty0),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I4(rd_en),
        .I5(full),
        .O(ram_full_i0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .O(going_full1));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(\grdc.rd_data_count_i_reg[4] [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [2]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(\grdc.rd_data_count_i_reg[4] [2]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\grdc.rd_data_count_i_reg[4] [1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(rd_en),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grdc.rd_data_count_i[0]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\grdc.rd_data_count_i_reg[4] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\grdc.rd_data_count_i_reg[4] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\grdc.rd_data_count_i[4]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] [3]),
        .I2(\count_value_i_reg[3]_0 [3]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\grdc.rd_data_count_i_reg[4] [4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .I2(\grdc.rd_data_count_i_reg[4] [0]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(\grdc.rd_data_count_i_reg[4] [1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\grdc.rd_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6_3
   (empty_i0,
    Q,
    D,
    rd_en,
    leaving_empty0,
    E,
    empty,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \grdc.rd_data_count_i_reg[2] ,
    \count_value_i_reg[4]_0 ,
    wr_clk);
  output empty_i0;
  output [4:0]Q;
  output [0:0]D;
  input rd_en;
  input leaving_empty0;
  input [0:0]E;
  input empty;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [0:0]\count_value_i_reg[4]_0 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [0:0]\count_value_i_reg[4]_0 ;
  wire empty;
  wire empty_i0;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire leaving_empty0;
  wire rd_en;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(rd_en),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(empty),
        .O(empty_i0));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[2] [1]),
        .I4(\grdc.rd_data_count_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7_4
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized8
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_SYNC_STAGES = "2" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_ASYNC = "16'b0000000000000100" *) (* FIFO_MEMORY_TYPE = "distributed" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "0" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "0" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "0" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "1" *) (* READ_DATA_WIDTH = "34" *) 
(* READ_MODE = "std" *) (* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0004" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "34" *) 
(* WR_DATA_COUNT_WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [33:0]din;
  output full;
  output prog_full;
  output [5:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [33:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [5:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_overflow_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_empty_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_full_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_underflow_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ;
  wire [0:0]\NLW_gnuram_async_fifo.xpm_fifo_base_inst_rd_data_count_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000000000000100" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "32" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "1088" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "10" *) 
  (* PE_THRESH_MAX = "29" *) 
  (* PE_THRESH_MIN = "3" *) 
  (* PF_THRESH_ADJ = "10" *) 
  (* PF_THRESH_MAX = "29" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* RD_DC_WIDTH_EXT = "6" *) 
  (* RD_LATENCY = "1" *) 
  (* RD_MODE = "0" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "34" *) 
  (* READ_MODE = "0" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0004" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "34" *) 
  (* WR_DATA_COUNT_WIDTH = "6" *) 
  (* WR_DC_WIDTH_EXT = "6" *) 
  (* WR_DEPTH_LOG = "5" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_full_UNCONNECTED ),
        .rd_clk(rd_clk),
        .rd_data_count(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_rd_data_count_UNCONNECTED [0]),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .sbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ),
        .sleep(sleep),
        .underflow(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000000000000010" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "2048" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_SIZE = "53248" *) (* FIFO_WRITE_DEPTH = "2048" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* PE_THRESH_ADJ = "10" *) 
(* PE_THRESH_MAX = "2045" *) (* PE_THRESH_MIN = "3" *) (* PF_THRESH_ADJ = "2041" *) 
(* PF_THRESH_MAX = "2045" *) (* PF_THRESH_MIN = "3" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "2041" *) (* RD_DATA_COUNT_WIDTH = "1" *) (* RD_DC_WIDTH_EXT = "12" *) 
(* RD_LATENCY = "1" *) (* RD_MODE = "0" *) (* RD_PNTR_WIDTH = "11" *) 
(* READ_DATA_WIDTH = "26" *) (* READ_MODE = "0" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0002" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "26" *) (* WR_DATA_COUNT_WIDTH = "1" *) (* WR_DC_WIDTH_EXT = "12" *) 
(* WR_DEPTH_LOG = "11" *) (* WR_PNTR_WIDTH = "11" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "5" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [25:0]din;
  output full;
  output full_n;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [25:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [10:0]count_value_i__0;
  wire [11:1]diff_pntr_pf_q;
  wire [25:0]din;
  wire [25:0]dout;
  wire empty;
  wire empty_i0;
  wire full;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5_n_0 ;
  wire leaving_empty0;
  wire prog_full;
  wire prog_full_i23_in;
  wire ram_full_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire [10:0]rd_pntr_ext;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [10:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire wrpp1_inst_n_11;
  wire wrpp1_inst_n_12;
  wire wrpp1_inst_n_13;
  wire wrpp1_inst_n_14;
  wire wrpp1_inst_n_15;
  wire wrpp1_inst_n_16;
  wire wrpp1_inst_n_17;
  wire wrpp1_inst_n_18;
  wire wrpp1_inst_n_19;
  wire wrpp1_inst_n_20;
  wire wrpp1_inst_n_21;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [25:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(empty_i0),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_12),
        .Q(diff_pntr_pf_q[10]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_11),
        .Q(diff_pntr_pf_q[11]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_21),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_20),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_19),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_18),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_17),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_16),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_15),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_14),
        .Q(diff_pntr_pf_q[8]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_13),
        .Q(diff_pntr_pf_q[9]),
        .R(xpm_fifo_rst_inst_n_2));
  LUT5 #(
    .INIT(32'h00000008)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[10]),
        .I2(diff_pntr_pf_q[3]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5_n_0 ),
        .O(prog_full_i23_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4 
       (.I0(diff_pntr_pf_q[9]),
        .I1(diff_pntr_pf_q[4]),
        .I2(diff_pntr_pf_q[11]),
        .I3(diff_pntr_pf_q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5 
       (.I0(diff_pntr_pf_q[7]),
        .I1(diff_pntr_pf_q[8]),
        .I2(diff_pntr_pf_q[5]),
        .I3(diff_pntr_pf_q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "26" *) 
  (* BYTE_WRITE_WIDTH_B = "26" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "25" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "26" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "53248" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "2048" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "26" *) 
  (* P_MIN_WIDTH_DATA_A = "26" *) 
  (* P_MIN_WIDTH_DATA_B = "26" *) 
  (* P_MIN_WIDTH_DATA_ECC = "26" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "26" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "11" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "11" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "26" *) 
  (* P_WIDTH_COL_WRITE_B = "26" *) 
  (* READ_DATA_WIDTH_A = "26" *) 
  (* READ_DATA_WIDTH_B = "26" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "26" *) 
  (* WRITE_DATA_WIDTH_B = "26" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "28" *) 
  (* rstb_loop_iter = "28" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [25:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_2),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn rdp_inst
       (.Q(rd_pntr_ext),
        .\count_value_i_reg[10]_0 (empty),
        .\count_value_i_reg[10]_1 (xpm_fifo_rst_inst_n_2),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 (wr_pntr_ext),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 (count_value_i__0),
        .leaving_empty0(leaving_empty0),
        .ram_full_i0(ram_full_i0),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10}),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[5]_0 (empty),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_12 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_2),
        .d_out_reg_0(rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 (empty),
        .rd_en(rd_en),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn_13 wrp_inst
       (.Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[5]_0 (full),
        .empty_i0(empty_i0),
        .\gen_pntr_flags_cc.ram_empty_i_reg (empty),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10}),
        .leaving_empty0(leaving_empty0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0_14 wrpp1_inst
       (.D({wrpp1_inst_n_11,wrpp1_inst_n_12,wrpp1_inst_n_13,wrpp1_inst_n_14,wrpp1_inst_n_15,wrpp1_inst_n_16,wrpp1_inst_n_17,wrpp1_inst_n_18,wrpp1_inst_n_19,wrpp1_inst_n_20,wrpp1_inst_n_21}),
        .Q(count_value_i__0),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[5]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] (rd_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] (rst_d1_inst_n_1),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_15 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[10] (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (xpm_fifo_rst_inst_n_0),
        .prog_full(prog_full),
        .prog_full_i23_in(prog_full_i23_in),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000000000000100" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) 
(* EN_PF = "1'b0" *) (* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "32" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_SIZE = "1088" *) (* FIFO_WRITE_DEPTH = "32" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "10" *) (* PE_THRESH_MAX = "29" *) (* PE_THRESH_MIN = "3" *) 
(* PF_THRESH_ADJ = "10" *) (* PF_THRESH_MAX = "29" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "1" *) 
(* RD_DC_WIDTH_EXT = "6" *) (* RD_LATENCY = "1" *) (* RD_MODE = "0" *) 
(* RD_PNTR_WIDTH = "5" *) (* READ_DATA_WIDTH = "34" *) (* READ_MODE = "0" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0004" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "34" *) (* WR_DATA_COUNT_WIDTH = "6" *) 
(* WR_DC_WIDTH_EXT = "6" *) (* WR_DEPTH_LOG = "5" *) (* WR_PNTR_WIDTH = "5" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* stage1_valid = "2" *) 
(* stage2_valid = "1" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [33:0]din;
  output full;
  output full_n;
  output prog_full;
  output [5:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [33:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire empty_i0;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_0 ;
  wire [5:0]\gwdc.diff_wr_rd_pntr ;
  wire ram_full_i0;
  wire ram_rd_en_i;
  wire rd_clk;
  wire rd_en;
  wire [5:0]rd_pntr_ext;
  wire [4:0]rd_pntr_wr_cdc;
  wire [5:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_7;
  wire rdpp1_inst_n_1;
  wire [4:0]reg_out_i;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire wr_clk;
  wire [5:0]wr_data_count;
  wire wr_en;
  wire [5:0]wr_pntr_ext;
  wire [4:0]wr_pntr_rd_cdc;
  wire [5:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_0;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [33:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "6" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext[4:0]));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(rst_d1_inst_n_1),
        .Q(count_value_i),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (wrpp2_inst_n_0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 (wrpp1_inst_n_0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ({wrpp2_inst_n_1,wrpp2_inst_n_2}),
        .ram_full_i0(ram_full_i0),
        .\reg_out_i_reg[4]_0 ({\gen_cdc_pntr.rpw_gray_reg_n_1 ,\gen_cdc_pntr.rpw_gray_reg_n_2 ,\gen_cdc_pntr.rpw_gray_reg_n_3 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec__parameterized0 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec_6 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .Q(reg_out_i),
        .SR(rd_rst_busy),
        .\gen_pf_ic_rc.ram_empty_i_reg (rd_pntr_ext[4:3]),
        .rd_clk(rd_clk),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_n_0 ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "6" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[4:0]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_i0),
        .Q(empty),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "34" *) 
  (* BYTE_WRITE_WIDTH_B = "34" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "1088" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "34" *) 
  (* P_MIN_WIDTH_DATA_A = "34" *) 
  (* P_MIN_WIDTH_DATA_B = "34" *) 
  (* P_MIN_WIDTH_DATA_ECC = "34" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "34" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "34" *) 
  (* P_WIDTH_COL_WRITE_B = "34" *) 
  (* READ_DATA_WIDTH_A = "34" *) 
  (* READ_DATA_WIDTH_B = "34" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "34" *) 
  (* WRITE_DATA_WIDTH_B = "34" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "36" *) 
  (* rstb_loop_iter = "36" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[4:0]),
        .addrb(rd_pntr_ext[4:0]),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [33:0]),
        .doutb(dout),
        .ena(rst_d1_inst_n_1),
        .enb(ram_rd_en_i),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [0]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [1]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [2]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [3]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [4]),
        .Q(wr_data_count[4]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [5]),
        .Q(wr_data_count[5]),
        .R(wrst_busy));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_7 rdp_inst
       (.E(ram_rd_en_i),
        .Q(rd_pntr_ext),
        .SR(rd_rst_busy),
        .\count_value_i_reg[2]_0 (rdp_inst_n_7),
        .\count_value_i_reg[4]_0 (rdpp1_inst_n_1),
        .\count_value_i_reg[5]_0 (empty),
        .\gen_pf_ic_rc.ram_empty_i_reg (reg_out_i[2:0]),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_8 rdpp1_inst
       (.E(ram_rd_en_i),
        .Q(reg_out_i),
        .SR(rd_rst_busy),
        .empty_i0(empty_i0),
        .\gen_pf_ic_rc.ram_empty_i_reg (rdpp1_inst_n_1),
        .\gen_pf_ic_rc.ram_empty_i_reg_0 (\gen_cdc_pntr.wpr_gray_reg_n_0 ),
        .\gen_pf_ic_rc.ram_empty_i_reg_1 (rdp_inst_n_7),
        .\gen_pf_ic_rc.ram_empty_i_reg_2 (empty),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_9 rst_d1_inst
       (.E(rst_d1_inst_n_1),
        .full(full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_10 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr ),
        .E(rst_d1_inst_n_1),
        .Q(wr_pntr_ext),
        .full(full),
        .\gwdc.wr_data_count_i_reg[5] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_11 wrpp1_inst
       (.E(rst_d1_inst_n_1),
        .Q(count_value_i),
        .\count_value_i_reg[4]_0 (wrpp1_inst_n_0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ({\gen_cdc_pntr.rpw_gray_reg_n_1 ,\gen_cdc_pntr.rpw_gray_reg_n_2 ,\gen_cdc_pntr.rpw_gray_reg_n_3 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized4 wrpp2_inst
       (.E(rst_d1_inst_n_1),
        .Q({wrpp2_inst_n_1,wrpp2_inst_n_2}),
        .\count_value_i_reg[4]_0 (wrpp2_inst_n_0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ({\gen_cdc_pntr.rpw_gray_reg_n_1 ,\gen_cdc_pntr.rpw_gray_reg_n_2 ,\gen_cdc_pntr.rpw_gray_reg_n_3 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst__parameterized0 xpm_fifo_rst_inst
       (.SR(rd_rst_busy),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000010000001000" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) 
(* EN_PF = "1'b0" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b0" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_SIZE = "576" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "10" *) (* PE_THRESH_MAX = "13" *) (* PE_THRESH_MIN = "3" *) 
(* PF_THRESH_ADJ = "10" *) (* PF_THRESH_MAX = "13" *) (* PF_THRESH_MIN = "3" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "5" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "1" *) (* RD_MODE = "0" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "36" *) (* READ_MODE = "0" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0408" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "36" *) (* WR_DATA_COUNT_WIDTH = "1" *) 
(* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* stage1_valid = "2" *) 
(* stage2_valid = "1" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [35:0]din;
  output full;
  output full_n;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [35:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_full;
  wire [4:4]count_value_i;
  wire [3:0]count_value_i__0;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire empty_i0;
  wire full;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire ram_full_i0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_11;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [35:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_0),
        .Q(almost_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(empty_i0),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "36" *) 
  (* BYTE_WRITE_WIDTH_B = "36" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "576" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "36" *) 
  (* P_MIN_WIDTH_DATA_A = "36" *) 
  (* P_MIN_WIDTH_DATA_B = "36" *) 
  (* P_MIN_WIDTH_DATA_ECC = "36" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "36" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "36" *) 
  (* P_WIDTH_COL_WRITE_B = "36" *) 
  (* READ_DATA_WIDTH_A = "36" *) 
  (* READ_DATA_WIDTH_B = "36" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "36" *) 
  (* WRITE_DATA_WIDTH_B = "36" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "36" *) 
  (* rstb_loop_iter = "36" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [35:0]),
        .doutb(dout),
        .ena(ram_wr_en_i),
        .enb(ram_rd_en_i),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  FDRE \grdc.rd_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_11),
        .Q(rd_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6 rdp_inst
       (.D({\grdc.diff_wr_rd_pntr_rdc [4:3],\grdc.diff_wr_rd_pntr_rdc [1],rdp_inst_n_11}),
        .E(ram_rd_en_i),
        .Q(xpm_fifo_rst_inst_n_1),
        .almost_full(almost_full),
        .\count_value_i_reg[3]_0 (rd_pntr_ext),
        .full(full),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (count_value_i__0),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (empty),
        .\grdc.rd_data_count_i_reg[4] ({count_value_i,wr_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .ram_full_i0(ram_full_i0),
        .ram_wr_en_i(ram_wr_en_i),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7 rdpp1_inst
       (.E(ram_rd_en_i),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_2 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6_3 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .E(ram_wr_en_i),
        .Q({count_value_i,wr_pntr_ext}),
        .\count_value_i_reg[4]_0 (xpm_fifo_rst_inst_n_1),
        .empty(empty),
        .empty_i0(empty_i0),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\grdc.rd_data_count_i_reg[2] (rd_pntr_ext[2:0]),
        .leaving_empty0(leaving_empty0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7_4 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q(count_value_i__0),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized8 wrpp2_inst
       (.E(ram_wr_en_i),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_5 xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .Q(xpm_fifo_rst_inst_n_1),
        .full(full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000010000000000" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) 
(* EN_PF = "1'b0" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b0" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "32" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_SIZE = "768" *) (* FIFO_WRITE_DEPTH = "32" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "10" *) (* PE_THRESH_MAX = "29" *) (* PE_THRESH_MIN = "3" *) 
(* PF_THRESH_ADJ = "10" *) (* PF_THRESH_MAX = "29" *) (* PF_THRESH_MIN = "3" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "6" *) 
(* RD_DC_WIDTH_EXT = "6" *) (* RD_LATENCY = "1" *) (* RD_MODE = "0" *) 
(* RD_PNTR_WIDTH = "5" *) (* READ_DATA_WIDTH = "24" *) (* READ_MODE = "0" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0400" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "24" *) (* WR_DATA_COUNT_WIDTH = "1" *) 
(* WR_DC_WIDTH_EXT = "6" *) (* WR_DEPTH_LOG = "5" *) (* WR_PNTR_WIDTH = "5" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "5" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* stage1_valid = "2" *) 
(* stage2_valid = "1" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [23:0]din;
  output full;
  output full_n;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [23:0]dout;
  output empty;
  output prog_empty;
  output [5:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [4:0]count_value_i;
  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire empty_i0;
  wire full;
  wire [5:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire ram_full_i0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [5:0]rd_data_count;
  wire rd_en;
  wire [4:0]rd_pntr_ext;
  wire rdp_inst_n_2;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [23:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(empty_i0),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "24" *) 
  (* BYTE_WRITE_WIDTH_B = "24" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "768" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "24" *) 
  (* P_MIN_WIDTH_DATA_A = "24" *) 
  (* P_MIN_WIDTH_DATA_B = "24" *) 
  (* P_MIN_WIDTH_DATA_ECC = "24" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "24" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "24" *) 
  (* P_WIDTH_COL_WRITE_B = "24" *) 
  (* READ_DATA_WIDTH_A = "24" *) 
  (* READ_DATA_WIDTH_B = "24" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "24" *) 
  (* WRITE_DATA_WIDTH_B = "24" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "24" *) 
  (* rstb_loop_iter = "24" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [23:0]),
        .doutb(dout),
        .ena(ram_wr_en_i),
        .enb(ram_rd_en_i),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  FDRE \grdc.rd_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(rd_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2 rdp_inst
       (.E(ram_wr_en_i),
        .Q({rdp_inst_n_2,rd_pntr_ext}),
        .\count_value_i_reg[5]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (empty),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 (wr_pntr_ext),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2 (count_value_i),
        .\gen_pntr_flags_cc.ram_empty_i_reg (ram_rd_en_i),
        .leaving_empty0(leaving_empty0),
        .ram_full_i0(ram_full_i0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(ram_rd_en_i),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4}),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_0 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .E(ram_wr_en_i),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .empty(empty),
        .empty_i0(empty_i0),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4}),
        .\grdc.rd_data_count_i_reg[5] ({rdp_inst_n_2,rd_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .rd_en(rd_en),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_1 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q(count_value_i),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[4] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit
   (rst_d1,
    Q,
    wr_clk);
  output rst_d1;
  input [0:0]Q;
  input wr_clk;

  wire [0:0]Q;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_12
   (rst_d1,
    d_out_reg_0,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ,
    rd_en);
  output rst_d1;
  output d_out_reg_0;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ;
  input rd_en;

  wire [0:0]Q;
  wire d_out_reg_0;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ;
  wire rd_en;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ),
        .I3(wr_en),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ),
        .I5(rd_en),
        .O(d_out_reg_0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_2
   (rst_d1,
    Q,
    wr_clk);
  output rst_d1;
  input [0:0]Q;
  input wr_clk;

  wire [0:0]Q;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_9
   (rst_d1,
    E,
    wrst_busy,
    wr_clk,
    full,
    wr_en);
  output rst_d1;
  output [0:0]E;
  input wrst_busy;
  input wr_clk;
  input full;
  input wr_en;

  wire [0:0]E;
  wire full;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(full),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(wrst_busy),
        .O(E));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec
   (ram_full_i0,
    \reg_out_i_reg[4]_0 ,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    E,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ,
    wrst_busy,
    D,
    wr_clk);
  output ram_full_i0;
  output [2:0]\reg_out_i_reg[4]_0 ;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input [0:0]E;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [1:0]Q;
  input [1:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ;
  input wrst_busy;
  input [4:0]D;
  input wr_clk;

  wire [4:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire [1:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ;
  wire ram_full_i0;
  wire [2:0]\reg_out_i_reg[4]_0 ;
  wire \reg_out_i_reg_n_0_[0] ;
  wire \reg_out_i_reg_n_0_[1] ;
  wire wr_clk;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hFF808080)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I1(E),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .O(ram_full_i0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\reg_out_i_reg_n_0_[1] ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 [1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\reg_out_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\reg_out_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\reg_out_i_reg_n_0_[1] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\reg_out_i_reg[4]_0 [0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\reg_out_i_reg[4]_0 [1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\reg_out_i_reg[4]_0 [2]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec_6
   (\reg_out_i_reg[3]_0 ,
    Q,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    SR,
    D,
    rd_clk);
  output \reg_out_i_reg[3]_0 ;
  output [4:0]Q;
  input [1:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [0:0]SR;
  input [4:0]D;
  input rd_clk;

  wire [4:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [1:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire rd_clk;
  wire \reg_out_i_reg[3]_0 ;

  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(Q[4]),
        .I3(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .O(\reg_out_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec__parameterized0
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [5:0]Q;
  input wrst_busy;
  input [5:0]D;
  input wr_clk;

  wire [5:0]D;
  wire [5:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst
   (E,
    Q,
    wr_rst_busy,
    wr_en,
    \count_value_i_reg[4] ,
    rst_d1,
    rst,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  output wr_rst_busy;
  input wr_en;
  input \count_value_i_reg[4] ;
  input rst_d1;
  input rst;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[4] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[4] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_15
   (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    ram_wr_en_pf,
    Q,
    wr_rst_busy,
    prog_full,
    prog_full_i23_in,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    rst,
    wr_en,
    \count_value_i_reg[10] ,
    rst_d1,
    wr_clk);
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  output ram_wr_en_pf;
  output [0:0]Q;
  output wr_rst_busy;
  input prog_full;
  input prog_full_i23_in;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input rst;
  input wr_en;
  input \count_value_i_reg[10] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i_reg[10] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_full;
  wire prog_full_i23_in;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  LUT5 #(
    .INIT(32'h0000A2EA)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(prog_full),
        .I1(prog_full_i23_in),
        .I2(ram_wr_en_pf_q),
        .I3(ram_rd_en_pf_q),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ));
  LUT3 #(
    .INIT(8'hAE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(Q),
        .I1(rst_d1),
        .I2(rst),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[10] ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_5
   (E,
    Q,
    wr_rst_busy,
    rst,
    wr_en,
    full,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  output wr_rst_busy;
  input rst;
  input wr_en;
  input full;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire full;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst__parameterized0
   (SR,
    wrst_busy,
    wr_rst_busy,
    rd_clk,
    wr_clk,
    rst_d1,
    rst);
  output [0:0]SR;
  output wrst_busy;
  output wr_rst_busy;
  input rd_clk;
  input wr_clk;
  input rst_d1;
  input rst;

  wire \/i__n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire [0:0]SR;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rst;
  wire rst_d1;
  wire rst_i__0;
  wire wr_clk;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h03030200FFFFFFFF)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFFEEE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C0008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(SR),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i__0),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i__0));
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(SR));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I1(rst),
        .I2(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I5(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0000000000000010" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_WRITE_DEPTH = "2048" *) (* FULL_RESET_VALUE = "0" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "2041" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "0" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "1" *) (* READ_DATA_WIDTH = "26" *) (* READ_MODE = "std" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0002" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "26" *) (* WR_DATA_COUNT_WIDTH = "1" *) (* XPM_MODULE = "TRUE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [25:0]din;
  output full;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [25:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [25:0]din;
  wire [25:0]dout;
  wire empty;
  wire full;
  wire prog_full;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000000000000010" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "2048" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "53248" *) 
  (* FIFO_WRITE_DEPTH = "2048" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "10" *) 
  (* PE_THRESH_MAX = "2045" *) 
  (* PE_THRESH_MIN = "3" *) 
  (* PF_THRESH_ADJ = "2041" *) 
  (* PF_THRESH_MAX = "2045" *) 
  (* PF_THRESH_MIN = "3" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "2041" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* RD_DC_WIDTH_EXT = "12" *) 
  (* RD_LATENCY = "1" *) 
  (* RD_MODE = "0" *) 
  (* RD_PNTR_WIDTH = "11" *) 
  (* READ_DATA_WIDTH = "26" *) 
  (* READ_MODE = "0" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0002" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "26" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* WR_DC_WIDTH_EXT = "12" *) 
  (* WR_DEPTH_LOG = "11" *) 
  (* WR_PNTR_WIDTH = "11" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[0]),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0000010000001000" *) (* FIFO_MEMORY_TYPE = "distributed" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "0" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "5" *) (* READ_DATA_WIDTH = "36" *) 
(* READ_MODE = "std" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0408" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "36" *) (* WR_DATA_COUNT_WIDTH = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [35:0]din;
  output full;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [35:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_full;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000010000001000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "576" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "10" *) 
  (* PE_THRESH_MAX = "13" *) 
  (* PE_THRESH_MIN = "3" *) 
  (* PF_THRESH_ADJ = "10" *) 
  (* PF_THRESH_MAX = "13" *) 
  (* PF_THRESH_MIN = "3" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "1" *) 
  (* RD_MODE = "0" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "36" *) 
  (* READ_MODE = "0" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0408" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "36" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(almost_full),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[0]),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0000010000000000" *) (* FIFO_MEMORY_TYPE = "distributed" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "0" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "6" *) (* READ_DATA_WIDTH = "24" *) 
(* READ_MODE = "std" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0400" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "24" *) (* WR_DATA_COUNT_WIDTH = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [23:0]din;
  output full;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [23:0]dout;
  output empty;
  output prog_empty;
  output [5:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire [5:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000010000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "32" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "768" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "10" *) 
  (* PE_THRESH_MAX = "29" *) 
  (* PE_THRESH_MIN = "3" *) 
  (* PF_THRESH_ADJ = "10" *) 
  (* PF_THRESH_MAX = "29" *) 
  (* PF_THRESH_MIN = "3" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "6" *) 
  (* RD_DC_WIDTH_EXT = "6" *) 
  (* RD_LATENCY = "1" *) 
  (* RD_MODE = "0" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "24" *) 
  (* READ_MODE = "0" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0400" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "24" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* WR_DC_WIDTH_EXT = "6" *) 
  (* WR_DEPTH_LOG = "5" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[0]),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "26" *) (* BYTE_WRITE_WIDTH_B = "26" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "53248" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "2048" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "26" *) 
(* P_MIN_WIDTH_DATA_A = "26" *) (* P_MIN_WIDTH_DATA_B = "26" *) (* P_MIN_WIDTH_DATA_ECC = "26" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "26" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "11" *) (* P_WIDTH_ADDR_READ_B = "11" *) 
(* P_WIDTH_ADDR_WRITE_A = "11" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) (* P_WIDTH_COL_WRITE_A = "26" *) 
(* P_WIDTH_COL_WRITE_B = "26" *) (* READ_DATA_WIDTH_A = "26" *) (* READ_DATA_WIDTH_B = "26" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "26" *) 
(* WRITE_DATA_WIDTH_B = "26" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "28" *) (* rstb_loop_iter = "28" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [25:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [25:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [25:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [25:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [25:0]dina;
  wire [25:0]doutb;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "17" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "17" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "53248" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED [31:16],doutb[15:0]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED [3:2],doutb[17:16]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "18" *) 
  (* \MEM.PORTA.DATA_MSB  = "25" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "18" *) 
  (* \MEM.PORTB.DATA_MSB  = "25" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "53248" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "25" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "25" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[25:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED [15:8],doutb[25:18]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "34" *) (* BYTE_WRITE_WIDTH_B = "34" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "1088" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "32" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "34" *) (* P_MIN_WIDTH_DATA_A = "34" *) (* P_MIN_WIDTH_DATA_B = "34" *) 
(* P_MIN_WIDTH_DATA_ECC = "34" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "34" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) 
(* P_WIDTH_ADDR_READ_B = "5" *) (* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) 
(* P_WIDTH_COL_WRITE_A = "34" *) (* P_WIDTH_COL_WRITE_B = "34" *) (* READ_DATA_WIDTH_A = "34" *) 
(* READ_DATA_WIDTH_B = "34" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "34" *) (* WRITE_DATA_WIDTH_B = "34" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "36" *) 
(* rstb_loop_iter = "36" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [33:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [33:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [33:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [33:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire clkb;
  wire [33:0]dina;
  wire [33:0]doutb;
  wire ena;
  wire enb;
  wire [33:0]\gen_rd_b.doutb_reg0 ;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(doutb[0]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(doutb[10]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(doutb[11]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(doutb[12]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(doutb[13]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(doutb[14]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(doutb[15]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(doutb[16]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(doutb[17]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(doutb[18]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(doutb[19]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(doutb[1]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(doutb[20]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(doutb[21]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(doutb[22]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(doutb[23]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(doutb[24]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(doutb[25]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(doutb[26]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(doutb[27]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(doutb[28]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(doutb[29]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(doutb[2]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(doutb[30]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(doutb[31]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(doutb[32]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(doutb[33]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(doutb[3]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(doutb[4]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(doutb[5]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(doutb[6]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(doutb[7]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(doutb[8]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1088" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1088" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1088" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "33" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC(dina[33:32]),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\gen_rd_b.doutb_reg0 [33:32]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "36" *) (* BYTE_WRITE_WIDTH_B = "36" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "576" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "36" *) (* P_MIN_WIDTH_DATA_A = "36" *) (* P_MIN_WIDTH_DATA_B = "36" *) 
(* P_MIN_WIDTH_DATA_ECC = "36" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "36" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "36" *) (* P_WIDTH_COL_WRITE_B = "36" *) (* READ_DATA_WIDTH_A = "36" *) 
(* READ_DATA_WIDTH_B = "36" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "36" *) (* WRITE_DATA_WIDTH_B = "36" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "36" *) 
(* rstb_loop_iter = "36" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [35:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [35:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [35:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [35:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [35:0]dina;
  wire [35:0]doutb;
  wire ena;
  wire enb;
  wire [35:0]\gen_rd_b.doutb_reg0 ;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(doutb[0]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(doutb[10]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(doutb[11]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(doutb[12]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(doutb[13]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(doutb[14]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(doutb[15]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(doutb[16]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(doutb[17]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(doutb[18]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(doutb[19]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(doutb[1]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(doutb[20]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(doutb[21]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(doutb[22]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(doutb[23]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(doutb[24]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(doutb[25]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(doutb[26]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(doutb[27]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(doutb[28]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(doutb[29]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(doutb[2]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(doutb[30]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(doutb[31]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(doutb[32]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(doutb[33]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(doutb[34]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(doutb[35]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(doutb[3]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(doutb[4]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(doutb[5]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(doutb[6]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(doutb[7]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(doutb[8]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "35" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC(dina[33:32]),
        .DID(dina[35:34]),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\gen_rd_b.doutb_reg0 [33:32]),
        .DOD(\gen_rd_b.doutb_reg0 [35:34]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "24" *) (* BYTE_WRITE_WIDTH_B = "24" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "768" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "32" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "24" *) (* P_MIN_WIDTH_DATA_A = "24" *) (* P_MIN_WIDTH_DATA_B = "24" *) 
(* P_MIN_WIDTH_DATA_ECC = "24" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "24" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) 
(* P_WIDTH_ADDR_READ_B = "5" *) (* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) 
(* P_WIDTH_COL_WRITE_A = "24" *) (* P_WIDTH_COL_WRITE_B = "24" *) (* READ_DATA_WIDTH_A = "24" *) 
(* READ_DATA_WIDTH_B = "24" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "24" *) (* WRITE_DATA_WIDTH_B = "24" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "24" *) 
(* rstb_loop_iter = "24" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [23:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [23:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [23:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [23:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [23:0]dina;
  wire [23:0]doutb;
  wire ena;
  wire enb;
  wire [23:0]\gen_rd_b.doutb_reg0 ;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(doutb[0]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(doutb[10]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(doutb[11]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(doutb[12]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(doutb[13]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(doutb[14]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(doutb[15]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(doutb[16]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(doutb[17]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(doutb[18]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(doutb[19]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(doutb[1]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(doutb[20]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(doutb[21]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(doutb[22]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(doutb[23]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(doutb[2]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(doutb[3]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(doutb[4]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(doutb[5]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(doutb[6]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(doutb[7]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(doutb[8]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "768" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "768" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "23" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* C_CSI_EN_ACTIVELANES = "1" *) (* C_CSI_LANES = "3" *) (* C_CSI_PERIODIC_CNTR_WIDTH = "32" *) 
(* C_CSI_PERIODIC_TIME = "50" *) (* C_CSI_XMIT_PERIODIC_DESKEW = "0" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk
   (ppi_clk,
    sensr_clk,
    sensr_rst_n,
    ppi_clk_rst_n,
    txesc_clk_rst_n,
    core_clk_rst_n,
    txclkesc,
    core_clk_in,
    active_lanes,
    lin_buf_empty,
    dphy_init_done,
    async_empty,
    ldf_fifo_empty,
    clk_mode_axis_clk,
    cl_txulpsclk,
    cl_txulpsclkexit,
    dl0_txulpsesc,
    dl0_txreqesc,
    dl0_txulpsexit,
    dl0_txulpsactivenot,
    dl1_txulpsesc,
    dl1_txreqesc,
    dl1_txulpsexit,
    dl1_txulpsactivenot,
    dl2_txulpsesc,
    dl2_txreqesc,
    dl2_txulpsexit,
    dl2_txulpsactivenot,
    dl3_txulpsesc,
    dl3_txreqesc,
    dl3_txulpsexit,
    dl3_txulpsactivenot,
    cntlr_ready_indic_ppi_clk,
    dl_tx_stop_st_core_clk,
    dl_tx_stop_st_ppi_clk,
    act_lanes_dphy,
    clk_mode_ppi_clk,
    ulps_entry_axis_clk,
    ulps_isr,
    pixel_under_run_ppi_clk,
    packet_tranfr_dn_ppi_clk,
    packet_tranfr_dn_ppi_clk_sensr_clk,
    combnd_fifo_status,
    init_ppi_dn,
    dphy_init_done_sensr_clk,
    send_calib_patrn_ppi_clk,
    active_lanes_ppi_clk,
    pixel_under_run_ppi_clk_sensr_clk);
  input ppi_clk;
  input sensr_clk;
  input sensr_rst_n;
  input ppi_clk_rst_n;
  input txesc_clk_rst_n;
  input core_clk_rst_n;
  input txclkesc;
  input core_clk_in;
  input [1:0]active_lanes;
  input lin_buf_empty;
  input dphy_init_done;
  input async_empty;
  input ldf_fifo_empty;
  input clk_mode_axis_clk;
  output cl_txulpsclk;
  output cl_txulpsclkexit;
  output dl0_txulpsesc;
  output dl0_txreqesc;
  output dl0_txulpsexit;
  input dl0_txulpsactivenot;
  output dl1_txulpsesc;
  output dl1_txreqesc;
  output dl1_txulpsexit;
  input dl1_txulpsactivenot;
  output dl2_txulpsesc;
  output dl2_txreqesc;
  output dl2_txulpsexit;
  input dl2_txulpsactivenot;
  output dl3_txulpsesc;
  output dl3_txreqesc;
  output dl3_txulpsexit;
  input dl3_txulpsactivenot;
  input cntlr_ready_indic_ppi_clk;
  input dl_tx_stop_st_core_clk;
  output dl_tx_stop_st_ppi_clk;
  output [2:0]act_lanes_dphy;
  output clk_mode_ppi_clk;
  input ulps_entry_axis_clk;
  output ulps_isr;
  input pixel_under_run_ppi_clk;
  input packet_tranfr_dn_ppi_clk;
  output packet_tranfr_dn_ppi_clk_sensr_clk;
  output combnd_fifo_status;
  output init_ppi_dn;
  output dphy_init_done_sensr_clk;
  output send_calib_patrn_ppi_clk;
  output [1:0]active_lanes_ppi_clk;
  output pixel_under_run_ppi_clk_sensr_clk;

  wire \<const0> ;
  wire [2:1]\^act_lanes_dphy ;
  wire [1:1]active_lane_dphy_s;
  wire [1:0]active_lanes;
  wire [1:0]active_lanes_ppi_clk;
  wire [1:0]active_lanes_r;
  wire async_empty;
  wire async_fifo_empty_sensr_clk_w;
  wire cl_txulpsclk;
  wire cl_txulpsclkexit;
  wire clk_mode_axis_clk;
  wire clk_mode_ppi_clk;
  wire cntlr_ready_indic_sensr_clk_w;
  wire comb_ulps_activenot_sensr_clk;
  wire comb_ulps_activenot_sensr_clk_r;
  wire comb_ulps_activenot_txesc_clk;
  wire comb_ulps_activenot_txesc_clk_r;
  wire combnd_fifo_status;
  wire core_clk_in;
  wire [1:0]dest_out_data_w;
  wire dest_out_ppi_w;
  wire dest_out_req_w;
  wire dest_rst_c;
  wire dl0_txreqesc;
  wire dl0_txulpsactivenot;
  wire dl0_txulpsesc;
  wire dl0_txulpsexit;
  wire dl_tx_stop_st_core_clk;
  wire dphy_init_done;
  wire dphy_init_done_sensr_clk;
  wire dphy_init_done_sensr_clk_w;
  wire init_ppi_dn;
  wire ldf_fifo_empty;
  wire ldf_fifo_empty_sensr_clk_w;
  wire lin_buf_empty;
  wire [13:1]p_0_in;
  wire packet_tranfr_dn_ppi_clk;
  wire packet_tranfr_dn_ppi_clk_sensr_clk;
  wire pixel_under_run_ppi_clk;
  wire pixel_under_run_ppi_clk_sensr_clk;
  wire pixel_under_run_ppi_clk_sensr_clk_w;
  wire ppi_clk;
  (* RTL_KEEP = "true" *) wire ppi_clk_avail_r;
  wire ppi_clk_avail_sensr_clk_r;
  wire ppi_clk_avail_sensr_clk_w;
  wire ppi_clk_rst_n;
  wire sensr_clk;
  wire sensr_rst_n;
  wire src_rcv_ppi_w;
  wire src_rcv_w;
  wire src_rst_c;
  wire src_send_ppi_r;
  wire src_send_ppi_r_i_1_n_0;
  wire src_send_r;
  wire src_send_r_i_1_n_0;
  wire src_send_r_i_2_n_0;
  wire txclkesc;
  wire txesc_clk_rst_n;
  wire u_stop_state_sync_n_0;
  wire ulps_entry_axis_clk;
  wire ulps_entry_axis_clk_txclkesc_w;
  wire ulps_exit_r_i_1_n_0;
  wire ulps_isr;
  wire ulps_isr_indi_r_i_1_n_0;
  wire ulps_seq_in_progress_r1;
  wire ulps_seq_in_progress_r_i_1_n_0;
  wire ulps_seq_in_progress_r_reg_n_0;
  (* DONT_TOUCH *) wire ulps_start_end_r2;
  (* DONT_TOUCH *) wire ulps_start_end_r3;
  (* DONT_TOUCH *) wire ulps_start_end_r4;
  wire ulps_start_end_r_i_1_n_0;
  wire ulps_start_end_r_i_2_n_0;
  wire \ulps_timer[0]_i_1_n_0 ;
  wire \ulps_timer[11]_i_2_n_0 ;
  wire \ulps_timer[13]_i_2_n_0 ;
  wire \ulps_timer[5]_i_2_n_0 ;
  wire \ulps_timer[7]_i_2_n_0 ;
  wire ulps_timer_en_i_1_n_0;
  wire ulps_timer_en_i_2_n_0;
  wire ulps_timer_en_i_3_n_0;
  wire ulps_timer_en_i_4_n_0;
  wire ulps_timer_en_r;
  wire ulps_timer_en_reg_n_0;
  wire ulps_timer_en_sensr_clk;
  wire ulps_timer_en_sensr_clk_r;
  wire [13:0]ulps_timer_reg;

  assign act_lanes_dphy[2:1] = \^act_lanes_dphy [2:1];
  assign act_lanes_dphy[0] = \<const0> ;
  assign dl1_txreqesc = ulps_start_end_r2;
  assign dl1_txulpsesc = \<const0> ;
  assign dl1_txulpsexit = \<const0> ;
  assign dl2_txreqesc = ulps_start_end_r3;
  assign dl2_txulpsesc = \<const0> ;
  assign dl2_txulpsexit = \<const0> ;
  assign dl3_txreqesc = ulps_start_end_r4;
  assign dl3_txulpsesc = \<const0> ;
  assign dl3_txulpsexit = \<const0> ;
  assign dl_tx_stop_st_ppi_clk = \<const0> ;
  assign send_calib_patrn_ppi_clk = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'hE)) 
    \active_lane_dphy_r[1]_i_1 
       (.I0(dest_out_data_w[0]),
        .I1(dest_out_data_w[1]),
        .O(active_lane_dphy_s));
  FDRE \active_lane_dphy_r_reg[1] 
       (.C(core_clk_in),
        .CE(1'b1),
        .D(active_lane_dphy_s),
        .Q(\^act_lanes_dphy [1]),
        .R(1'b0));
  FDRE \active_lane_dphy_r_reg[2] 
       (.C(core_clk_in),
        .CE(1'b1),
        .D(dest_out_data_w[1]),
        .Q(\^act_lanes_dphy [2]),
        .R(1'b0));
  FDRE \active_lanes_r_reg[0] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(active_lanes[0]),
        .Q(active_lanes_r[0]),
        .R(dest_rst_c));
  FDRE \active_lanes_r_reg[1] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(active_lanes[1]),
        .Q(active_lanes_r[1]),
        .R(dest_rst_c));
  FDRE comb_ulps_activenot_sensr_clk_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(comb_ulps_activenot_sensr_clk),
        .Q(comb_ulps_activenot_sensr_clk_r),
        .R(dest_rst_c));
  FDCE comb_ulps_activenot_txesc_clk_r_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(comb_ulps_activenot_txesc_clk),
        .Q(comb_ulps_activenot_txesc_clk_r));
  FDCE comb_ulps_activenot_txesc_clk_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(dl0_txulpsactivenot),
        .Q(comb_ulps_activenot_txesc_clk));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    combnd_fifo_status_INST_0
       (.I0(async_fifo_empty_sensr_clk_w),
        .I1(lin_buf_empty),
        .I2(dphy_init_done_sensr_clk_w),
        .I3(ldf_fifo_empty_sensr_clk_w),
        .O(combnd_fifo_status));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dphy_init_done_sensr_clk_INST_0
       (.I0(dphy_init_done_sensr_clk_w),
        .I1(cntlr_ready_indic_sensr_clk_w),
        .O(dphy_init_done_sensr_clk));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    init_ppi_dn_INST_0
       (.I0(ppi_clk_avail_sensr_clk_w),
        .I1(ppi_clk_avail_sensr_clk_r),
        .O(init_ppi_dn));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pixel_under_run_ppi_clk_sensr_clk_INST_0
       (.I0(ppi_clk_avail_sensr_clk_w),
        .I1(pixel_under_run_ppi_clk_sensr_clk_w),
        .O(pixel_under_run_ppi_clk_sensr_clk));
  (* KEEP = "yes" *) 
  FDCE ppi_clk_avail_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .CLR(src_rst_c),
        .D(1'b1),
        .Q(ppi_clk_avail_r));
  FDRE ppi_clk_avail_sensr_clk_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(ppi_clk_avail_sensr_clk_w),
        .Q(ppi_clk_avail_sensr_clk_r),
        .R(dest_rst_c));
  LUT4 #(
    .INIT(16'h00E0)) 
    src_send_ppi_r_i_1
       (.I0(src_send_ppi_r),
        .I1(src_send_r_i_2_n_0),
        .I2(sensr_rst_n),
        .I3(src_rcv_ppi_w),
        .O(src_send_ppi_r_i_1_n_0));
  FDRE src_send_ppi_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(src_send_ppi_r_i_1_n_0),
        .Q(src_send_ppi_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    src_send_r_i_1
       (.I0(src_send_r),
        .I1(src_send_r_i_2_n_0),
        .I2(sensr_rst_n),
        .I3(src_rcv_w),
        .O(src_send_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFF6FF66FF6)) 
    src_send_r_i_2
       (.I0(active_lanes_r[1]),
        .I1(active_lanes[1]),
        .I2(active_lanes_r[0]),
        .I3(active_lanes[0]),
        .I4(ppi_clk_avail_sensr_clk_r),
        .I5(ppi_clk_avail_sensr_clk_w),
        .O(src_send_r_i_2_n_0));
  FDRE src_send_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(src_send_r_i_1_n_0),
        .Q(src_send_r),
        .R(1'b0));
  (* DEST_EXT_HSK = "1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_SYNC_FF = "2" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1 u_active_lanes
       (.dest_ack(dest_out_req_w),
        .dest_clk(core_clk_in),
        .dest_out(dest_out_data_w),
        .dest_req(dest_out_req_w),
        .src_clk(sensr_clk),
        .src_in(active_lanes),
        .src_rcv(src_rcv_w),
        .src_send(src_send_r));
  (* DEST_EXT_HSK = "1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_SYNC_FF = "2" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake u_active_lanes_ppi_clk
       (.dest_ack(dest_out_ppi_w),
        .dest_clk(ppi_clk),
        .dest_out(active_lanes_ppi_clk),
        .dest_req(dest_out_ppi_w),
        .src_clk(sensr_clk),
        .src_in(active_lanes),
        .src_rcv(src_rcv_ppi_w),
        .src_send(src_send_ppi_r));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0 u_async_empty_sensr_clk
       (.dest_clk(sensr_clk),
        .dest_out(async_fifo_empty_sensr_clk_w),
        .src_clk(ppi_clk),
        .src_in(async_empty));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27 u_clk_mode
       (.dest_clk(ppi_clk),
        .dest_out(clk_mode_ppi_clk),
        .src_clk(sensr_clk),
        .src_in(clk_mode_axis_clk));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21 u_indic_sync
       (.dest_clk(sensr_clk),
        .dest_out(cntlr_ready_indic_sensr_clk_w),
        .src_clk(ppi_clk),
        .src_in(1'b1));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20 u_init_done_sync
       (.dest_clk(sensr_clk),
        .dest_out(dphy_init_done_sensr_clk_w),
        .src_clk(ppi_clk),
        .src_in(dphy_init_done));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2 u_ldf_empty_sensr_clk
       (.dest_clk(sensr_clk),
        .dest_out(ldf_fifo_empty_sensr_clk_w),
        .src_clk(ppi_clk),
        .src_in(ldf_fifo_empty));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse u_packet_tranfr_dn_ppi_clk_sensr_clk
       (.dest_clk(sensr_clk),
        .dest_pulse(packet_tranfr_dn_ppi_clk_sensr_clk),
        .dest_rst(dest_rst_c),
        .src_clk(ppi_clk),
        .src_pulse(packet_tranfr_dn_ppi_clk),
        .src_rst(src_rst_c));
  LUT1 #(
    .INIT(2'h1)) 
    u_packet_tranfr_dn_ppi_clk_sensr_clk_i_1
       (.I0(ppi_clk_rst_n),
        .O(src_rst_c));
  LUT1 #(
    .INIT(2'h1)) 
    u_packet_tranfr_dn_ppi_clk_sensr_clk_i_2
       (.I0(sensr_rst_n),
        .O(dest_rst_c));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18 u_pixel_under_run_ppi_clk_sensr_clk
       (.dest_clk(sensr_clk),
        .dest_out(pixel_under_run_ppi_clk_sensr_clk_w),
        .src_clk(ppi_clk),
        .src_in(pixel_under_run_ppi_clk));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19 u_ppi_clk_avail
       (.dest_clk(sensr_clk),
        .dest_out(ppi_clk_avail_sensr_clk_w),
        .src_clk(ppi_clk),
        .src_in(ppi_clk_avail_r));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17 u_stop_state_sync
       (.dest_clk(ppi_clk),
        .dest_out(u_stop_state_sync_n_0),
        .src_clk(core_clk_in),
        .src_in(dl_tx_stop_st_core_clk));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22 u_ulps_entry
       (.dest_clk(txclkesc),
        .dest_out(ulps_entry_axis_clk_txclkesc_w),
        .src_clk(sensr_clk),
        .src_in(ulps_entry_axis_clk));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25 u_ulps_entry_sensr_clk
       (.dest_clk(sensr_clk),
        .dest_out(comb_ulps_activenot_sensr_clk),
        .src_clk(txclkesc),
        .src_in(comb_ulps_activenot_txesc_clk));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24 u_ulps_exit_core_clk
       (.dest_clk(core_clk_in),
        .dest_out(cl_txulpsclkexit),
        .src_clk(txclkesc),
        .src_in(dl0_txulpsexit));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23 u_ulps_start_en_core_clk
       (.dest_clk(core_clk_in),
        .dest_out(cl_txulpsclk),
        .src_clk(txclkesc),
        .src_in(dl0_txulpsesc));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26 u_ulps_timer_en
       (.dest_clk(sensr_clk),
        .dest_out(ulps_timer_en_sensr_clk),
        .src_clk(txclkesc),
        .src_in(ulps_timer_en_reg_n_0));
  LUT5 #(
    .INIT(32'hDDDD000C)) 
    ulps_exit_r_i_1
       (.I0(ulps_seq_in_progress_r1),
        .I1(ulps_seq_in_progress_r_reg_n_0),
        .I2(comb_ulps_activenot_txesc_clk),
        .I3(ulps_entry_axis_clk_txclkesc_w),
        .I4(dl0_txulpsexit),
        .O(ulps_exit_r_i_1_n_0));
  FDCE ulps_exit_r_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(ulps_exit_r_i_1_n_0),
        .Q(dl0_txulpsexit));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    ulps_isr_indi_r_i_1
       (.I0(ulps_isr),
        .I1(comb_ulps_activenot_sensr_clk_r),
        .I2(comb_ulps_activenot_sensr_clk),
        .I3(sensr_rst_n),
        .I4(ulps_timer_en_sensr_clk_r),
        .I5(ulps_timer_en_sensr_clk),
        .O(ulps_isr_indi_r_i_1_n_0));
  FDRE ulps_isr_indi_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(ulps_isr_indi_r_i_1_n_0),
        .Q(ulps_isr),
        .R(1'b0));
  FDCE ulps_seq_in_progress_r1_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(ulps_seq_in_progress_r_reg_n_0),
        .Q(ulps_seq_in_progress_r1));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hF3A2)) 
    ulps_seq_in_progress_r_i_1
       (.I0(ulps_entry_axis_clk_txclkesc_w),
        .I1(ulps_timer_en_r),
        .I2(ulps_timer_en_reg_n_0),
        .I3(ulps_seq_in_progress_r_reg_n_0),
        .O(ulps_seq_in_progress_r_i_1_n_0));
  FDCE ulps_seq_in_progress_r_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(ulps_seq_in_progress_r_i_1_n_0),
        .Q(ulps_seq_in_progress_r_reg_n_0));
  FDCE ulps_start_end_r1_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(dl0_txulpsesc),
        .Q(dl0_txreqesc));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE ulps_start_end_r2_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(dl0_txulpsesc),
        .Q(ulps_start_end_r2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE ulps_start_end_r3_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(dl0_txulpsesc),
        .Q(ulps_start_end_r3));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE ulps_start_end_r4_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(dl0_txulpsesc),
        .Q(ulps_start_end_r4));
  LUT3 #(
    .INIT(8'hD4)) 
    ulps_start_end_r_i_1
       (.I0(ulps_seq_in_progress_r1),
        .I1(ulps_seq_in_progress_r_reg_n_0),
        .I2(dl0_txulpsesc),
        .O(ulps_start_end_r_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ulps_start_end_r_i_2
       (.I0(txesc_clk_rst_n),
        .O(ulps_start_end_r_i_2_n_0));
  FDCE ulps_start_end_r_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(ulps_start_end_r_i_1_n_0),
        .Q(dl0_txulpsesc));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ulps_timer[0]_i_1 
       (.I0(ulps_timer_en_reg_n_0),
        .I1(ulps_timer_reg[0]),
        .O(\ulps_timer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hF7000800)) 
    \ulps_timer[10]_i_1 
       (.I0(ulps_timer_reg[9]),
        .I1(ulps_timer_reg[8]),
        .I2(\ulps_timer[11]_i_2_n_0 ),
        .I3(ulps_timer_en_reg_n_0),
        .I4(ulps_timer_reg[10]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hFF7F000000800000)) 
    \ulps_timer[11]_i_1 
       (.I0(ulps_timer_reg[10]),
        .I1(ulps_timer_reg[8]),
        .I2(ulps_timer_reg[9]),
        .I3(\ulps_timer[11]_i_2_n_0 ),
        .I4(ulps_timer_en_reg_n_0),
        .I5(ulps_timer_reg[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \ulps_timer[11]_i_2 
       (.I0(ulps_timer_reg[6]),
        .I1(\ulps_timer[7]_i_2_n_0 ),
        .I2(ulps_timer_reg[7]),
        .O(\ulps_timer[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \ulps_timer[12]_i_1 
       (.I0(\ulps_timer[13]_i_2_n_0 ),
        .I1(ulps_timer_reg[11]),
        .I2(ulps_timer_en_reg_n_0),
        .I3(ulps_timer_reg[12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hDF002000)) 
    \ulps_timer[13]_i_1 
       (.I0(ulps_timer_reg[12]),
        .I1(\ulps_timer[13]_i_2_n_0 ),
        .I2(ulps_timer_reg[11]),
        .I3(ulps_timer_en_reg_n_0),
        .I4(ulps_timer_reg[13]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \ulps_timer[13]_i_2 
       (.I0(ulps_timer_reg[10]),
        .I1(ulps_timer_reg[8]),
        .I2(ulps_timer_reg[9]),
        .I3(ulps_timer_reg[7]),
        .I4(\ulps_timer[7]_i_2_n_0 ),
        .I5(ulps_timer_reg[6]),
        .O(\ulps_timer[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \ulps_timer[1]_i_1 
       (.I0(ulps_timer_reg[0]),
        .I1(ulps_timer_en_reg_n_0),
        .I2(ulps_timer_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \ulps_timer[2]_i_1 
       (.I0(ulps_timer_reg[0]),
        .I1(ulps_timer_reg[1]),
        .I2(ulps_timer_en_reg_n_0),
        .I3(ulps_timer_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \ulps_timer[3]_i_1 
       (.I0(ulps_timer_reg[1]),
        .I1(ulps_timer_reg[0]),
        .I2(ulps_timer_reg[2]),
        .I3(ulps_timer_en_reg_n_0),
        .I4(ulps_timer_reg[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \ulps_timer[4]_i_1 
       (.I0(ulps_timer_reg[2]),
        .I1(ulps_timer_reg[0]),
        .I2(ulps_timer_reg[1]),
        .I3(ulps_timer_reg[3]),
        .I4(ulps_timer_en_reg_n_0),
        .I5(ulps_timer_reg[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \ulps_timer[5]_i_1 
       (.I0(\ulps_timer[5]_i_2_n_0 ),
        .I1(ulps_timer_en_reg_n_0),
        .I2(ulps_timer_reg[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ulps_timer[5]_i_2 
       (.I0(ulps_timer_reg[3]),
        .I1(ulps_timer_reg[1]),
        .I2(ulps_timer_reg[0]),
        .I3(ulps_timer_reg[2]),
        .I4(ulps_timer_reg[4]),
        .O(\ulps_timer[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \ulps_timer[6]_i_1 
       (.I0(\ulps_timer[7]_i_2_n_0 ),
        .I1(ulps_timer_en_reg_n_0),
        .I2(ulps_timer_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \ulps_timer[7]_i_1 
       (.I0(\ulps_timer[7]_i_2_n_0 ),
        .I1(ulps_timer_reg[6]),
        .I2(ulps_timer_en_reg_n_0),
        .I3(ulps_timer_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ulps_timer[7]_i_2 
       (.I0(ulps_timer_reg[4]),
        .I1(ulps_timer_reg[2]),
        .I2(ulps_timer_reg[0]),
        .I3(ulps_timer_reg[1]),
        .I4(ulps_timer_reg[3]),
        .I5(ulps_timer_reg[5]),
        .O(\ulps_timer[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \ulps_timer[8]_i_1 
       (.I0(\ulps_timer[11]_i_2_n_0 ),
        .I1(ulps_timer_en_reg_n_0),
        .I2(ulps_timer_reg[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \ulps_timer[9]_i_1 
       (.I0(\ulps_timer[11]_i_2_n_0 ),
        .I1(ulps_timer_reg[8]),
        .I2(ulps_timer_en_reg_n_0),
        .I3(ulps_timer_reg[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hFF000800)) 
    ulps_timer_en_i_1
       (.I0(ulps_seq_in_progress_r_reg_n_0),
        .I1(comb_ulps_activenot_txesc_clk),
        .I2(comb_ulps_activenot_txesc_clk_r),
        .I3(ulps_timer_en_i_2_n_0),
        .I4(ulps_timer_en_reg_n_0),
        .O(ulps_timer_en_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ulps_timer_en_i_2
       (.I0(ulps_timer_en_i_3_n_0),
        .I1(ulps_timer_reg[2]),
        .I2(ulps_timer_reg[1]),
        .I3(ulps_timer_reg[4]),
        .I4(ulps_timer_reg[3]),
        .I5(ulps_timer_en_i_4_n_0),
        .O(ulps_timer_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ulps_timer_en_i_3
       (.I0(ulps_timer_reg[6]),
        .I1(ulps_timer_reg[5]),
        .I2(ulps_timer_reg[11]),
        .I3(ulps_timer_reg[7]),
        .O(ulps_timer_en_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    ulps_timer_en_i_4
       (.I0(ulps_timer_reg[0]),
        .I1(ulps_timer_reg[12]),
        .I2(ulps_timer_reg[13]),
        .I3(ulps_timer_reg[10]),
        .I4(ulps_timer_reg[8]),
        .I5(ulps_timer_reg[9]),
        .O(ulps_timer_en_i_4_n_0));
  FDCE ulps_timer_en_r_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(ulps_timer_en_reg_n_0),
        .Q(ulps_timer_en_r));
  FDCE ulps_timer_en_reg
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(ulps_timer_en_i_1_n_0),
        .Q(ulps_timer_en_reg_n_0));
  FDRE ulps_timer_en_sensr_clk_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(ulps_timer_en_sensr_clk),
        .Q(ulps_timer_en_sensr_clk_r),
        .R(dest_rst_c));
  FDCE \ulps_timer_reg[0] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(\ulps_timer[0]_i_1_n_0 ),
        .Q(ulps_timer_reg[0]));
  FDCE \ulps_timer_reg[10] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[10]),
        .Q(ulps_timer_reg[10]));
  FDCE \ulps_timer_reg[11] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[11]),
        .Q(ulps_timer_reg[11]));
  FDCE \ulps_timer_reg[12] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[12]),
        .Q(ulps_timer_reg[12]));
  FDCE \ulps_timer_reg[13] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[13]),
        .Q(ulps_timer_reg[13]));
  FDCE \ulps_timer_reg[1] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[1]),
        .Q(ulps_timer_reg[1]));
  FDCE \ulps_timer_reg[2] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[2]),
        .Q(ulps_timer_reg[2]));
  FDCE \ulps_timer_reg[3] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[3]),
        .Q(ulps_timer_reg[3]));
  FDCE \ulps_timer_reg[4] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[4]),
        .Q(ulps_timer_reg[4]));
  FDCE \ulps_timer_reg[5] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[5]),
        .Q(ulps_timer_reg[5]));
  FDCE \ulps_timer_reg[6] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[6]),
        .Q(ulps_timer_reg[6]));
  FDCE \ulps_timer_reg[7] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[7]),
        .Q(ulps_timer_reg[7]));
  FDCE \ulps_timer_reg[8] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[8]),
        .Q(ulps_timer_reg[8]));
  FDCE \ulps_timer_reg[9] 
       (.C(txclkesc),
        .CE(1'b1),
        .CLR(ulps_start_end_r_i_2_n_0),
        .D(p_0_in[9]),
        .Q(ulps_timer_reg[9]));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_crc
   (ldf_wr_data_c,
    crc_valid_c,
    \lg_pkt_rem_wc_r0_reg[0] ,
    \FSM_onehot_packtzr_fsm_r_reg[2] ,
    \FSM_onehot_packtzr_fsm_r_reg[2]_0 ,
    \lg_pkt_rem_wc_r0_reg[0]_0 ,
    \arststages_ff_reg[1] ,
    Q,
    \prv_crc_cr1_reg[0]_0 ,
    cdf_rd_en_r1,
    p_1_in,
    \ldf_wr_data_r_reg[24] ,
    \ldf_wr_data_r_reg[24]_0 ,
    \ldf_wr_data_r_reg[25] ,
    \ldf_wr_data_r_reg[25]_0 ,
    \ldf_wr_data_r_reg[26] ,
    \ldf_wr_data_r_reg[27] ,
    \ldf_wr_data_r_reg[28] ,
    \ldf_wr_data_r_reg[29] ,
    \ldf_wr_data_r[34]_i_2_0 ,
    ppi_clk_rst_n,
    \ldf_wr_data_r_reg[8] ,
    \ldf_wr_data_r_reg[8]_0 ,
    ldf_wr_en_c3,
    ppi_clk);
  output [29:0]ldf_wr_data_c;
  output crc_valid_c;
  output [0:0]\lg_pkt_rem_wc_r0_reg[0] ;
  output \FSM_onehot_packtzr_fsm_r_reg[2] ;
  output \FSM_onehot_packtzr_fsm_r_reg[2]_0 ;
  output \lg_pkt_rem_wc_r0_reg[0]_0 ;
  output \arststages_ff_reg[1] ;
  input [31:0]Q;
  input [4:0]\prv_crc_cr1_reg[0]_0 ;
  input cdf_rd_en_r1;
  input p_1_in;
  input \ldf_wr_data_r_reg[24] ;
  input \ldf_wr_data_r_reg[24]_0 ;
  input \ldf_wr_data_r_reg[25] ;
  input \ldf_wr_data_r_reg[25]_0 ;
  input \ldf_wr_data_r_reg[26] ;
  input \ldf_wr_data_r_reg[27] ;
  input \ldf_wr_data_r_reg[28] ;
  input \ldf_wr_data_r_reg[29] ;
  input [15:0]\ldf_wr_data_r[34]_i_2_0 ;
  input ppi_clk_rst_n;
  input \ldf_wr_data_r_reg[8] ;
  input \ldf_wr_data_r_reg[8]_0 ;
  input ldf_wr_en_c3;
  input ppi_clk;

  wire \FSM_onehot_packtzr_fsm_r_reg[2] ;
  wire \FSM_onehot_packtzr_fsm_r_reg[2]_0 ;
  wire [31:0]Q;
  wire \arststages_ff_reg[1] ;
  wire cdf_rd_en_r1;
  wire [0:0]crc_en_c;
  wire [15:0]crc_out_c;
  wire crc_valid_c;
  wire [7:0]data0;
  wire [15:14]ldf_crc_data_c;
  wire [29:0]ldf_wr_data_c;
  wire [15:0]ldf_wr_data_crc_init;
  wire \ldf_wr_data_r[10]_i_3_n_0 ;
  wire \ldf_wr_data_r[11]_i_3_n_0 ;
  wire \ldf_wr_data_r[12]_i_3_n_0 ;
  wire \ldf_wr_data_r[13]_i_3_n_0 ;
  wire \ldf_wr_data_r[13]_i_4_n_0 ;
  wire \ldf_wr_data_r[16]_i_2_n_0 ;
  wire \ldf_wr_data_r[17]_i_2_n_0 ;
  wire \ldf_wr_data_r[18]_i_2_n_0 ;
  wire \ldf_wr_data_r[19]_i_2_n_0 ;
  wire \ldf_wr_data_r[20]_i_2_n_0 ;
  wire \ldf_wr_data_r[21]_i_2_n_0 ;
  wire \ldf_wr_data_r[22]_i_2_n_0 ;
  wire \ldf_wr_data_r[22]_i_3_n_0 ;
  wire \ldf_wr_data_r[22]_i_4_n_0 ;
  wire \ldf_wr_data_r[22]_i_5_n_0 ;
  wire \ldf_wr_data_r[22]_i_6_n_0 ;
  wire \ldf_wr_data_r[22]_i_7_n_0 ;
  wire \ldf_wr_data_r[22]_i_8_n_0 ;
  wire \ldf_wr_data_r[23]_i_2_n_0 ;
  wire \ldf_wr_data_r[23]_i_3_n_0 ;
  wire \ldf_wr_data_r[23]_i_4_n_0 ;
  wire \ldf_wr_data_r[24]_i_4_n_0 ;
  wire \ldf_wr_data_r[25]_i_4_n_0 ;
  wire \ldf_wr_data_r[26]_i_3_n_0 ;
  wire \ldf_wr_data_r[27]_i_3_n_0 ;
  wire \ldf_wr_data_r[28]_i_3_n_0 ;
  wire \ldf_wr_data_r[29]_i_3_n_0 ;
  wire \ldf_wr_data_r[30]_i_10_n_0 ;
  wire \ldf_wr_data_r[30]_i_2_n_0 ;
  wire \ldf_wr_data_r[30]_i_3_n_0 ;
  wire \ldf_wr_data_r[30]_i_6_n_0 ;
  wire \ldf_wr_data_r[30]_i_7_n_0 ;
  wire \ldf_wr_data_r[30]_i_8_n_0 ;
  wire \ldf_wr_data_r[30]_i_9_n_0 ;
  wire \ldf_wr_data_r[31]_i_11_n_0 ;
  wire \ldf_wr_data_r[31]_i_12_n_0 ;
  wire \ldf_wr_data_r[31]_i_13_n_0 ;
  wire \ldf_wr_data_r[31]_i_14_n_0 ;
  wire \ldf_wr_data_r[31]_i_16_n_0 ;
  wire \ldf_wr_data_r[31]_i_17_n_0 ;
  wire \ldf_wr_data_r[31]_i_18_n_0 ;
  wire \ldf_wr_data_r[31]_i_2_n_0 ;
  wire \ldf_wr_data_r[31]_i_4_n_0 ;
  wire \ldf_wr_data_r[31]_i_5_n_0 ;
  wire \ldf_wr_data_r[31]_i_6_n_0 ;
  wire \ldf_wr_data_r[31]_i_7_n_0 ;
  wire \ldf_wr_data_r[31]_i_9_n_0 ;
  wire [15:0]\ldf_wr_data_r[34]_i_2_0 ;
  wire \ldf_wr_data_r[35]_i_6_n_0 ;
  wire \ldf_wr_data_r[35]_i_7_n_0 ;
  wire \ldf_wr_data_r[35]_i_8_n_0 ;
  wire \ldf_wr_data_r[35]_i_9_n_0 ;
  wire \ldf_wr_data_r[8]_i_3_n_0 ;
  wire \ldf_wr_data_r[9]_i_3_n_0 ;
  wire \ldf_wr_data_r_reg[24] ;
  wire \ldf_wr_data_r_reg[24]_0 ;
  wire \ldf_wr_data_r_reg[25] ;
  wire \ldf_wr_data_r_reg[25]_0 ;
  wire \ldf_wr_data_r_reg[26] ;
  wire \ldf_wr_data_r_reg[27] ;
  wire \ldf_wr_data_r_reg[28] ;
  wire \ldf_wr_data_r_reg[29] ;
  wire \ldf_wr_data_r_reg[8] ;
  wire \ldf_wr_data_r_reg[8]_0 ;
  wire ldf_wr_en_c3;
  wire [0:0]\lg_pkt_rem_wc_r0_reg[0] ;
  wire \lg_pkt_rem_wc_r0_reg[0]_0 ;
  wire nxt_crc_16bit_10__8;
  wire nxt_crc_16bit_12__3;
  wire nxt_crc_16bit_13__4;
  wire nxt_crc_16bit_4__2;
  wire nxt_crc_16bit_5__4;
  wire nxt_crc_16bit_6__6;
  wire nxt_crc_16bit_8__6;
  wire nxt_crc_16bit_9__6;
  wire [13:4]nxt_crc_24bit;
  wire [14:6]nxt_crc_32bit;
  wire nxt_crc_32bit061_out__4;
  wire [14:0]nxt_crc_8bit;
  wire p_0_in221_in;
  wire p_0_in231_in;
  wire p_0_in241_in;
  wire p_0_in245_in;
  wire p_0_in251_in;
  wire p_1_in;
  wire p_1_in242_in;
  wire p_1_in261_in;
  wire p_1_in267_in;
  wire p_1_in273_in;
  wire p_1_in304_in;
  wire [15:0]p_1_in__0;
  wire p_2_in257_in;
  wire p_5_in280_in;
  wire ppi_clk;
  wire ppi_clk_rst_n;
  wire \prv_crc_cr0[0]_i_3_n_0 ;
  wire \prv_crc_cr0[0]_i_4_n_0 ;
  wire \prv_crc_cr0[0]_i_5_n_0 ;
  wire \prv_crc_cr0[10]_i_10_n_0 ;
  wire \prv_crc_cr0[10]_i_8_n_0 ;
  wire \prv_crc_cr0[10]_i_9_n_0 ;
  wire \prv_crc_cr0[11]_i_10_n_0 ;
  wire \prv_crc_cr0[11]_i_3_n_0 ;
  wire \prv_crc_cr0[11]_i_4_n_0 ;
  wire \prv_crc_cr0[11]_i_5_n_0 ;
  wire \prv_crc_cr0[11]_i_6_n_0 ;
  wire \prv_crc_cr0[11]_i_7_n_0 ;
  wire \prv_crc_cr0[11]_i_8_n_0 ;
  wire \prv_crc_cr0[11]_i_9_n_0 ;
  wire \prv_crc_cr0[12]_i_7_n_0 ;
  wire \prv_crc_cr0[12]_i_8_n_0 ;
  wire \prv_crc_cr0[13]_i_10_n_0 ;
  wire \prv_crc_cr0[13]_i_11_n_0 ;
  wire \prv_crc_cr0[13]_i_12_n_0 ;
  wire \prv_crc_cr0[13]_i_7_n_0 ;
  wire \prv_crc_cr0[13]_i_8_n_0 ;
  wire \prv_crc_cr0[13]_i_9_n_0 ;
  wire \prv_crc_cr0[14]_i_4_n_0 ;
  wire \prv_crc_cr0[14]_i_6_n_0 ;
  wire \prv_crc_cr0[14]_i_7_n_0 ;
  wire \prv_crc_cr0[14]_i_8_n_0 ;
  wire \prv_crc_cr0[15]_i_10_n_0 ;
  wire \prv_crc_cr0[15]_i_1_n_0 ;
  wire \prv_crc_cr0[15]_i_4_n_0 ;
  wire \prv_crc_cr0[15]_i_5_n_0 ;
  wire \prv_crc_cr0[15]_i_6_n_0 ;
  wire \prv_crc_cr0[15]_i_7_n_0 ;
  wire \prv_crc_cr0[15]_i_8_n_0 ;
  wire \prv_crc_cr0[15]_i_9_n_0 ;
  wire \prv_crc_cr0[1]_i_3_n_0 ;
  wire \prv_crc_cr0[1]_i_4_n_0 ;
  wire \prv_crc_cr0[1]_i_5_n_0 ;
  wire \prv_crc_cr0[1]_i_6_n_0 ;
  wire \prv_crc_cr0[1]_i_7_n_0 ;
  wire \prv_crc_cr0[2]_i_3_n_0 ;
  wire \prv_crc_cr0[2]_i_4_n_0 ;
  wire \prv_crc_cr0[2]_i_5_n_0 ;
  wire \prv_crc_cr0[2]_i_6_n_0 ;
  wire \prv_crc_cr0[2]_i_8_n_0 ;
  wire \prv_crc_cr0[3]_i_3_n_0 ;
  wire \prv_crc_cr0[3]_i_4_n_0 ;
  wire \prv_crc_cr0[3]_i_5_n_0 ;
  wire \prv_crc_cr0[3]_i_7_n_0 ;
  wire \prv_crc_cr0[4]_i_7_n_0 ;
  wire \prv_crc_cr0[5]_i_3_n_0 ;
  wire \prv_crc_cr0[5]_i_4_n_0 ;
  wire \prv_crc_cr0[5]_i_5_n_0 ;
  wire \prv_crc_cr0[5]_i_6_n_0 ;
  wire \prv_crc_cr0[7]_i_3_n_0 ;
  wire \prv_crc_cr0[7]_i_4_n_0 ;
  wire \prv_crc_cr0[7]_i_5_n_0 ;
  wire \prv_crc_cr0[8]_i_7_n_0 ;
  wire \prv_crc_cr0[8]_i_8_n_0 ;
  wire \prv_crc_cr0[9]_i_7_n_0 ;
  wire \prv_crc_cr0[9]_i_8_n_0 ;
  wire \prv_crc_cr0[9]_i_9_n_0 ;
  wire \prv_crc_cr0_reg_n_0_[0] ;
  wire \prv_crc_cr0_reg_n_0_[1] ;
  wire \prv_crc_cr0_reg_n_0_[2] ;
  wire \prv_crc_cr0_reg_n_0_[3] ;
  wire \prv_crc_cr0_reg_n_0_[4] ;
  wire \prv_crc_cr0_reg_n_0_[5] ;
  wire \prv_crc_cr0_reg_n_0_[6] ;
  wire \prv_crc_cr0_reg_n_0_[7] ;
  wire [15:0]prv_crc_cr1;
  wire \prv_crc_cr1[0]_i_1_n_0 ;
  wire \prv_crc_cr1[10]_i_1_n_0 ;
  wire \prv_crc_cr1[11]_i_1_n_0 ;
  wire \prv_crc_cr1[12]_i_1_n_0 ;
  wire \prv_crc_cr1[13]_i_1_n_0 ;
  wire \prv_crc_cr1[14]_i_1_n_0 ;
  wire \prv_crc_cr1[15]_i_1_n_0 ;
  wire \prv_crc_cr1[1]_i_1_n_0 ;
  wire \prv_crc_cr1[2]_i_1_n_0 ;
  wire \prv_crc_cr1[3]_i_1_n_0 ;
  wire \prv_crc_cr1[4]_i_1_n_0 ;
  wire \prv_crc_cr1[5]_i_1_n_0 ;
  wire \prv_crc_cr1[6]_i_1_n_0 ;
  wire \prv_crc_cr1[7]_i_1_n_0 ;
  wire \prv_crc_cr1[8]_i_1_n_0 ;
  wire \prv_crc_cr1[9]_i_1_n_0 ;
  wire [4:0]\prv_crc_cr1_reg[0]_0 ;

  LUT5 #(
    .INIT(32'hEF40EF45)) 
    \ldf_wr_data_r[0]_i_1 
       (.I0(p_1_in),
        .I1(ldf_wr_data_crc_init[0]),
        .I2(\prv_crc_cr1_reg[0]_0 [2]),
        .I3(Q[0]),
        .I4(crc_valid_c),
        .O(ldf_wr_data_c[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \ldf_wr_data_r[0]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\prv_crc_cr0_reg_n_0_[0] ),
        .I2(ldf_wr_en_c3),
        .I3(data0[0]),
        .O(ldf_wr_data_crc_init[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ldf_wr_data_r[10]_i_1 
       (.I0(Q[10]),
        .I1(p_1_in),
        .I2(ldf_wr_data_crc_init[10]),
        .I3(\prv_crc_cr1_reg[0]_0 [2]),
        .I4(\ldf_wr_data_r[10]_i_3_n_0 ),
        .O(ldf_wr_data_c[10]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ldf_wr_data_r[10]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\ldf_wr_data_r_reg[8]_0 ),
        .I2(data0[2]),
        .O(ldf_wr_data_crc_init[10]));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFFFFF)) 
    \ldf_wr_data_r[10]_i_3 
       (.I0(Q[10]),
        .I1(\ldf_wr_data_r[13]_i_4_n_0 ),
        .I2(crc_out_c[2]),
        .I3(cdf_rd_en_r1),
        .I4(\prv_crc_cr1_reg[0]_0 [3]),
        .I5(\prv_crc_cr1_reg[0]_0 [4]),
        .O(\ldf_wr_data_r[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ldf_wr_data_r[11]_i_1 
       (.I0(Q[11]),
        .I1(p_1_in),
        .I2(ldf_wr_data_crc_init[11]),
        .I3(\prv_crc_cr1_reg[0]_0 [2]),
        .I4(\ldf_wr_data_r[11]_i_3_n_0 ),
        .O(ldf_wr_data_c[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ldf_wr_data_r[11]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\ldf_wr_data_r_reg[8]_0 ),
        .I2(data0[3]),
        .O(ldf_wr_data_crc_init[11]));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFFFFF)) 
    \ldf_wr_data_r[11]_i_3 
       (.I0(Q[11]),
        .I1(\ldf_wr_data_r[13]_i_4_n_0 ),
        .I2(crc_out_c[3]),
        .I3(cdf_rd_en_r1),
        .I4(\prv_crc_cr1_reg[0]_0 [3]),
        .I5(\prv_crc_cr1_reg[0]_0 [4]),
        .O(\ldf_wr_data_r[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ldf_wr_data_r[12]_i_1 
       (.I0(Q[12]),
        .I1(p_1_in),
        .I2(ldf_wr_data_crc_init[12]),
        .I3(\prv_crc_cr1_reg[0]_0 [2]),
        .I4(\ldf_wr_data_r[12]_i_3_n_0 ),
        .O(ldf_wr_data_c[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ldf_wr_data_r[12]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\ldf_wr_data_r_reg[8]_0 ),
        .I2(data0[4]),
        .O(ldf_wr_data_crc_init[12]));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFFFFF)) 
    \ldf_wr_data_r[12]_i_3 
       (.I0(Q[12]),
        .I1(\ldf_wr_data_r[13]_i_4_n_0 ),
        .I2(crc_out_c[4]),
        .I3(cdf_rd_en_r1),
        .I4(\prv_crc_cr1_reg[0]_0 [3]),
        .I5(\prv_crc_cr1_reg[0]_0 [4]),
        .O(\ldf_wr_data_r[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ldf_wr_data_r[13]_i_1 
       (.I0(Q[13]),
        .I1(p_1_in),
        .I2(ldf_wr_data_crc_init[13]),
        .I3(\prv_crc_cr1_reg[0]_0 [2]),
        .I4(\ldf_wr_data_r[13]_i_3_n_0 ),
        .O(ldf_wr_data_c[13]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ldf_wr_data_r[13]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\ldf_wr_data_r_reg[8]_0 ),
        .I2(data0[5]),
        .O(ldf_wr_data_crc_init[13]));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFFFFF)) 
    \ldf_wr_data_r[13]_i_3 
       (.I0(Q[13]),
        .I1(\ldf_wr_data_r[13]_i_4_n_0 ),
        .I2(crc_out_c[5]),
        .I3(cdf_rd_en_r1),
        .I4(\prv_crc_cr1_reg[0]_0 [3]),
        .I5(\prv_crc_cr1_reg[0]_0 [4]),
        .O(\ldf_wr_data_r[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \ldf_wr_data_r[13]_i_4 
       (.I0(\ldf_wr_data_r[35]_i_9_n_0 ),
        .I1(\ldf_wr_data_r[35]_i_8_n_0 ),
        .I2(\ldf_wr_data_r[35]_i_7_n_0 ),
        .I3(\ldf_wr_data_r[34]_i_2_0 [1]),
        .I4(\ldf_wr_data_r[35]_i_6_n_0 ),
        .O(\ldf_wr_data_r[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    \ldf_wr_data_r[14]_i_1 
       (.I0(Q[14]),
        .I1(p_1_in),
        .I2(ldf_wr_data_crc_init[14]),
        .I3(\prv_crc_cr1_reg[0]_0 [2]),
        .I4(ldf_crc_data_c[14]),
        .I5(crc_valid_c),
        .O(ldf_wr_data_c[14]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ldf_wr_data_r[14]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\ldf_wr_data_r_reg[8]_0 ),
        .I2(data0[6]),
        .O(ldf_wr_data_crc_init[14]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \ldf_wr_data_r[14]_i_3 
       (.I0(\ldf_wr_data_r[22]_i_3_n_0 ),
        .I1(crc_en_c),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(Q[14]),
        .O(ldf_crc_data_c[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    \ldf_wr_data_r[15]_i_1 
       (.I0(Q[15]),
        .I1(p_1_in),
        .I2(ldf_wr_data_crc_init[15]),
        .I3(\prv_crc_cr1_reg[0]_0 [2]),
        .I4(ldf_crc_data_c[15]),
        .I5(crc_valid_c),
        .O(ldf_wr_data_c[15]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ldf_wr_data_r[15]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\ldf_wr_data_r_reg[8]_0 ),
        .I2(data0[7]),
        .O(ldf_wr_data_crc_init[15]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \ldf_wr_data_r[15]_i_3 
       (.I0(\ldf_wr_data_r[23]_i_3_n_0 ),
        .I1(crc_en_c),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(Q[15]),
        .O(ldf_crc_data_c[15]));
  LUT6 #(
    .INIT(64'hAA80AA80AABFAA80)) 
    \ldf_wr_data_r[16]_i_1 
       (.I0(Q[16]),
        .I1(\prv_crc_cr1_reg[0]_0 [0]),
        .I2(cdf_rd_en_r1),
        .I3(\prv_crc_cr1_reg[0]_0 [1]),
        .I4(\ldf_wr_data_r[16]_i_2_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[16]));
  LUT6 #(
    .INIT(64'hAAA888A822200020)) 
    \ldf_wr_data_r[16]_i_2 
       (.I0(crc_valid_c),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_out_c[8]),
        .I3(crc_en_c),
        .I4(crc_out_c[0]),
        .I5(Q[16]),
        .O(\ldf_wr_data_r[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80AA80AABFAA80)) 
    \ldf_wr_data_r[17]_i_1 
       (.I0(Q[17]),
        .I1(\prv_crc_cr1_reg[0]_0 [0]),
        .I2(cdf_rd_en_r1),
        .I3(\prv_crc_cr1_reg[0]_0 [1]),
        .I4(\ldf_wr_data_r[17]_i_2_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[17]));
  LUT6 #(
    .INIT(64'hAAA888A822200020)) 
    \ldf_wr_data_r[17]_i_2 
       (.I0(crc_valid_c),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_out_c[9]),
        .I3(crc_en_c),
        .I4(crc_out_c[1]),
        .I5(Q[17]),
        .O(\ldf_wr_data_r[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80AA80AABFAA80)) 
    \ldf_wr_data_r[18]_i_1 
       (.I0(Q[18]),
        .I1(\prv_crc_cr1_reg[0]_0 [0]),
        .I2(cdf_rd_en_r1),
        .I3(\prv_crc_cr1_reg[0]_0 [1]),
        .I4(\ldf_wr_data_r[18]_i_2_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[18]));
  LUT6 #(
    .INIT(64'hAAA888A822200020)) 
    \ldf_wr_data_r[18]_i_2 
       (.I0(crc_valid_c),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_out_c[10]),
        .I3(crc_en_c),
        .I4(crc_out_c[2]),
        .I5(Q[18]),
        .O(\ldf_wr_data_r[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80AA80AABFAA80)) 
    \ldf_wr_data_r[19]_i_1 
       (.I0(Q[19]),
        .I1(\prv_crc_cr1_reg[0]_0 [0]),
        .I2(cdf_rd_en_r1),
        .I3(\prv_crc_cr1_reg[0]_0 [1]),
        .I4(\ldf_wr_data_r[19]_i_2_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[19]));
  LUT6 #(
    .INIT(64'hAAA888A822200020)) 
    \ldf_wr_data_r[19]_i_2 
       (.I0(crc_valid_c),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_out_c[11]),
        .I3(crc_en_c),
        .I4(crc_out_c[3]),
        .I5(Q[19]),
        .O(\ldf_wr_data_r[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEF40EF45)) 
    \ldf_wr_data_r[1]_i_1 
       (.I0(p_1_in),
        .I1(ldf_wr_data_crc_init[1]),
        .I2(\prv_crc_cr1_reg[0]_0 [2]),
        .I3(Q[1]),
        .I4(crc_valid_c),
        .O(ldf_wr_data_c[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \ldf_wr_data_r[1]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\prv_crc_cr0_reg_n_0_[1] ),
        .I2(ldf_wr_en_c3),
        .I3(data0[1]),
        .O(ldf_wr_data_crc_init[1]));
  LUT6 #(
    .INIT(64'hAA80AA80AABFAA80)) 
    \ldf_wr_data_r[20]_i_1 
       (.I0(Q[20]),
        .I1(\prv_crc_cr1_reg[0]_0 [0]),
        .I2(cdf_rd_en_r1),
        .I3(\prv_crc_cr1_reg[0]_0 [1]),
        .I4(\ldf_wr_data_r[20]_i_2_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[20]));
  LUT6 #(
    .INIT(64'hAAA888A822200020)) 
    \ldf_wr_data_r[20]_i_2 
       (.I0(crc_valid_c),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_out_c[12]),
        .I3(crc_en_c),
        .I4(crc_out_c[4]),
        .I5(Q[20]),
        .O(\ldf_wr_data_r[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80AA80AABFAA80)) 
    \ldf_wr_data_r[21]_i_1 
       (.I0(Q[21]),
        .I1(\prv_crc_cr1_reg[0]_0 [0]),
        .I2(cdf_rd_en_r1),
        .I3(\prv_crc_cr1_reg[0]_0 [1]),
        .I4(\ldf_wr_data_r[21]_i_2_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[21]));
  LUT6 #(
    .INIT(64'hAAA888A822200020)) 
    \ldf_wr_data_r[21]_i_2 
       (.I0(crc_valid_c),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_out_c[13]),
        .I3(crc_en_c),
        .I4(crc_out_c[5]),
        .I5(Q[21]),
        .O(\ldf_wr_data_r[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888CCD88888)) 
    \ldf_wr_data_r[22]_i_1 
       (.I0(p_1_in),
        .I1(Q[22]),
        .I2(\ldf_wr_data_r[22]_i_2_n_0 ),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(crc_valid_c),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[22]));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \ldf_wr_data_r[22]_i_2 
       (.I0(\ldf_wr_data_r[22]_i_3_n_0 ),
        .I1(\ldf_wr_data_r[22]_i_4_n_0 ),
        .I2(\ldf_wr_data_r[22]_i_5_n_0 ),
        .I3(crc_en_c),
        .I4(\ldf_wr_data_r[30]_i_6_n_0 ),
        .I5(\ldf_wr_data_r[22]_i_6_n_0 ),
        .O(\ldf_wr_data_r[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3202023202323202)) 
    \ldf_wr_data_r[22]_i_3 
       (.I0(nxt_crc_8bit[6]),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_en_c),
        .I3(\ldf_wr_data_r[22]_i_7_n_0 ),
        .I4(\prv_crc_cr0[1]_i_5_n_0 ),
        .I5(\ldf_wr_data_r[31]_i_18_n_0 ),
        .O(\ldf_wr_data_r[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \ldf_wr_data_r[22]_i_4 
       (.I0(\ldf_wr_data_r[31]_i_5_n_0 ),
        .I1(\prv_crc_cr0[11]_i_5_n_0 ),
        .I2(\ldf_wr_data_r[22]_i_8_n_0 ),
        .I3(\ldf_wr_data_r[30]_i_9_n_0 ),
        .I4(\ldf_wr_data_r[30]_i_8_n_0 ),
        .I5(\prv_crc_cr0[11]_i_7_n_0 ),
        .O(\ldf_wr_data_r[22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h69960000)) 
    \ldf_wr_data_r[22]_i_5 
       (.I0(\prv_crc_cr0[14]_i_4_n_0 ),
        .I1(\ldf_wr_data_r[31]_i_5_n_0 ),
        .I2(\ldf_wr_data_r[30]_i_7_n_0 ),
        .I3(Q[19]),
        .I4(\prv_crc_cr0[15]_i_9_n_0 ),
        .O(\ldf_wr_data_r[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF96000000960000)) 
    \ldf_wr_data_r[22]_i_6 
       (.I0(\ldf_wr_data_r[30]_i_9_n_0 ),
        .I1(\ldf_wr_data_r[22]_i_7_n_0 ),
        .I2(\prv_crc_cr0[5]_i_5_n_0 ),
        .I3(crc_en_c),
        .I4(\lg_pkt_rem_wc_r0_reg[0] ),
        .I5(nxt_crc_32bit[14]),
        .O(\ldf_wr_data_r[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAC5353AC)) 
    \ldf_wr_data_r[22]_i_7 
       (.I0(data0[3]),
        .I1(prv_crc_cr1[11]),
        .I2(crc_valid_c),
        .I3(Q[11]),
        .I4(nxt_crc_8bit[11]),
        .O(\ldf_wr_data_r[22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \ldf_wr_data_r[22]_i_8 
       (.I0(Q[1]),
        .I1(\prv_crc_cr0_reg_n_0_[1] ),
        .I2(prv_crc_cr1[1]),
        .I3(crc_valid_c),
        .I4(Q[16]),
        .O(\ldf_wr_data_r[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \ldf_wr_data_r[22]_i_9 
       (.I0(\prv_crc_cr0[2]_i_5_n_0 ),
        .I1(\ldf_wr_data_r[30]_i_8_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_12_n_0 ),
        .I3(Q[19]),
        .I4(\ldf_wr_data_r[22]_i_7_n_0 ),
        .I5(\prv_crc_cr0[13]_i_9_n_0 ),
        .O(nxt_crc_32bit[14]));
  LUT6 #(
    .INIT(64'h88888888CCD88888)) 
    \ldf_wr_data_r[23]_i_1 
       (.I0(p_1_in),
        .I1(Q[23]),
        .I2(\ldf_wr_data_r[23]_i_2_n_0 ),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(crc_valid_c),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[23]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \ldf_wr_data_r[23]_i_2 
       (.I0(\ldf_wr_data_r[23]_i_3_n_0 ),
        .I1(nxt_crc_32bit[7]),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(crc_en_c),
        .I4(crc_out_c[15]),
        .O(\ldf_wr_data_r[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF028AA820)) 
    \ldf_wr_data_r[23]_i_3 
       (.I0(\ldf_wr_data_r[13]_i_4_n_0 ),
        .I1(crc_valid_c),
        .I2(prv_crc_cr1[15]),
        .I3(data0[7]),
        .I4(nxt_crc_8bit[12]),
        .I5(\ldf_wr_data_r[23]_i_4_n_0 ),
        .O(\ldf_wr_data_r[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \ldf_wr_data_r[23]_i_4 
       (.I0(\ldf_wr_data_r[30]_i_10_n_0 ),
        .I1(\prv_crc_cr0[12]_i_7_n_0 ),
        .I2(\ldf_wr_data_r[30]_i_7_n_0 ),
        .I3(nxt_crc_8bit[11]),
        .I4(\ldf_wr_data_r[31]_i_9_n_0 ),
        .I5(\lg_pkt_rem_wc_r0_reg[0]_0 ),
        .O(\ldf_wr_data_r[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \ldf_wr_data_r[24]_i_1 
       (.I0(\ldf_wr_data_r_reg[24] ),
        .I1(\ldf_wr_data_r_reg[24]_0 ),
        .I2(p_1_in),
        .I3(\ldf_wr_data_r[24]_i_4_n_0 ),
        .I4(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[24]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \ldf_wr_data_r[24]_i_4 
       (.I0(crc_valid_c),
        .I1(crc_out_c[0]),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(crc_en_c),
        .I4(crc_out_c[8]),
        .I5(Q[24]),
        .O(\ldf_wr_data_r[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9600960096FF9600)) 
    \ldf_wr_data_r[25]_i_1 
       (.I0(\ldf_wr_data_r_reg[25] ),
        .I1(\ldf_wr_data_r_reg[25]_0 ),
        .I2(Q[14]),
        .I3(p_1_in),
        .I4(\ldf_wr_data_r[25]_i_4_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[25]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \ldf_wr_data_r[25]_i_4 
       (.I0(crc_valid_c),
        .I1(crc_out_c[1]),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(crc_en_c),
        .I4(crc_out_c[9]),
        .I5(Q[25]),
        .O(\ldf_wr_data_r[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9600960096FF9600)) 
    \ldf_wr_data_r[26]_i_1 
       (.I0(Q[18]),
        .I1(Q[6]),
        .I2(\ldf_wr_data_r_reg[26] ),
        .I3(p_1_in),
        .I4(\ldf_wr_data_r[26]_i_3_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[26]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \ldf_wr_data_r[26]_i_3 
       (.I0(crc_valid_c),
        .I1(crc_out_c[2]),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(crc_en_c),
        .I4(crc_out_c[10]),
        .I5(Q[26]),
        .O(\ldf_wr_data_r[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9600960096FF9600)) 
    \ldf_wr_data_r[27]_i_1 
       (.I0(Q[9]),
        .I1(Q[14]),
        .I2(\ldf_wr_data_r_reg[27] ),
        .I3(p_1_in),
        .I4(\ldf_wr_data_r[27]_i_3_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[27]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \ldf_wr_data_r[27]_i_3 
       (.I0(crc_valid_c),
        .I1(crc_out_c[3]),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(crc_en_c),
        .I4(crc_out_c[11]),
        .I5(Q[27]),
        .O(\ldf_wr_data_r[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9600960096FF9600)) 
    \ldf_wr_data_r[28]_i_1 
       (.I0(Q[18]),
        .I1(Q[6]),
        .I2(\ldf_wr_data_r_reg[28] ),
        .I3(p_1_in),
        .I4(\ldf_wr_data_r[28]_i_3_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[28]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \ldf_wr_data_r[28]_i_3 
       (.I0(crc_valid_c),
        .I1(crc_out_c[4]),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(crc_en_c),
        .I4(crc_out_c[12]),
        .I5(Q[28]),
        .O(\ldf_wr_data_r[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9600960096FF9600)) 
    \ldf_wr_data_r[29]_i_1 
       (.I0(Q[18]),
        .I1(Q[14]),
        .I2(\ldf_wr_data_r_reg[29] ),
        .I3(p_1_in),
        .I4(\ldf_wr_data_r[29]_i_3_n_0 ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(ldf_wr_data_c[29]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \ldf_wr_data_r[29]_i_3 
       (.I0(crc_valid_c),
        .I1(crc_out_c[5]),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(crc_en_c),
        .I4(crc_out_c[13]),
        .I5(Q[29]),
        .O(\ldf_wr_data_r[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEF40EF45)) 
    \ldf_wr_data_r[2]_i_1 
       (.I0(p_1_in),
        .I1(ldf_wr_data_crc_init[2]),
        .I2(\prv_crc_cr1_reg[0]_0 [2]),
        .I3(Q[2]),
        .I4(crc_valid_c),
        .O(ldf_wr_data_c[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \ldf_wr_data_r[2]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\prv_crc_cr0_reg_n_0_[2] ),
        .I2(ldf_wr_en_c3),
        .I3(data0[2]),
        .O(ldf_wr_data_crc_init[2]));
  LUT6 #(
    .INIT(64'h0000000044400040)) 
    \ldf_wr_data_r[30]_i_1 
       (.I0(\prv_crc_cr1_reg[0]_0 [2]),
        .I1(crc_valid_c),
        .I2(\ldf_wr_data_r[30]_i_2_n_0 ),
        .I3(crc_en_c),
        .I4(\ldf_wr_data_r[30]_i_3_n_0 ),
        .I5(p_1_in),
        .O(\FSM_onehot_packtzr_fsm_r_reg[2] ));
  LUT6 #(
    .INIT(64'h0057A8FFFFA85700)) 
    \ldf_wr_data_r[30]_i_10 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[1]),
        .I4(\prv_crc_cr0_reg_n_0_[1] ),
        .I5(Q[1]),
        .O(\ldf_wr_data_r[30]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hE020)) 
    \ldf_wr_data_r[30]_i_2 
       (.I0(nxt_crc_24bit[6]),
        .I1(crc_en_c),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(nxt_crc_32bit[6]),
        .O(\ldf_wr_data_r[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ldf_wr_data_r[30]_i_3 
       (.I0(Q[30]),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(\ldf_wr_data_r[30]_i_6_n_0 ),
        .O(\ldf_wr_data_r[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ldf_wr_data_r[30]_i_4 
       (.I0(Q[19]),
        .I1(\ldf_wr_data_r[30]_i_7_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_5_n_0 ),
        .I3(\prv_crc_cr0[14]_i_4_n_0 ),
        .O(nxt_crc_24bit[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \ldf_wr_data_r[30]_i_5 
       (.I0(\ldf_wr_data_r[30]_i_8_n_0 ),
        .I1(\ldf_wr_data_r[30]_i_9_n_0 ),
        .I2(Q[16]),
        .I3(\ldf_wr_data_r[30]_i_10_n_0 ),
        .I4(\prv_crc_cr0[11]_i_5_n_0 ),
        .I5(\ldf_wr_data_r[31]_i_5_n_0 ),
        .O(nxt_crc_32bit[6]));
  LUT5 #(
    .INIT(32'h02323202)) 
    \ldf_wr_data_r[30]_i_6 
       (.I0(nxt_crc_8bit[14]),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_en_c),
        .I3(\prv_crc_cr0[14]_i_4_n_0 ),
        .I4(nxt_crc_8bit[11]),
        .O(\ldf_wr_data_r[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96969966)) 
    \ldf_wr_data_r[30]_i_7 
       (.I0(\ldf_wr_data_r[31]_i_13_n_0 ),
        .I1(Q[0]),
        .I2(\prv_crc_cr0_reg_n_0_[0] ),
        .I3(prv_crc_cr1[0]),
        .I4(crc_valid_c),
        .O(\ldf_wr_data_r[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669699696)) 
    \ldf_wr_data_r[30]_i_8 
       (.I0(Q[18]),
        .I1(Q[22]),
        .I2(Q[8]),
        .I3(data0[0]),
        .I4(prv_crc_cr1[8]),
        .I5(crc_valid_c),
        .O(\ldf_wr_data_r[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \ldf_wr_data_r[30]_i_9 
       (.I0(\prv_crc_cr0[13]_i_9_n_0 ),
        .I1(data0[6]),
        .I2(prv_crc_cr1[14]),
        .I3(crc_valid_c),
        .I4(Q[14]),
        .O(\ldf_wr_data_r[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044400040)) 
    \ldf_wr_data_r[31]_i_1 
       (.I0(\prv_crc_cr1_reg[0]_0 [2]),
        .I1(crc_valid_c),
        .I2(\ldf_wr_data_r[31]_i_2_n_0 ),
        .I3(crc_en_c),
        .I4(\ldf_wr_data_r[31]_i_4_n_0 ),
        .I5(p_1_in),
        .O(\FSM_onehot_packtzr_fsm_r_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \ldf_wr_data_r[31]_i_10 
       (.I0(data0[7]),
        .I1(prv_crc_cr1[15]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_5_in280_in));
  LUT6 #(
    .INIT(64'h5555666A9995AAAA)) 
    \ldf_wr_data_r[31]_i_11 
       (.I0(Q[11]),
        .I1(cdf_rd_en_r1),
        .I2(\prv_crc_cr1_reg[0]_0 [3]),
        .I3(\prv_crc_cr1_reg[0]_0 [4]),
        .I4(prv_crc_cr1[11]),
        .I5(data0[3]),
        .O(\ldf_wr_data_r[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0057A8FFFFA85700)) 
    \ldf_wr_data_r[31]_i_12 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[4]),
        .I4(\prv_crc_cr0_reg_n_0_[4] ),
        .I5(Q[4]),
        .O(\ldf_wr_data_r[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0057A8FFFFA85700)) 
    \ldf_wr_data_r[31]_i_13 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[8]),
        .I4(data0[0]),
        .I5(Q[8]),
        .O(\ldf_wr_data_r[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0057A8FFFFA85700)) 
    \ldf_wr_data_r[31]_i_14 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[0]),
        .I4(\prv_crc_cr0_reg_n_0_[0] ),
        .I5(Q[0]),
        .O(\ldf_wr_data_r[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \ldf_wr_data_r[31]_i_15 
       (.I0(\prv_crc_cr0_reg_n_0_[1] ),
        .I1(prv_crc_cr1[1]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_1_in304_in));
  LUT6 #(
    .INIT(64'h0057A8FFFFA85700)) 
    \ldf_wr_data_r[31]_i_16 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[9]),
        .I4(data0[1]),
        .I5(Q[9]),
        .O(\ldf_wr_data_r[31]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \ldf_wr_data_r[31]_i_17 
       (.I0(p_5_in280_in),
        .I1(Q[15]),
        .I2(\ldf_wr_data_r[22]_i_7_n_0 ),
        .I3(Q[17]),
        .I4(\ldf_wr_data_r[31]_i_16_n_0 ),
        .O(\ldf_wr_data_r[31]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \ldf_wr_data_r[31]_i_18 
       (.I0(\prv_crc_cr0[14]_i_8_n_0 ),
        .I1(\prv_crc_cr0_reg_n_0_[2] ),
        .I2(prv_crc_cr1[2]),
        .I3(crc_valid_c),
        .I4(Q[2]),
        .O(\ldf_wr_data_r[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF96000000960000)) 
    \ldf_wr_data_r[31]_i_2 
       (.I0(\ldf_wr_data_r[31]_i_5_n_0 ),
        .I1(\ldf_wr_data_r[31]_i_6_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_7_n_0 ),
        .I3(crc_en_c),
        .I4(\lg_pkt_rem_wc_r0_reg[0] ),
        .I5(nxt_crc_32bit[7]),
        .O(\ldf_wr_data_r[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA08)) 
    \ldf_wr_data_r[31]_i_3 
       (.I0(\ldf_wr_data_r[35]_i_6_n_0 ),
        .I1(\ldf_wr_data_r[34]_i_2_0 [1]),
        .I2(\ldf_wr_data_r[34]_i_2_0 [0]),
        .I3(\ldf_wr_data_r[35]_i_7_n_0 ),
        .I4(\ldf_wr_data_r[35]_i_8_n_0 ),
        .I5(\ldf_wr_data_r[35]_i_9_n_0 ),
        .O(crc_en_c));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ldf_wr_data_r[31]_i_4 
       (.I0(Q[31]),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_out_c[15]),
        .O(\ldf_wr_data_r[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \ldf_wr_data_r[31]_i_5 
       (.I0(\ldf_wr_data_r[31]_i_9_n_0 ),
        .I1(p_5_in280_in),
        .I2(Q[15]),
        .I3(nxt_crc_8bit[11]),
        .I4(\ldf_wr_data_r[31]_i_11_n_0 ),
        .O(\ldf_wr_data_r[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6669969999966966)) 
    \ldf_wr_data_r[31]_i_6 
       (.I0(\ldf_wr_data_r[31]_i_12_n_0 ),
        .I1(Q[12]),
        .I2(crc_valid_c),
        .I3(prv_crc_cr1[12]),
        .I4(data0[4]),
        .I5(Q[20]),
        .O(\ldf_wr_data_r[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \ldf_wr_data_r[31]_i_7 
       (.I0(Q[16]),
        .I1(\ldf_wr_data_r[31]_i_13_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_14_n_0 ),
        .I3(p_1_in304_in),
        .I4(Q[1]),
        .I5(\ldf_wr_data_r[31]_i_16_n_0 ),
        .O(\ldf_wr_data_r[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \ldf_wr_data_r[31]_i_8 
       (.I0(\prv_crc_cr0[15]_i_7_n_0 ),
        .I1(\prv_crc_cr0[11]_i_6_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_17_n_0 ),
        .I3(\ldf_wr_data_r[31]_i_18_n_0 ),
        .I4(\prv_crc_cr0[7]_i_3_n_0 ),
        .I5(\ldf_wr_data_r[31]_i_6_n_0 ),
        .O(nxt_crc_32bit[7]));
  LUT6 #(
    .INIT(64'h0057A8FFFFA85700)) 
    \ldf_wr_data_r[31]_i_9 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[7]),
        .I4(\prv_crc_cr0_reg_n_0_[7] ),
        .I5(Q[7]),
        .O(\ldf_wr_data_r[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \ldf_wr_data_r[34]_i_2 
       (.I0(\ldf_wr_data_r[35]_i_9_n_0 ),
        .I1(\ldf_wr_data_r[35]_i_8_n_0 ),
        .I2(\ldf_wr_data_r[35]_i_7_n_0 ),
        .I3(\ldf_wr_data_r[34]_i_2_0 [0]),
        .I4(\ldf_wr_data_r[34]_i_2_0 [1]),
        .I5(\ldf_wr_data_r[35]_i_6_n_0 ),
        .O(\lg_pkt_rem_wc_r0_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ldf_wr_data_r[35]_i_1 
       (.I0(ppi_clk_rst_n),
        .O(\arststages_ff_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA80)) 
    \ldf_wr_data_r[35]_i_4 
       (.I0(\ldf_wr_data_r[35]_i_6_n_0 ),
        .I1(\ldf_wr_data_r[34]_i_2_0 [0]),
        .I2(\ldf_wr_data_r[34]_i_2_0 [1]),
        .I3(\ldf_wr_data_r[35]_i_7_n_0 ),
        .I4(\ldf_wr_data_r[35]_i_8_n_0 ),
        .I5(\ldf_wr_data_r[35]_i_9_n_0 ),
        .O(\lg_pkt_rem_wc_r0_reg[0] ));
  LUT3 #(
    .INIT(8'hE0)) 
    \ldf_wr_data_r[35]_i_5 
       (.I0(\prv_crc_cr1_reg[0]_0 [4]),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(cdf_rd_en_r1),
        .O(crc_valid_c));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ldf_wr_data_r[35]_i_6 
       (.I0(\prv_crc_cr1_reg[0]_0 [3]),
        .I1(\prv_crc_cr1_reg[0]_0 [4]),
        .O(\ldf_wr_data_r[35]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ldf_wr_data_r[35]_i_7 
       (.I0(\ldf_wr_data_r[34]_i_2_0 [4]),
        .I1(\ldf_wr_data_r[34]_i_2_0 [3]),
        .I2(\ldf_wr_data_r[34]_i_2_0 [7]),
        .I3(\ldf_wr_data_r[34]_i_2_0 [8]),
        .I4(\ldf_wr_data_r[34]_i_2_0 [5]),
        .I5(\ldf_wr_data_r[34]_i_2_0 [6]),
        .O(\ldf_wr_data_r[35]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ldf_wr_data_r[35]_i_8 
       (.I0(\ldf_wr_data_r[34]_i_2_0 [14]),
        .I1(\ldf_wr_data_r[34]_i_2_0 [13]),
        .I2(\ldf_wr_data_r[34]_i_2_0 [2]),
        .I3(\ldf_wr_data_r[34]_i_2_0 [15]),
        .O(\ldf_wr_data_r[35]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ldf_wr_data_r[35]_i_9 
       (.I0(\ldf_wr_data_r[34]_i_2_0 [10]),
        .I1(\ldf_wr_data_r[34]_i_2_0 [9]),
        .I2(\ldf_wr_data_r[34]_i_2_0 [12]),
        .I3(\ldf_wr_data_r[34]_i_2_0 [11]),
        .O(\ldf_wr_data_r[35]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEF40EF45)) 
    \ldf_wr_data_r[3]_i_1 
       (.I0(p_1_in),
        .I1(ldf_wr_data_crc_init[3]),
        .I2(\prv_crc_cr1_reg[0]_0 [2]),
        .I3(Q[3]),
        .I4(crc_valid_c),
        .O(ldf_wr_data_c[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \ldf_wr_data_r[3]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\prv_crc_cr0_reg_n_0_[3] ),
        .I2(ldf_wr_en_c3),
        .I3(data0[3]),
        .O(ldf_wr_data_crc_init[3]));
  LUT5 #(
    .INIT(32'hEF40EF45)) 
    \ldf_wr_data_r[4]_i_1 
       (.I0(p_1_in),
        .I1(ldf_wr_data_crc_init[4]),
        .I2(\prv_crc_cr1_reg[0]_0 [2]),
        .I3(Q[4]),
        .I4(crc_valid_c),
        .O(ldf_wr_data_c[4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \ldf_wr_data_r[4]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\prv_crc_cr0_reg_n_0_[4] ),
        .I2(ldf_wr_en_c3),
        .I3(data0[4]),
        .O(ldf_wr_data_crc_init[4]));
  LUT5 #(
    .INIT(32'hEF40EF45)) 
    \ldf_wr_data_r[5]_i_1 
       (.I0(p_1_in),
        .I1(ldf_wr_data_crc_init[5]),
        .I2(\prv_crc_cr1_reg[0]_0 [2]),
        .I3(Q[5]),
        .I4(crc_valid_c),
        .O(ldf_wr_data_c[5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \ldf_wr_data_r[5]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\prv_crc_cr0_reg_n_0_[5] ),
        .I2(ldf_wr_en_c3),
        .I3(data0[5]),
        .O(ldf_wr_data_crc_init[5]));
  LUT5 #(
    .INIT(32'hEF40EF45)) 
    \ldf_wr_data_r[6]_i_1 
       (.I0(p_1_in),
        .I1(ldf_wr_data_crc_init[6]),
        .I2(\prv_crc_cr1_reg[0]_0 [2]),
        .I3(Q[6]),
        .I4(crc_valid_c),
        .O(ldf_wr_data_c[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \ldf_wr_data_r[6]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\prv_crc_cr0_reg_n_0_[6] ),
        .I2(ldf_wr_en_c3),
        .I3(data0[6]),
        .O(ldf_wr_data_crc_init[6]));
  LUT5 #(
    .INIT(32'hEF40EF45)) 
    \ldf_wr_data_r[7]_i_1 
       (.I0(p_1_in),
        .I1(ldf_wr_data_crc_init[7]),
        .I2(\prv_crc_cr1_reg[0]_0 [2]),
        .I3(Q[7]),
        .I4(crc_valid_c),
        .O(ldf_wr_data_c[7]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \ldf_wr_data_r[7]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\prv_crc_cr0_reg_n_0_[7] ),
        .I2(ldf_wr_en_c3),
        .I3(data0[7]),
        .O(ldf_wr_data_crc_init[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ldf_wr_data_r[8]_i_1 
       (.I0(Q[8]),
        .I1(p_1_in),
        .I2(ldf_wr_data_crc_init[8]),
        .I3(\prv_crc_cr1_reg[0]_0 [2]),
        .I4(\ldf_wr_data_r[8]_i_3_n_0 ),
        .O(ldf_wr_data_c[8]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ldf_wr_data_r[8]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\ldf_wr_data_r_reg[8]_0 ),
        .I2(data0[0]),
        .O(ldf_wr_data_crc_init[8]));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFFFFF)) 
    \ldf_wr_data_r[8]_i_3 
       (.I0(Q[8]),
        .I1(\ldf_wr_data_r[13]_i_4_n_0 ),
        .I2(crc_out_c[0]),
        .I3(cdf_rd_en_r1),
        .I4(\prv_crc_cr1_reg[0]_0 [3]),
        .I5(\prv_crc_cr1_reg[0]_0 [4]),
        .O(\ldf_wr_data_r[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ldf_wr_data_r[9]_i_1 
       (.I0(Q[9]),
        .I1(p_1_in),
        .I2(ldf_wr_data_crc_init[9]),
        .I3(\prv_crc_cr1_reg[0]_0 [2]),
        .I4(\ldf_wr_data_r[9]_i_3_n_0 ),
        .O(ldf_wr_data_c[9]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ldf_wr_data_r[9]_i_2 
       (.I0(\ldf_wr_data_r_reg[8] ),
        .I1(\ldf_wr_data_r_reg[8]_0 ),
        .I2(data0[1]),
        .O(ldf_wr_data_crc_init[9]));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFFFFF)) 
    \ldf_wr_data_r[9]_i_3 
       (.I0(Q[9]),
        .I1(\ldf_wr_data_r[13]_i_4_n_0 ),
        .I2(crc_out_c[1]),
        .I3(cdf_rd_en_r1),
        .I4(\prv_crc_cr1_reg[0]_0 [3]),
        .I5(\prv_crc_cr1_reg[0]_0 [4]),
        .O(\ldf_wr_data_r[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[0]_i_1 
       (.I0(crc_out_c[0]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBBEAAAA)) 
    \prv_crc_cr0[0]_i_2 
       (.I0(\prv_crc_cr0[0]_i_3_n_0 ),
        .I1(\prv_crc_cr0[0]_i_4_n_0 ),
        .I2(Q[24]),
        .I3(Q[28]),
        .I4(\prv_crc_cr0[11]_i_7_n_0 ),
        .I5(\prv_crc_cr0[0]_i_5_n_0 ),
        .O(crc_out_c[0]));
  LUT6 #(
    .INIT(64'h3202023202323202)) 
    \prv_crc_cr0[0]_i_3 
       (.I0(nxt_crc_8bit[0]),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_en_c),
        .I3(\ldf_wr_data_r[31]_i_13_n_0 ),
        .I4(\prv_crc_cr0[11]_i_9_n_0 ),
        .I5(\prv_crc_cr0[12]_i_7_n_0 ),
        .O(\prv_crc_cr0[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[0]_i_4 
       (.I0(\prv_crc_cr0[9]_i_7_n_0 ),
        .I1(\ldf_wr_data_r[31]_i_6_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_14_n_0 ),
        .I3(Q[21]),
        .I4(\prv_crc_cr0[14]_i_7_n_0 ),
        .I5(\prv_crc_cr0[14]_i_8_n_0 ),
        .O(\prv_crc_cr0[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h69960000)) 
    \prv_crc_cr0[0]_i_5 
       (.I0(\ldf_wr_data_r[31]_i_6_n_0 ),
        .I1(\prv_crc_cr0[9]_i_7_n_0 ),
        .I2(\prv_crc_cr0[14]_i_6_n_0 ),
        .I3(Q[16]),
        .I4(\prv_crc_cr0[15]_i_9_n_0 ),
        .O(\prv_crc_cr0[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \prv_crc_cr0[0]_i_6 
       (.I0(\prv_crc_cr0[12]_i_8_n_0 ),
        .I1(p_0_in221_in),
        .I2(p_0_in241_in),
        .I3(Q[4]),
        .I4(Q[0]),
        .O(nxt_crc_8bit[0]));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[0]_i_7 
       (.I0(data0[0]),
        .I1(prv_crc_cr1[8]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_0_in221_in));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[0]_i_8 
       (.I0(\prv_crc_cr0_reg_n_0_[4] ),
        .I1(prv_crc_cr1[4]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_0_in241_in));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[10]_i_1 
       (.I0(crc_out_c[10]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[10]_i_10 
       (.I0(Q[20]),
        .I1(\prv_crc_cr0[2]_i_8_n_0 ),
        .I2(Q[27]),
        .I3(Q[23]),
        .I4(Q[19]),
        .I5(\prv_crc_cr0[11]_i_9_n_0 ),
        .O(\prv_crc_cr0[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \prv_crc_cr0[10]_i_2 
       (.I0(nxt_crc_16bit_10__8),
        .I1(nxt_crc_8bit[10]),
        .I2(nxt_crc_32bit[10]),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(crc_en_c),
        .I5(nxt_crc_24bit[10]),
        .O(crc_out_c[10]));
  LUT4 #(
    .INIT(16'h6996)) 
    \prv_crc_cr0[10]_i_3 
       (.I0(\prv_crc_cr0[14]_i_8_n_0 ),
        .I1(\ldf_wr_data_r[31]_i_12_n_0 ),
        .I2(\prv_crc_cr0[13]_i_9_n_0 ),
        .I3(\ldf_wr_data_r[31]_i_5_n_0 ),
        .O(nxt_crc_16bit_10__8));
  LUT5 #(
    .INIT(32'h96696996)) 
    \prv_crc_cr0[10]_i_4 
       (.I0(p_1_in261_in),
        .I1(p_2_in257_in),
        .I2(\ldf_wr_data_r[31]_i_9_n_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(nxt_crc_8bit[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[10]_i_5 
       (.I0(\prv_crc_cr0[10]_i_8_n_0 ),
        .I1(\ldf_wr_data_r[31]_i_5_n_0 ),
        .I2(\prv_crc_cr0[5]_i_5_n_0 ),
        .I3(Q[26]),
        .I4(\prv_crc_cr0[10]_i_9_n_0 ),
        .I5(\prv_crc_cr0[10]_i_10_n_0 ),
        .O(nxt_crc_32bit[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[10]_i_6 
       (.I0(\ldf_wr_data_r[31]_i_5_n_0 ),
        .I1(\prv_crc_cr0[15]_i_6_n_0 ),
        .I2(\prv_crc_cr0[14]_i_7_n_0 ),
        .I3(Q[18]),
        .I4(\prv_crc_cr0[15]_i_7_n_0 ),
        .I5(\prv_crc_cr0[10]_i_9_n_0 ),
        .O(nxt_crc_24bit[10]));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[10]_i_7 
       (.I0(\prv_crc_cr0_reg_n_0_[3] ),
        .I1(prv_crc_cr1[3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_2_in257_in));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \prv_crc_cr0[10]_i_8 
       (.I0(Q[9]),
        .I1(data0[1]),
        .I2(prv_crc_cr1[9]),
        .I3(crc_valid_c),
        .I4(Q[31]),
        .O(\prv_crc_cr0[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAC5353AC)) 
    \prv_crc_cr0[10]_i_9 
       (.I0(data0[6]),
        .I1(prv_crc_cr1[14]),
        .I2(crc_valid_c),
        .I3(Q[14]),
        .I4(\prv_crc_cr0[14]_i_8_n_0 ),
        .O(\prv_crc_cr0[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[11]_i_1 
       (.I0(crc_out_c[11]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[11]));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \prv_crc_cr0[11]_i_10 
       (.I0(Q[15]),
        .I1(data0[7]),
        .I2(prv_crc_cr1[15]),
        .I3(crc_valid_c),
        .I4(\ldf_wr_data_r[31]_i_9_n_0 ),
        .O(\prv_crc_cr0[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBBEAAAA)) 
    \prv_crc_cr0[11]_i_2 
       (.I0(\prv_crc_cr0[11]_i_3_n_0 ),
        .I1(\prv_crc_cr0[11]_i_4_n_0 ),
        .I2(\prv_crc_cr0[11]_i_5_n_0 ),
        .I3(\prv_crc_cr0[11]_i_6_n_0 ),
        .I4(\prv_crc_cr0[11]_i_7_n_0 ),
        .I5(\prv_crc_cr0[11]_i_8_n_0 ),
        .O(crc_out_c[11]));
  LUT5 #(
    .INIT(32'h02323202)) 
    \prv_crc_cr0[11]_i_3 
       (.I0(nxt_crc_8bit[11]),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_en_c),
        .I3(\prv_crc_cr0[1]_i_5_n_0 ),
        .I4(\ldf_wr_data_r[22]_i_7_n_0 ),
        .O(\prv_crc_cr0[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h569AA965A965569A)) 
    \prv_crc_cr0[11]_i_4 
       (.I0(\ldf_wr_data_r[31]_i_9_n_0 ),
        .I1(crc_valid_c),
        .I2(prv_crc_cr1[15]),
        .I3(data0[7]),
        .I4(Q[15]),
        .I5(\ldf_wr_data_r[30]_i_10_n_0 ),
        .O(\prv_crc_cr0[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \prv_crc_cr0[11]_i_5 
       (.I0(\prv_crc_cr0[11]_i_9_n_0 ),
        .I1(Q[19]),
        .I2(Q[23]),
        .I3(Q[27]),
        .O(\prv_crc_cr0[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1BE4E41BE41B1BE4)) 
    \prv_crc_cr0[11]_i_6 
       (.I0(crc_valid_c),
        .I1(prv_crc_cr1[0]),
        .I2(\prv_crc_cr0_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(\ldf_wr_data_r[31]_i_13_n_0 ),
        .I5(Q[16]),
        .O(\prv_crc_cr0[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \prv_crc_cr0[11]_i_7 
       (.I0(\ldf_wr_data_r[35]_i_9_n_0 ),
        .I1(\ldf_wr_data_r[35]_i_8_n_0 ),
        .I2(\ldf_wr_data_r[35]_i_7_n_0 ),
        .I3(\ldf_wr_data_r[35]_i_6_n_0 ),
        .O(\prv_crc_cr0[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h69960000)) 
    \prv_crc_cr0[11]_i_8 
       (.I0(\ldf_wr_data_r[30]_i_7_n_0 ),
        .I1(\prv_crc_cr0[11]_i_10_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_11_n_0 ),
        .I3(Q[19]),
        .I4(\prv_crc_cr0[15]_i_9_n_0 ),
        .O(\prv_crc_cr0[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555666A9995AAAA)) 
    \prv_crc_cr0[11]_i_9 
       (.I0(Q[5]),
        .I1(cdf_rd_en_r1),
        .I2(\prv_crc_cr1_reg[0]_0 [3]),
        .I3(\prv_crc_cr1_reg[0]_0 [4]),
        .I4(prv_crc_cr1[5]),
        .I5(\prv_crc_cr0_reg_n_0_[5] ),
        .O(\prv_crc_cr0[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[12]_i_1 
       (.I0(crc_out_c[12]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \prv_crc_cr0[12]_i_2 
       (.I0(nxt_crc_16bit_12__3),
        .I1(nxt_crc_8bit[12]),
        .I2(nxt_crc_32bit[12]),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(crc_en_c),
        .I5(nxt_crc_24bit[12]),
        .O(crc_out_c[12]));
  LUT6 #(
    .INIT(64'h1BE4E41BE41B1BE4)) 
    \prv_crc_cr0[12]_i_3 
       (.I0(crc_valid_c),
        .I1(prv_crc_cr1[1]),
        .I2(\prv_crc_cr0_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(\prv_crc_cr0[12]_i_7_n_0 ),
        .I5(\ldf_wr_data_r[30]_i_7_n_0 ),
        .O(nxt_crc_16bit_12__3));
  LUT6 #(
    .INIT(64'h6969669996969966)) 
    \prv_crc_cr0[12]_i_4 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(\prv_crc_cr0_reg_n_0_[4] ),
        .I3(prv_crc_cr1[4]),
        .I4(crc_valid_c),
        .I5(\prv_crc_cr0[12]_i_8_n_0 ),
        .O(nxt_crc_8bit[12]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[12]_i_5 
       (.I0(Q[17]),
        .I1(Q[20]),
        .I2(\ldf_wr_data_r[31]_i_7_n_0 ),
        .I3(Q[24]),
        .I4(Q[28]),
        .I5(\ldf_wr_data_r[31]_i_18_n_0 ),
        .O(nxt_crc_32bit[12]));
  LUT6 #(
    .INIT(64'h6969699696699696)) 
    \prv_crc_cr0[12]_i_6 
       (.I0(\ldf_wr_data_r[31]_i_7_n_0 ),
        .I1(Q[20]),
        .I2(Q[12]),
        .I3(crc_valid_c),
        .I4(prv_crc_cr1[12]),
        .I5(data0[4]),
        .O(nxt_crc_24bit[12]));
  LUT5 #(
    .INIT(32'hAC5353AC)) 
    \prv_crc_cr0[12]_i_7 
       (.I0(data0[4]),
        .I1(prv_crc_cr1[12]),
        .I2(crc_valid_c),
        .I3(Q[12]),
        .I4(\ldf_wr_data_r[31]_i_12_n_0 ),
        .O(\prv_crc_cr0[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[12]_i_8 
       (.I0(\prv_crc_cr0_reg_n_0_[0] ),
        .I1(prv_crc_cr1[0]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(\prv_crc_cr0[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[13]_i_1 
       (.I0(crc_out_c[13]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[13]));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \prv_crc_cr0[13]_i_10 
       (.I0(Q[7]),
        .I1(\prv_crc_cr0_reg_n_0_[7] ),
        .I2(prv_crc_cr1[7]),
        .I3(crc_valid_c),
        .I4(Q[18]),
        .O(\prv_crc_cr0[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969669996969966)) 
    \prv_crc_cr0[13]_i_11 
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(\prv_crc_cr0_reg_n_0_[3] ),
        .I3(prv_crc_cr1[3]),
        .I4(crc_valid_c),
        .I5(Q[3]),
        .O(\prv_crc_cr0[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5555666A9995AAAA)) 
    \prv_crc_cr0[13]_i_12 
       (.I0(Q[13]),
        .I1(cdf_rd_en_r1),
        .I2(\prv_crc_cr1_reg[0]_0 [3]),
        .I3(\prv_crc_cr1_reg[0]_0 [4]),
        .I4(prv_crc_cr1[13]),
        .I5(data0[5]),
        .O(\prv_crc_cr0[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \prv_crc_cr0[13]_i_2 
       (.I0(nxt_crc_16bit_13__4),
        .I1(nxt_crc_8bit[13]),
        .I2(nxt_crc_32bit[13]),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(crc_en_c),
        .I5(nxt_crc_24bit[13]),
        .O(crc_out_c[13]));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \prv_crc_cr0[13]_i_3 
       (.I0(\prv_crc_cr0[13]_i_7_n_0 ),
        .I1(\prv_crc_cr0_reg_n_0_[2] ),
        .I2(prv_crc_cr1[2]),
        .I3(crc_valid_c),
        .I4(Q[2]),
        .O(nxt_crc_16bit_13__4));
  LUT6 #(
    .INIT(64'h1BE4E41BE41B1BE4)) 
    \prv_crc_cr0[13]_i_4 
       (.I0(crc_valid_c),
        .I1(prv_crc_cr1[5]),
        .I2(\prv_crc_cr0_reg_n_0_[5] ),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(p_1_in304_in),
        .O(nxt_crc_8bit[13]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[13]_i_5 
       (.I0(\prv_crc_cr0[13]_i_8_n_0 ),
        .I1(\prv_crc_cr0[13]_i_9_n_0 ),
        .I2(\prv_crc_cr0[13]_i_10_n_0 ),
        .I3(\prv_crc_cr0[13]_i_11_n_0 ),
        .I4(Q[29]),
        .I5(Q[25]),
        .O(nxt_crc_32bit[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \prv_crc_cr0[13]_i_6 
       (.I0(\prv_crc_cr0[13]_i_12_n_0 ),
        .I1(\prv_crc_cr0[13]_i_9_n_0 ),
        .I2(\prv_crc_cr0[13]_i_8_n_0 ),
        .I3(Q[17]),
        .I4(Q[21]),
        .O(nxt_crc_24bit[13]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \prv_crc_cr0[13]_i_7 
       (.I0(\prv_crc_cr0[11]_i_9_n_0 ),
        .I1(\prv_crc_cr0[13]_i_12_n_0 ),
        .I2(p_1_in304_in),
        .I3(Q[1]),
        .I4(\ldf_wr_data_r[31]_i_16_n_0 ),
        .O(\prv_crc_cr0[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96969966)) 
    \prv_crc_cr0[13]_i_8 
       (.I0(\ldf_wr_data_r[31]_i_16_n_0 ),
        .I1(Q[1]),
        .I2(\prv_crc_cr0_reg_n_0_[1] ),
        .I3(prv_crc_cr1[1]),
        .I4(crc_valid_c),
        .O(\prv_crc_cr0[13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \prv_crc_cr0[13]_i_9 
       (.I0(\prv_crc_cr0[14]_i_7_n_0 ),
        .I1(\prv_crc_cr0_reg_n_0_[2] ),
        .I2(prv_crc_cr1[2]),
        .I3(crc_valid_c),
        .I4(Q[2]),
        .O(\prv_crc_cr0[13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[14]_i_1 
       (.I0(crc_out_c[14]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[14]));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[14]_i_10 
       (.I0(\prv_crc_cr0_reg_n_0_[2] ),
        .I1(prv_crc_cr1[2]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_1_in261_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF006F0060)) 
    \prv_crc_cr0[14]_i_2 
       (.I0(nxt_crc_8bit[11]),
        .I1(\prv_crc_cr0[14]_i_4_n_0 ),
        .I2(crc_en_c),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(nxt_crc_8bit[14]),
        .I5(\ldf_wr_data_r[22]_i_6_n_0 ),
        .O(crc_out_c[14]));
  LUT6 #(
    .INIT(64'h5555666A9995AAAA)) 
    \prv_crc_cr0[14]_i_3 
       (.I0(Q[3]),
        .I1(cdf_rd_en_r1),
        .I2(\prv_crc_cr1_reg[0]_0 [3]),
        .I3(\prv_crc_cr1_reg[0]_0 [4]),
        .I4(prv_crc_cr1[3]),
        .I5(\prv_crc_cr0_reg_n_0_[3] ),
        .O(nxt_crc_8bit[11]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \prv_crc_cr0[14]_i_4 
       (.I0(\prv_crc_cr0[14]_i_6_n_0 ),
        .I1(\prv_crc_cr0[14]_i_7_n_0 ),
        .I2(\prv_crc_cr0[14]_i_8_n_0 ),
        .I3(Q[14]),
        .I4(p_1_in273_in),
        .O(\prv_crc_cr0[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1BE4E41BE41B1BE4)) 
    \prv_crc_cr0[14]_i_5 
       (.I0(crc_valid_c),
        .I1(prv_crc_cr1[6]),
        .I2(\prv_crc_cr0_reg_n_0_[6] ),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(p_1_in261_in),
        .O(nxt_crc_8bit[14]));
  LUT6 #(
    .INIT(64'h5555666A9995AAAA)) 
    \prv_crc_cr0[14]_i_6 
       (.I0(Q[2]),
        .I1(cdf_rd_en_r1),
        .I2(\prv_crc_cr1_reg[0]_0 [3]),
        .I3(\prv_crc_cr1_reg[0]_0 [4]),
        .I4(prv_crc_cr1[2]),
        .I5(\prv_crc_cr0_reg_n_0_[2] ),
        .O(\prv_crc_cr0[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555666A9995AAAA)) 
    \prv_crc_cr0[14]_i_7 
       (.I0(Q[10]),
        .I1(cdf_rd_en_r1),
        .I2(\prv_crc_cr1_reg[0]_0 [3]),
        .I3(\prv_crc_cr1_reg[0]_0 [4]),
        .I4(prv_crc_cr1[10]),
        .I5(data0[2]),
        .O(\prv_crc_cr0[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0057A8FFFFA85700)) 
    \prv_crc_cr0[14]_i_8 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[6]),
        .I4(\prv_crc_cr0_reg_n_0_[6] ),
        .I5(Q[6]),
        .O(\prv_crc_cr0[14]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[14]_i_9 
       (.I0(data0[6]),
        .I1(prv_crc_cr1[14]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_1_in273_in));
  LUT4 #(
    .INIT(16'hEEEA)) 
    \prv_crc_cr0[15]_i_1 
       (.I0(\prv_crc_cr1_reg[0]_0 [2]),
        .I1(cdf_rd_en_r1),
        .I2(\prv_crc_cr1_reg[0]_0 [3]),
        .I3(\prv_crc_cr1_reg[0]_0 [4]),
        .O(\prv_crc_cr0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \prv_crc_cr0[15]_i_10 
       (.I0(Q[7]),
        .I1(\prv_crc_cr0_reg_n_0_[3] ),
        .I2(prv_crc_cr1[3]),
        .I3(crc_valid_c),
        .I4(\prv_crc_cr0_reg_n_0_[7] ),
        .I5(prv_crc_cr1[7]),
        .O(\prv_crc_cr0[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[15]_i_2 
       (.I0(crc_out_c[15]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[15]));
  LUT6 #(
    .INIT(64'hFEEFEFFEEEEEEEEE)) 
    \prv_crc_cr0[15]_i_3 
       (.I0(\prv_crc_cr0[15]_i_4_n_0 ),
        .I1(\prv_crc_cr0[15]_i_5_n_0 ),
        .I2(\prv_crc_cr0[15]_i_6_n_0 ),
        .I3(\prv_crc_cr0[15]_i_7_n_0 ),
        .I4(\prv_crc_cr0[15]_i_8_n_0 ),
        .I5(\prv_crc_cr0[15]_i_9_n_0 ),
        .O(crc_out_c[15]));
  LUT6 #(
    .INIT(64'h00060F060F060006)) 
    \prv_crc_cr0[15]_i_4 
       (.I0(Q[3]),
        .I1(\prv_crc_cr0[15]_i_10_n_0 ),
        .I2(\lg_pkt_rem_wc_r0_reg[0] ),
        .I3(crc_en_c),
        .I4(\ldf_wr_data_r[31]_i_5_n_0 ),
        .I5(\ldf_wr_data_r[31]_i_12_n_0 ),
        .O(\prv_crc_cr0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \prv_crc_cr0[15]_i_5 
       (.I0(Q[31]),
        .I1(\ldf_wr_data_r[31]_i_16_n_0 ),
        .I2(\prv_crc_cr0[11]_i_5_n_0 ),
        .I3(\ldf_wr_data_r[31]_i_6_n_0 ),
        .I4(\ldf_wr_data_r[22]_i_7_n_0 ),
        .I5(\prv_crc_cr0[11]_i_7_n_0 ),
        .O(\prv_crc_cr0[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6669969999966966)) 
    \prv_crc_cr0[15]_i_6 
       (.I0(\ldf_wr_data_r[31]_i_12_n_0 ),
        .I1(Q[12]),
        .I2(crc_valid_c),
        .I3(prv_crc_cr1[12]),
        .I4(data0[4]),
        .I5(\ldf_wr_data_r[30]_i_10_n_0 ),
        .O(\prv_crc_cr0[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prv_crc_cr0[15]_i_7 
       (.I0(Q[19]),
        .I1(Q[23]),
        .O(\prv_crc_cr0[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96969966)) 
    \prv_crc_cr0[15]_i_8 
       (.I0(\ldf_wr_data_r[22]_i_7_n_0 ),
        .I1(Q[15]),
        .I2(data0[7]),
        .I3(prv_crc_cr1[15]),
        .I4(crc_valid_c),
        .O(\prv_crc_cr0[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \prv_crc_cr0[15]_i_9 
       (.I0(\ldf_wr_data_r[35]_i_9_n_0 ),
        .I1(\ldf_wr_data_r[35]_i_8_n_0 ),
        .I2(\ldf_wr_data_r[35]_i_7_n_0 ),
        .I3(\ldf_wr_data_r[34]_i_2_0 [0]),
        .I4(\ldf_wr_data_r[34]_i_2_0 [1]),
        .I5(\ldf_wr_data_r[35]_i_6_n_0 ),
        .O(\prv_crc_cr0[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[1]_i_1 
       (.I0(crc_out_c[1]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[1]));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[1]_i_10 
       (.I0(data0[1]),
        .I1(prv_crc_cr1[9]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_0_in245_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBBEAAAA)) 
    \prv_crc_cr0[1]_i_2 
       (.I0(\prv_crc_cr0[1]_i_3_n_0 ),
        .I1(\prv_crc_cr0[1]_i_4_n_0 ),
        .I2(\prv_crc_cr0[1]_i_5_n_0 ),
        .I3(\prv_crc_cr0[1]_i_6_n_0 ),
        .I4(\prv_crc_cr0[11]_i_7_n_0 ),
        .I5(\prv_crc_cr0[1]_i_7_n_0 ),
        .O(crc_out_c[1]));
  LUT6 #(
    .INIT(64'h3202023202323202)) 
    \prv_crc_cr0[1]_i_3 
       (.I0(nxt_crc_8bit[1]),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_en_c),
        .I3(\prv_crc_cr0[14]_i_8_n_0 ),
        .I4(\ldf_wr_data_r[31]_i_16_n_0 ),
        .I5(\prv_crc_cr0[9]_i_7_n_0 ),
        .O(\prv_crc_cr0[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[1]_i_4 
       (.I0(\prv_crc_cr0[10]_i_9_n_0 ),
        .I1(\prv_crc_cr0[9]_i_7_n_0 ),
        .I2(Q[21]),
        .I3(Q[22]),
        .I4(\ldf_wr_data_r[31]_i_11_n_0 ),
        .I5(\ldf_wr_data_r[30]_i_10_n_0 ),
        .O(\prv_crc_cr0[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96969966)) 
    \prv_crc_cr0[1]_i_5 
       (.I0(\ldf_wr_data_r[31]_i_9_n_0 ),
        .I1(Q[0]),
        .I2(\prv_crc_cr0_reg_n_0_[0] ),
        .I3(prv_crc_cr1[0]),
        .I4(crc_valid_c),
        .O(\prv_crc_cr0[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \prv_crc_cr0[1]_i_6 
       (.I0(Q[29]),
        .I1(Q[25]),
        .O(\prv_crc_cr0[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \prv_crc_cr0[1]_i_7 
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(nxt_crc_8bit[11]),
        .I3(\prv_crc_cr0[10]_i_9_n_0 ),
        .I4(\prv_crc_cr0[9]_i_7_n_0 ),
        .I5(\prv_crc_cr0[15]_i_9_n_0 ),
        .O(\prv_crc_cr0[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \prv_crc_cr0[1]_i_8 
       (.I0(p_1_in304_in),
        .I1(p_1_in242_in),
        .I2(p_0_in245_in),
        .I3(Q[5]),
        .I4(Q[1]),
        .O(nxt_crc_8bit[1]));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[1]_i_9 
       (.I0(\prv_crc_cr0_reg_n_0_[5] ),
        .I1(prv_crc_cr1[5]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_1_in242_in));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[2]_i_1 
       (.I0(crc_out_c[2]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[2]));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[2]_i_10 
       (.I0(data0[2]),
        .I1(prv_crc_cr1[10]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_0_in251_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBBEAAAA)) 
    \prv_crc_cr0[2]_i_2 
       (.I0(\prv_crc_cr0[2]_i_3_n_0 ),
        .I1(\prv_crc_cr0[2]_i_4_n_0 ),
        .I2(\prv_crc_cr0[2]_i_5_n_0 ),
        .I3(\prv_crc_cr0[11]_i_4_n_0 ),
        .I4(\prv_crc_cr0[11]_i_7_n_0 ),
        .I5(\prv_crc_cr0[2]_i_6_n_0 ),
        .O(crc_out_c[2]));
  LUT6 #(
    .INIT(64'h3202023202323202)) 
    \prv_crc_cr0[2]_i_3 
       (.I0(nxt_crc_8bit[2]),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_en_c),
        .I3(\ldf_wr_data_r[31]_i_9_n_0 ),
        .I4(\prv_crc_cr0[14]_i_7_n_0 ),
        .I5(\prv_crc_cr0[10]_i_9_n_0 ),
        .O(\prv_crc_cr0[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[2]_i_4 
       (.I0(\prv_crc_cr0[2]_i_8_n_0 ),
        .I1(\prv_crc_cr0[10]_i_9_n_0 ),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(\ldf_wr_data_r[31]_i_13_n_0 ),
        .I5(\prv_crc_cr0[14]_i_6_n_0 ),
        .O(\prv_crc_cr0[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \prv_crc_cr0[2]_i_5 
       (.I0(Q[30]),
        .I1(Q[26]),
        .O(\prv_crc_cr0[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h69960000)) 
    \prv_crc_cr0[2]_i_6 
       (.I0(\prv_crc_cr0[5]_i_5_n_0 ),
        .I1(\prv_crc_cr0[11]_i_10_n_0 ),
        .I2(\prv_crc_cr0[10]_i_9_n_0 ),
        .I3(\ldf_wr_data_r[31]_i_12_n_0 ),
        .I4(\prv_crc_cr0[15]_i_9_n_0 ),
        .O(\prv_crc_cr0[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \prv_crc_cr0[2]_i_7 
       (.I0(p_1_in261_in),
        .I1(p_0_in231_in),
        .I2(p_0_in251_in),
        .I3(Q[6]),
        .I4(Q[2]),
        .O(nxt_crc_8bit[2]));
  LUT6 #(
    .INIT(64'h5555666A9995AAAA)) 
    \prv_crc_cr0[2]_i_8 
       (.I0(Q[12]),
        .I1(cdf_rd_en_r1),
        .I2(\prv_crc_cr1_reg[0]_0 [3]),
        .I3(\prv_crc_cr1_reg[0]_0 [4]),
        .I4(prv_crc_cr1[12]),
        .I5(data0[4]),
        .O(\prv_crc_cr0[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[2]_i_9 
       (.I0(\prv_crc_cr0_reg_n_0_[6] ),
        .I1(prv_crc_cr1[6]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_0_in231_in));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[3]_i_1 
       (.I0(crc_out_c[3]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[3]));
  LUT6 #(
    .INIT(64'hFEEFEFFEEEEEEEEE)) 
    \prv_crc_cr0[3]_i_2 
       (.I0(\prv_crc_cr0[3]_i_3_n_0 ),
        .I1(\prv_crc_cr0[3]_i_4_n_0 ),
        .I2(\prv_crc_cr0[11]_i_4_n_0 ),
        .I3(\prv_crc_cr0[11]_i_6_n_0 ),
        .I4(\prv_crc_cr0[3]_i_5_n_0 ),
        .I5(\prv_crc_cr0[15]_i_9_n_0 ),
        .O(crc_out_c[3]));
  LUT6 #(
    .INIT(64'h3202023202323202)) 
    \prv_crc_cr0[3]_i_3 
       (.I0(nxt_crc_8bit[3]),
        .I1(\lg_pkt_rem_wc_r0_reg[0] ),
        .I2(crc_en_c),
        .I3(\ldf_wr_data_r[31]_i_11_n_0 ),
        .I4(\prv_crc_cr0[11]_i_10_n_0 ),
        .I5(\ldf_wr_data_r[30]_i_7_n_0 ),
        .O(\prv_crc_cr0[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \prv_crc_cr0[3]_i_4 
       (.I0(\prv_crc_cr0[11]_i_10_n_0 ),
        .I1(\prv_crc_cr0[11]_i_6_n_0 ),
        .I2(Q[31]),
        .I3(\ldf_wr_data_r[31]_i_16_n_0 ),
        .I4(\prv_crc_cr0[3]_i_7_n_0 ),
        .I5(\prv_crc_cr0[11]_i_7_n_0 ),
        .O(\prv_crc_cr0[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969669996969966)) 
    \prv_crc_cr0[3]_i_5 
       (.I0(Q[23]),
        .I1(Q[19]),
        .I2(\prv_crc_cr0_reg_n_0_[5] ),
        .I3(prv_crc_cr1[5]),
        .I4(crc_valid_c),
        .I5(Q[5]),
        .O(\prv_crc_cr0[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h53ACAC53AC5353AC)) 
    \prv_crc_cr0[3]_i_6 
       (.I0(data0[3]),
        .I1(prv_crc_cr1[11]),
        .I2(crc_valid_c),
        .I3(nxt_crc_8bit[11]),
        .I4(\ldf_wr_data_r[31]_i_14_n_0 ),
        .I5(\ldf_wr_data_r[31]_i_9_n_0 ),
        .O(nxt_crc_8bit[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[3]_i_7 
       (.I0(\prv_crc_cr0[14]_i_6_n_0 ),
        .I1(\prv_crc_cr0[13]_i_12_n_0 ),
        .I2(Q[23]),
        .I3(Q[27]),
        .I4(nxt_crc_8bit[11]),
        .I5(Q[24]),
        .O(\prv_crc_cr0[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[4]_i_1 
       (.I0(crc_out_c[4]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \prv_crc_cr0[4]_i_2 
       (.I0(nxt_crc_16bit_4__2),
        .I1(nxt_crc_8bit[4]),
        .I2(nxt_crc_32bit061_out__4),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(crc_en_c),
        .I5(nxt_crc_24bit[4]),
        .O(crc_out_c[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \prv_crc_cr0[4]_i_3 
       (.I0(\ldf_wr_data_r[31]_i_14_n_0 ),
        .I1(\prv_crc_cr0[11]_i_9_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_12_n_0 ),
        .I3(\prv_crc_cr0[13]_i_8_n_0 ),
        .O(nxt_crc_16bit_4__2));
  LUT6 #(
    .INIT(64'hC33CC33CA5A55A5A)) 
    \prv_crc_cr0[4]_i_4 
       (.I0(prv_crc_cr1[1]),
        .I1(\prv_crc_cr0_reg_n_0_[1] ),
        .I2(Q[1]),
        .I3(data0[4]),
        .I4(prv_crc_cr1[12]),
        .I5(crc_valid_c),
        .O(nxt_crc_8bit[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[4]_i_5 
       (.I0(\prv_crc_cr0[13]_i_11_n_0 ),
        .I1(\prv_crc_cr0[4]_i_7_n_0 ),
        .I2(\prv_crc_cr0[10]_i_9_n_0 ),
        .I3(Q[25]),
        .I4(\prv_crc_cr0[13]_i_7_n_0 ),
        .I5(\prv_crc_cr0[11]_i_6_n_0 ),
        .O(nxt_crc_32bit061_out__4));
  LUT5 #(
    .INIT(32'h96696996)) 
    \prv_crc_cr0[4]_i_6 
       (.I0(\prv_crc_cr0[14]_i_8_n_0 ),
        .I1(Q[17]),
        .I2(\prv_crc_cr0[13]_i_7_n_0 ),
        .I3(\ldf_wr_data_r[30]_i_7_n_0 ),
        .I4(\prv_crc_cr0[12]_i_7_n_0 ),
        .O(nxt_crc_24bit[4]));
  LUT5 #(
    .INIT(32'hAC5353AC)) 
    \prv_crc_cr0[4]_i_7 
       (.I0(data0[4]),
        .I1(prv_crc_cr1[12]),
        .I2(crc_valid_c),
        .I3(Q[12]),
        .I4(Q[20]),
        .O(\prv_crc_cr0[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[5]_i_1 
       (.I0(crc_out_c[5]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBBEAAAA)) 
    \prv_crc_cr0[5]_i_2 
       (.I0(\prv_crc_cr0[5]_i_3_n_0 ),
        .I1(\prv_crc_cr0[5]_i_4_n_0 ),
        .I2(\prv_crc_cr0[14]_i_4_n_0 ),
        .I3(\prv_crc_cr0[5]_i_5_n_0 ),
        .I4(\prv_crc_cr0[11]_i_7_n_0 ),
        .I5(\prv_crc_cr0[5]_i_6_n_0 ),
        .O(crc_out_c[5]));
  LUT6 #(
    .INIT(64'h00FF009600000096)) 
    \prv_crc_cr0[5]_i_3 
       (.I0(p_1_in267_in),
        .I1(Q[2]),
        .I2(p_1_in261_in),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(crc_en_c),
        .I5(nxt_crc_16bit_5__4),
        .O(\prv_crc_cr0[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[5]_i_4 
       (.I0(\prv_crc_cr0[13]_i_8_n_0 ),
        .I1(\prv_crc_cr0[9]_i_8_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_12_n_0 ),
        .I3(Q[26]),
        .I4(\prv_crc_cr0[11]_i_10_n_0 ),
        .I5(\prv_crc_cr0[13]_i_12_n_0 ),
        .O(\prv_crc_cr0[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669699696)) 
    \prv_crc_cr0[5]_i_5 
       (.I0(Q[18]),
        .I1(Q[22]),
        .I2(Q[0]),
        .I3(\prv_crc_cr0_reg_n_0_[0] ),
        .I4(prv_crc_cr1[0]),
        .I5(crc_valid_c),
        .O(\prv_crc_cr0[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h69960000)) 
    \prv_crc_cr0[5]_i_6 
       (.I0(\prv_crc_cr0[13]_i_7_n_0 ),
        .I1(Q[18]),
        .I2(\ldf_wr_data_r[31]_i_9_n_0 ),
        .I3(\prv_crc_cr0[14]_i_4_n_0 ),
        .I4(\prv_crc_cr0[15]_i_9_n_0 ),
        .O(\prv_crc_cr0[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAACCCCC)) 
    \prv_crc_cr0[5]_i_7 
       (.I0(data0[5]),
        .I1(prv_crc_cr1[13]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(\prv_crc_cr1_reg[0]_0 [3]),
        .I4(cdf_rd_en_r1),
        .O(p_1_in267_in));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[5]_i_8 
       (.I0(p_1_in304_in),
        .I1(Q[1]),
        .I2(\prv_crc_cr0[11]_i_9_n_0 ),
        .I3(\prv_crc_cr0[14]_i_8_n_0 ),
        .I4(\prv_crc_cr0[14]_i_7_n_0 ),
        .I5(\prv_crc_cr0[14]_i_6_n_0 ),
        .O(nxt_crc_16bit_5__4));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[6]_i_1 
       (.I0(crc_out_c[6]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \prv_crc_cr0[6]_i_2 
       (.I0(nxt_crc_16bit_6__6),
        .I1(nxt_crc_8bit[6]),
        .I2(nxt_crc_32bit[6]),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(crc_en_c),
        .I5(nxt_crc_24bit[6]),
        .O(crc_out_c[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \prv_crc_cr0[6]_i_3 
       (.I0(\ldf_wr_data_r[22]_i_7_n_0 ),
        .I1(\prv_crc_cr0[1]_i_5_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_18_n_0 ),
        .O(nxt_crc_16bit_6__6));
  LUT6 #(
    .INIT(64'hC3C3AA553C3C55AA)) 
    \prv_crc_cr0[6]_i_4 
       (.I0(prv_crc_cr1[14]),
        .I1(data0[6]),
        .I2(\prv_crc_cr0_reg_n_0_[3] ),
        .I3(prv_crc_cr1[3]),
        .I4(crc_valid_c),
        .I5(Q[3]),
        .O(nxt_crc_8bit[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[7]_i_1 
       (.I0(crc_out_c[7]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBBEAAAA)) 
    \prv_crc_cr0[7]_i_2 
       (.I0(\ldf_wr_data_r[23]_i_3_n_0 ),
        .I1(\ldf_wr_data_r[31]_i_6_n_0 ),
        .I2(\prv_crc_cr0[7]_i_3_n_0 ),
        .I3(\prv_crc_cr0[7]_i_4_n_0 ),
        .I4(\prv_crc_cr0[11]_i_7_n_0 ),
        .I5(\prv_crc_cr0[7]_i_5_n_0 ),
        .O(crc_out_c[7]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prv_crc_cr0[7]_i_3 
       (.I0(Q[24]),
        .I1(Q[28]),
        .O(\prv_crc_cr0[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[7]_i_4 
       (.I0(\ldf_wr_data_r[31]_i_18_n_0 ),
        .I1(\prv_crc_cr0[15]_i_8_n_0 ),
        .I2(Q[17]),
        .I3(\ldf_wr_data_r[31]_i_16_n_0 ),
        .I4(\prv_crc_cr0[11]_i_6_n_0 ),
        .I5(\prv_crc_cr0[15]_i_7_n_0 ),
        .O(\prv_crc_cr0[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9600)) 
    \prv_crc_cr0[7]_i_5 
       (.I0(\ldf_wr_data_r[31]_i_7_n_0 ),
        .I1(\ldf_wr_data_r[31]_i_6_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_5_n_0 ),
        .I3(\prv_crc_cr0[15]_i_9_n_0 ),
        .O(\prv_crc_cr0[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[8]_i_1 
       (.I0(crc_out_c[8]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \prv_crc_cr0[8]_i_2 
       (.I0(nxt_crc_16bit_8__6),
        .I1(nxt_crc_8bit[8]),
        .I2(nxt_crc_32bit[8]),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(crc_en_c),
        .I5(nxt_crc_24bit[8]),
        .O(crc_out_c[8]));
  LUT4 #(
    .INIT(16'h6996)) 
    \prv_crc_cr0[8]_i_3 
       (.I0(\prv_crc_cr0[14]_i_6_n_0 ),
        .I1(\ldf_wr_data_r[31]_i_12_n_0 ),
        .I2(\ldf_wr_data_r[30]_i_7_n_0 ),
        .I3(\prv_crc_cr0[13]_i_7_n_0 ),
        .O(nxt_crc_16bit_8__6));
  LUT5 #(
    .INIT(32'h96696996)) 
    \prv_crc_cr0[8]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\prv_crc_cr0[11]_i_9_n_0 ),
        .I3(\prv_crc_cr0[12]_i_8_n_0 ),
        .I4(p_1_in304_in),
        .O(nxt_crc_8bit[8]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[8]_i_5 
       (.I0(\prv_crc_cr0[13]_i_10_n_0 ),
        .I1(\prv_crc_cr0[1]_i_6_n_0 ),
        .I2(\prv_crc_cr0[14]_i_7_n_0 ),
        .I3(\prv_crc_cr0[13]_i_7_n_0 ),
        .I4(\prv_crc_cr0[8]_i_7_n_0 ),
        .I5(\prv_crc_cr0[8]_i_8_n_0 ),
        .O(nxt_crc_32bit[8]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[8]_i_6 
       (.I0(\prv_crc_cr0[9]_i_8_n_0 ),
        .I1(\prv_crc_cr0[13]_i_7_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_13_n_0 ),
        .I3(Q[16]),
        .I4(\prv_crc_cr0[12]_i_7_n_0 ),
        .I5(\prv_crc_cr0[13]_i_9_n_0 ),
        .O(nxt_crc_24bit[8]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prv_crc_cr0[8]_i_7 
       (.I0(Q[24]),
        .I1(Q[16]),
        .O(\prv_crc_cr0[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[8]_i_8 
       (.I0(nxt_crc_8bit[11]),
        .I1(Q[17]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\prv_crc_cr0[2]_i_8_n_0 ),
        .I5(\ldf_wr_data_r[31]_i_12_n_0 ),
        .O(\prv_crc_cr0[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \prv_crc_cr0[9]_i_1 
       (.I0(crc_out_c[9]),
        .I1(\prv_crc_cr1_reg[0]_0 [2]),
        .O(p_1_in__0[9]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \prv_crc_cr0[9]_i_2 
       (.I0(nxt_crc_16bit_9__6),
        .I1(nxt_crc_8bit[9]),
        .I2(nxt_crc_32bit[9]),
        .I3(\lg_pkt_rem_wc_r0_reg[0] ),
        .I4(crc_en_c),
        .I5(nxt_crc_24bit[9]),
        .O(crc_out_c[9]));
  LUT4 #(
    .INIT(16'h6996)) 
    \prv_crc_cr0[9]_i_3 
       (.I0(nxt_crc_8bit[11]),
        .I1(\prv_crc_cr0[11]_i_9_n_0 ),
        .I2(\prv_crc_cr0[13]_i_8_n_0 ),
        .I3(\prv_crc_cr0[14]_i_4_n_0 ),
        .O(nxt_crc_16bit_9__6));
  LUT5 #(
    .INIT(32'h96696996)) 
    \prv_crc_cr0[9]_i_4 
       (.I0(p_1_in304_in),
        .I1(p_1_in261_in),
        .I2(\prv_crc_cr0[14]_i_8_n_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(nxt_crc_8bit[9]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[9]_i_5 
       (.I0(\prv_crc_cr0[9]_i_7_n_0 ),
        .I1(\prv_crc_cr0[9]_i_8_n_0 ),
        .I2(\prv_crc_cr0[9]_i_9_n_0 ),
        .I3(\ldf_wr_data_r[30]_i_8_n_0 ),
        .I4(\prv_crc_cr0[2]_i_5_n_0 ),
        .I5(\prv_crc_cr0[14]_i_4_n_0 ),
        .O(nxt_crc_32bit[9]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \prv_crc_cr0[9]_i_6 
       (.I0(\prv_crc_cr0[14]_i_4_n_0 ),
        .I1(\prv_crc_cr0[5]_i_5_n_0 ),
        .I2(\ldf_wr_data_r[31]_i_16_n_0 ),
        .I3(Q[17]),
        .I4(\prv_crc_cr0[9]_i_7_n_0 ),
        .I5(\ldf_wr_data_r[22]_i_7_n_0 ),
        .O(nxt_crc_24bit[9]));
  LUT5 #(
    .INIT(32'hAC5353AC)) 
    \prv_crc_cr0[9]_i_7 
       (.I0(data0[5]),
        .I1(prv_crc_cr1[13]),
        .I2(crc_valid_c),
        .I3(Q[13]),
        .I4(\prv_crc_cr0[11]_i_9_n_0 ),
        .O(\prv_crc_cr0[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prv_crc_cr0[9]_i_8 
       (.I0(Q[17]),
        .I1(Q[21]),
        .O(\prv_crc_cr0[9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \prv_crc_cr0[9]_i_9 
       (.I0(\ldf_wr_data_r[31]_i_12_n_0 ),
        .I1(\ldf_wr_data_r[31]_i_11_n_0 ),
        .I2(Q[19]),
        .I3(Q[25]),
        .O(\prv_crc_cr0[9]_i_9_n_0 ));
  FDPE \prv_crc_cr0_reg[0] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(\prv_crc_cr0_reg_n_0_[0] ));
  FDPE \prv_crc_cr0_reg[10] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[10]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(data0[2]));
  FDPE \prv_crc_cr0_reg[11] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[11]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(data0[3]));
  FDPE \prv_crc_cr0_reg[12] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[12]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(data0[4]));
  FDPE \prv_crc_cr0_reg[13] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[13]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(data0[5]));
  FDPE \prv_crc_cr0_reg[14] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[14]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(data0[6]));
  FDPE \prv_crc_cr0_reg[15] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[15]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(data0[7]));
  FDPE \prv_crc_cr0_reg[1] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(\prv_crc_cr0_reg_n_0_[1] ));
  FDPE \prv_crc_cr0_reg[2] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(\prv_crc_cr0_reg_n_0_[2] ));
  FDPE \prv_crc_cr0_reg[3] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(\prv_crc_cr0_reg_n_0_[3] ));
  FDPE \prv_crc_cr0_reg[4] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(\prv_crc_cr0_reg_n_0_[4] ));
  FDPE \prv_crc_cr0_reg[5] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(\prv_crc_cr0_reg_n_0_[5] ));
  FDPE \prv_crc_cr0_reg[6] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(\prv_crc_cr0_reg_n_0_[6] ));
  FDPE \prv_crc_cr0_reg[7] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(\prv_crc_cr0_reg_n_0_[7] ));
  FDPE \prv_crc_cr0_reg[8] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[8]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(data0[0]));
  FDPE \prv_crc_cr0_reg[9] 
       (.C(ppi_clk),
        .CE(\prv_crc_cr0[15]_i_1_n_0 ),
        .D(p_1_in__0[9]),
        .PRE(\arststages_ff_reg[1] ),
        .Q(data0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[0]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[0]),
        .I4(\prv_crc_cr0_reg_n_0_[0] ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[10]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[10]),
        .I4(data0[2]),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[11]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[11]),
        .I4(data0[3]),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[12]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[12]),
        .I4(data0[4]),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[13]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[13]),
        .I4(data0[5]),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[14]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[14]),
        .I4(data0[6]),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[15]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[15]),
        .I4(data0[7]),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[1]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[1]),
        .I4(\prv_crc_cr0_reg_n_0_[1] ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[2]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[2]),
        .I4(\prv_crc_cr0_reg_n_0_[2] ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[3]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[3]),
        .I4(\prv_crc_cr0_reg_n_0_[3] ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[4]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[4]),
        .I4(\prv_crc_cr0_reg_n_0_[4] ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[5]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[5]),
        .I4(\prv_crc_cr0_reg_n_0_[5] ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[6]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[6]),
        .I4(\prv_crc_cr0_reg_n_0_[6] ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[7]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[7]),
        .I4(\prv_crc_cr0_reg_n_0_[7] ),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[8]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[8]),
        .I4(data0[0]),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA85700)) 
    \prv_crc_cr1[9]_i_1 
       (.I0(cdf_rd_en_r1),
        .I1(\prv_crc_cr1_reg[0]_0 [3]),
        .I2(\prv_crc_cr1_reg[0]_0 [4]),
        .I3(prv_crc_cr1[9]),
        .I4(data0[1]),
        .I5(\prv_crc_cr1_reg[0]_0 [2]),
        .O(\prv_crc_cr1[9]_i_1_n_0 ));
  FDPE \prv_crc_cr1_reg[0] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[0]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[0]));
  FDPE \prv_crc_cr1_reg[10] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[10]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[10]));
  FDPE \prv_crc_cr1_reg[11] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[11]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[11]));
  FDPE \prv_crc_cr1_reg[12] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[12]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[12]));
  FDPE \prv_crc_cr1_reg[13] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[13]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[13]));
  FDPE \prv_crc_cr1_reg[14] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[14]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[14]));
  FDPE \prv_crc_cr1_reg[15] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[15]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[15]));
  FDPE \prv_crc_cr1_reg[1] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[1]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[1]));
  FDPE \prv_crc_cr1_reg[2] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[2]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[2]));
  FDPE \prv_crc_cr1_reg[3] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[3]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[3]));
  FDPE \prv_crc_cr1_reg[4] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[4]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[4]));
  FDPE \prv_crc_cr1_reg[5] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[5]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[5]));
  FDPE \prv_crc_cr1_reg[6] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[6]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[6]));
  FDPE \prv_crc_cr1_reg[7] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[7]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[7]));
  FDPE \prv_crc_cr1_reg[8] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[8]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[8]));
  FDPE \prv_crc_cr1_reg[9] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\prv_crc_cr1[9]_i_1_n_0 ),
        .PRE(\arststages_ff_reg[1] ),
        .Q(prv_crc_cr1[9]));
endmodule

(* C_CSI_CLK_PRE = "1" *) (* C_CSI_EN_ACTIVELANES = "1" *) (* C_CSI_INIT_DESKEW_PATRN_LEN = "4296" *) 
(* C_CSI_LANES = "3" *) (* C_CSI_PERIODIC_PATRN_LEN = "4096" *) (* C_CSI_XMIT_ALT_DESKEW = "0" *) 
(* C_CSI_XMIT_INIT_DESKEW = "0" *) (* C_CSI_XMIT_PERIODIC_DESKEW = "0" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf
   (ppi_clk,
    ppi_clk_rst_n,
    rst_4_ic_pc_ac_seq,
    send_periodic_patrn,
    cntlr_ready_indic,
    ldf_empty,
    ldf_rd_en,
    ldf_rd_data,
    strm_fifo_under_run,
    packet_tranfr_dn,
    active_lanes,
    clk_mode,
    cl_txclkactive,
    dphy_init_done,
    dl_tx_stop_st,
    cl_enable,
    cl_txrequesths,
    dl0_txdatahs,
    dl0_txrequesths,
    dl0_txreadyhs,
    dl0_forcetxstopmode,
    dl0_enable,
    dl0_txskewcalhs,
    dl1_txdatahs,
    dl1_txrequesths,
    dl1_txreadyhs,
    dl1_forcetxstopmode,
    dl1_enable,
    dl1_txskewcalhs,
    dl2_txdatahs,
    dl2_txrequesths,
    dl2_txreadyhs,
    dl2_forcetxstopmode,
    dl2_enable,
    dl2_txskewcalhs,
    dl3_txdatahs,
    dl3_txrequesths,
    dl3_txreadyhs,
    dl3_forcetxstopmode,
    dl3_enable,
    dl3_txskewcalhs);
  input ppi_clk;
  input ppi_clk_rst_n;
  input rst_4_ic_pc_ac_seq;
  input send_periodic_patrn;
  output cntlr_ready_indic;
  input ldf_empty;
  output ldf_rd_en;
  input [35:0]ldf_rd_data;
  output strm_fifo_under_run;
  output packet_tranfr_dn;
  input [1:0]active_lanes;
  input clk_mode;
  input cl_txclkactive;
  input dphy_init_done;
  input dl_tx_stop_st;
  output cl_enable;
  output cl_txrequesths;
  output [7:0]dl0_txdatahs;
  output dl0_txrequesths;
  input dl0_txreadyhs;
  output dl0_forcetxstopmode;
  output dl0_enable;
  output dl0_txskewcalhs;
  output [7:0]dl1_txdatahs;
  output dl1_txrequesths;
  input dl1_txreadyhs;
  output dl1_forcetxstopmode;
  output dl1_enable;
  output dl1_txskewcalhs;
  output [7:0]dl2_txdatahs;
  output dl2_txrequesths;
  input dl2_txreadyhs;
  output dl2_forcetxstopmode;
  output dl2_enable;
  output dl2_txskewcalhs;
  output [7:0]dl3_txdatahs;
  output dl3_txrequesths;
  input dl3_txreadyhs;
  output dl3_forcetxstopmode;
  output dl3_enable;
  output dl3_txskewcalhs;

  wire \<const0> ;
  wire [1:0]active_lanes;
  wire cl_requesths_r1;
  wire cl_txclkactive;
  wire cl_txclkactive_r;
  wire cl_txclkactive_r1;
  wire cl_txrequesths;
  wire clk_mode;
  wire dfifo_buffr_cntrl_r;
  wire [3:0]dfifo_cut_thrgh_cntr_r;
  wire \dfifo_cut_thrgh_cntr_r[0]_i_1_n_0 ;
  wire \dfifo_cut_thrgh_cntr_r[1]_i_1_n_0 ;
  wire \dfifo_cut_thrgh_cntr_r[2]_i_1_n_0 ;
  wire \dfifo_cut_thrgh_cntr_r[3]_i_1_n_0 ;
  wire \dfifo_cut_thrgh_cntr_r[3]_i_2_n_0 ;
  (* RTL_KEEP = "true" *) wire dl0_enable_r;
  (* RTL_KEEP = "true" *) wire dl0_enable_r1;
  wire [7:0]dl0_txdatahs;
  wire dl0_txreadyhs;
  wire dl0_txrequesths;
  wire dl0_txrequesths_one_lane_w;
  wire dl0_txrequesths_r;
  wire dl0_txrequesths_three_lanes_w;
  wire dl0_txrequesths_two_lanes_w;
  (* RTL_KEEP = "true" *) wire dl1_enable_r;
  (* RTL_KEEP = "true" *) wire dl1_enable_r1;
  wire dl1_enable_s;
  wire [7:0]dl1_txdatahs;
  wire dl1_txrequesths;
  wire dl1_txrequesths_two_lanes_w;
  (* RTL_KEEP = "true" *) wire dl2_enable_r;
  (* RTL_KEEP = "true" *) wire dl2_enable_r1;
  wire dl2_enable_s;
  wire [7:0]dl2_txdatahs;
  wire dl2_txrequesths;
  (* RTL_KEEP = "true" *) wire dl3_enable_r;
  (* RTL_KEEP = "true" *) wire dl3_enable_r1;
  wire dl3_enable_s;
  wire dphy_init_done;
  wire dphy_init_done_r;
  wire dsbl_rds_r;
  wire dsbl_rds_r_i_1_n_0;
  wire ldf_empty;
  wire ldf_empty_c;
  wire ldf_empty_r;
  wire [35:0]ldf_rd_data;
  wire ldf_rd_en;
  wire ldf_rd_en_one_lane_w;
  wire ldf_rd_en_three_lanes_w;
  wire ldf_rd_en_two_lanes_w;
  wire packet_tranfr_dn;
  wire ppi_clk;
  wire ppi_clk_rst_n;
  wire requesths_fall_edge_c;
  wire strm_fifo_under_run;
  wire strm_fifo_under_run_s;
  wire tx_readyhs_r;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_10;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_11;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_12;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_2;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_9;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_11;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_12;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_13;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_14;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_15;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_16;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_17;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_18;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_19;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_20;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_21;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_22;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_23;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_9;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_10;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_19;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_20;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_21;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_22;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_23;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_24;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_25;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_26;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_27;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_28;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_6;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_7;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_8;

  assign cl_enable = \<const0> ;
  assign cntlr_ready_indic = \<const0> ;
  assign dl0_enable = dl0_enable_r1;
  assign dl0_forcetxstopmode = \<const0> ;
  assign dl0_txskewcalhs = \<const0> ;
  assign dl1_enable = dl1_enable_r1;
  assign dl1_forcetxstopmode = \<const0> ;
  assign dl1_txskewcalhs = \<const0> ;
  assign dl2_enable = dl2_enable_r1;
  assign dl2_forcetxstopmode = \<const0> ;
  assign dl2_txskewcalhs = \<const0> ;
  assign dl3_enable = dl3_enable_r1;
  assign dl3_forcetxstopmode = \<const0> ;
  assign dl3_txdatahs[7] = \<const0> ;
  assign dl3_txdatahs[6] = \<const0> ;
  assign dl3_txdatahs[5] = \<const0> ;
  assign dl3_txdatahs[4] = \<const0> ;
  assign dl3_txdatahs[3] = \<const0> ;
  assign dl3_txdatahs[2] = \<const0> ;
  assign dl3_txdatahs[1] = \<const0> ;
  assign dl3_txdatahs[0] = \<const0> ;
  assign dl3_txrequesths = \<const0> ;
  assign dl3_txskewcalhs = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE cl_requesths_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(cl_txrequesths),
        .Q(cl_requesths_r1),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  FDRE cl_requesths_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_8),
        .Q(cl_txrequesths),
        .R(1'b0));
  FDRE cl_txclkactive_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(cl_txclkactive_r),
        .Q(cl_txclkactive_r1),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  FDRE cl_txclkactive_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(cl_txclkactive),
        .Q(cl_txclkactive_r),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  FDRE dfifo_buffr_cntrl_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_28),
        .Q(dfifo_buffr_cntrl_r),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dfifo_cut_thrgh_cntr_r[0]_i_1 
       (.I0(dfifo_cut_thrgh_cntr_r[0]),
        .O(\dfifo_cut_thrgh_cntr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dfifo_cut_thrgh_cntr_r[1]_i_1 
       (.I0(dfifo_cut_thrgh_cntr_r[1]),
        .I1(dfifo_cut_thrgh_cntr_r[0]),
        .O(\dfifo_cut_thrgh_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \dfifo_cut_thrgh_cntr_r[2]_i_1 
       (.I0(dfifo_cut_thrgh_cntr_r[2]),
        .I1(dfifo_cut_thrgh_cntr_r[0]),
        .I2(dfifo_cut_thrgh_cntr_r[1]),
        .O(\dfifo_cut_thrgh_cntr_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \dfifo_cut_thrgh_cntr_r[3]_i_1 
       (.I0(dfifo_cut_thrgh_cntr_r[2]),
        .I1(dfifo_cut_thrgh_cntr_r[0]),
        .I2(dfifo_cut_thrgh_cntr_r[1]),
        .I3(dfifo_cut_thrgh_cntr_r[3]),
        .I4(ldf_empty),
        .I5(dfifo_buffr_cntrl_r),
        .O(\dfifo_cut_thrgh_cntr_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \dfifo_cut_thrgh_cntr_r[3]_i_2 
       (.I0(dfifo_cut_thrgh_cntr_r[3]),
        .I1(dfifo_cut_thrgh_cntr_r[1]),
        .I2(dfifo_cut_thrgh_cntr_r[0]),
        .I3(dfifo_cut_thrgh_cntr_r[2]),
        .O(\dfifo_cut_thrgh_cntr_r[3]_i_2_n_0 ));
  FDRE \dfifo_cut_thrgh_cntr_r_reg[0] 
       (.C(ppi_clk),
        .CE(\dfifo_cut_thrgh_cntr_r[3]_i_1_n_0 ),
        .D(\dfifo_cut_thrgh_cntr_r[0]_i_1_n_0 ),
        .Q(dfifo_cut_thrgh_cntr_r[0]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  FDRE \dfifo_cut_thrgh_cntr_r_reg[1] 
       (.C(ppi_clk),
        .CE(\dfifo_cut_thrgh_cntr_r[3]_i_1_n_0 ),
        .D(\dfifo_cut_thrgh_cntr_r[1]_i_1_n_0 ),
        .Q(dfifo_cut_thrgh_cntr_r[1]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  FDRE \dfifo_cut_thrgh_cntr_r_reg[2] 
       (.C(ppi_clk),
        .CE(\dfifo_cut_thrgh_cntr_r[3]_i_1_n_0 ),
        .D(\dfifo_cut_thrgh_cntr_r[2]_i_1_n_0 ),
        .Q(dfifo_cut_thrgh_cntr_r[2]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  FDRE \dfifo_cut_thrgh_cntr_r_reg[3] 
       (.C(ppi_clk),
        .CE(\dfifo_cut_thrgh_cntr_r[3]_i_1_n_0 ),
        .D(\dfifo_cut_thrgh_cntr_r[3]_i_2_n_0 ),
        .Q(dfifo_cut_thrgh_cntr_r[3]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  (* KEEP = "yes" *) 
  FDRE dl0_enable_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dl0_enable_r),
        .Q(dl0_enable_r1),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  (* KEEP = "yes" *) 
  FDRE dl0_enable_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ppi_clk_rst_n),
        .Q(dl0_enable_r),
        .R(1'b0));
  FDRE dl0_txrequesths_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dl0_txrequesths),
        .Q(dl0_txrequesths_r),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  LUT3 #(
    .INIT(8'hA8)) 
    dl1_enable_r1_i_1
       (.I0(dl1_enable_r),
        .I1(active_lanes[0]),
        .I2(active_lanes[1]),
        .O(dl1_enable_s));
  (* KEEP = "yes" *) 
  FDRE dl1_enable_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dl1_enable_s),
        .Q(dl1_enable_r1),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  (* KEEP = "yes" *) 
  FDRE dl1_enable_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ppi_clk_rst_n),
        .Q(dl1_enable_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    dl2_enable_r1_i_1
       (.I0(dl2_enable_r),
        .I1(active_lanes[1]),
        .O(dl2_enable_s));
  (* KEEP = "yes" *) 
  FDRE dl2_enable_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dl2_enable_s),
        .Q(dl2_enable_r1),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  (* KEEP = "yes" *) 
  FDRE dl2_enable_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ppi_clk_rst_n),
        .Q(dl2_enable_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    dl3_enable_r1_i_1
       (.I0(dl3_enable_r),
        .I1(active_lanes[0]),
        .I2(active_lanes[1]),
        .O(dl3_enable_s));
  (* KEEP = "yes" *) 
  FDRE dl3_enable_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dl3_enable_s),
        .Q(dl3_enable_r1),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  (* KEEP = "yes" *) 
  FDRE dl3_enable_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ppi_clk_rst_n),
        .Q(dl3_enable_r),
        .R(1'b0));
  FDRE dphy_init_done_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dphy_init_done),
        .Q(dphy_init_done_r),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  LUT5 #(
    .INIT(32'hF4FF4444)) 
    dsbl_rds_r_i_1
       (.I0(cl_txrequesths),
        .I1(cl_requesths_r1),
        .I2(cl_txclkactive_r),
        .I3(cl_txclkactive_r1),
        .I4(dsbl_rds_r),
        .O(dsbl_rds_r_i_1_n_0));
  FDRE dsbl_rds_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dsbl_rds_r_i_1_n_0),
        .Q(dsbl_rds_r),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  FDRE requesths_fall_edge_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(requesths_fall_edge_c),
        .Q(packet_tranfr_dn),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  FDRE strm_fifo_under_run_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(strm_fifo_under_run_s),
        .Q(strm_fifo_under_run),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf
       (.SR(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_6),
        .active_lanes(active_lanes),
        .cl_requesths_r_reg(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_7),
        .cl_txclkactive_r(cl_txclkactive_r),
        .cl_txclkactive_r1(cl_txclkactive_r1),
        .disable_rd_en_r_reg_0(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0),
        .dl0_txdatahs({dl0_txdatahs[7:5],dl0_txdatahs[2:1]}),
        .\dl0_txdatahs[1]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_19),
        .\dl0_txdatahs[2]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_20),
        .\dl0_txdatahs[5] (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_24),
        .\dl0_txdatahs[5]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_21),
        .\dl0_txdatahs[6] (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_25),
        .\dl0_txdatahs[6]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_22),
        .\dl0_txdatahs[7] (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_26),
        .\dl0_txdatahs[7]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_23),
        .dl0_txdatahs_1_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_20),
        .dl0_txdatahs_2_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_21),
        .dl0_txreadyhs(dl0_txreadyhs),
        .dl0_txrequesths_one_lane_w(dl0_txrequesths_one_lane_w),
        .\gen_rd_b.doutb_reg_reg[35] (u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_2),
        .last_transfr_en_r_reg_0(u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_9),
        .ldf_empty_c(ldf_empty_c),
        .ldf_empty_r(ldf_empty_r),
        .ldf_rd_data(ldf_rd_data),
        .\ldf_rd_data_cr_reg[16]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_10),
        .\ldf_rd_data_cr_reg[19]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_11),
        .\ldf_rd_data_cr_reg[20]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_12),
        .ldf_rd_en_one_lane_w(ldf_rd_en_one_lane_w),
        .ldf_rd_en_r0_reg_0(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_10),
        .ppi_clk(ppi_clk),
        .ppi_clk_rst_n(ppi_clk_rst_n),
        .requesths_fall_edge_c(requesths_fall_edge_c),
        .strm_fifo_under_run_r_reg(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_9),
        .strm_fifo_under_run_s(strm_fifo_under_run_s));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf
       (.SR(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_6),
        .active_lanes(active_lanes),
        .\arststages_ff_reg[1] (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0),
        .cl_txclkactive_r(cl_txclkactive_r),
        .cl_txclkactive_r1(cl_txclkactive_r1),
        .dl0_txdatahs({dl0_txdatahs[4:3],dl0_txdatahs[0]}),
        .\dl0_txdatahs[0]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_10),
        .\dl0_txdatahs[3] (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_22),
        .\dl0_txdatahs[3]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_11),
        .\dl0_txdatahs[4] (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_23),
        .\dl0_txdatahs[4]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_12),
        .dl0_txdatahs_0_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_19),
        .dl0_txreadyhs(dl0_txreadyhs),
        .dl0_txrequesths(dl0_txrequesths),
        .dl0_txrequesths_one_lane_w(dl0_txrequesths_one_lane_w),
        .dl0_txrequesths_three_lanes_w(dl0_txrequesths_three_lanes_w),
        .dl0_txrequesths_two_lanes_w(dl0_txrequesths_two_lanes_w),
        .dl1_txrequesths(dl1_txrequesths),
        .dl1_txrequesths_two_lanes_w(dl1_txrequesths_two_lanes_w),
        .dl2_txdatahs(dl2_txdatahs),
        .dl2_txrequesths(dl2_txrequesths),
        .last_transfr_en_r_reg_0(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_9),
        .last_transfr_en_r_reg_1(u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_2),
        .ldf_rd_data(ldf_rd_data),
        .ldf_rd_en(ldf_rd_en),
        .ldf_rd_en_one_lane_w(ldf_rd_en_one_lane_w),
        .ldf_rd_en_r0_reg_0(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_10),
        .ldf_rd_en_three_lanes_w(ldf_rd_en_three_lanes_w),
        .ldf_rd_en_two_lanes_w(ldf_rd_en_two_lanes_w),
        .\load_data_1_reg[25]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_19),
        .\load_data_1_reg[26]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_20),
        .\load_data_1_reg[29]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_21),
        .\load_data_1_reg[30]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_22),
        .\load_data_1_reg[31]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_23),
        .\load_data_2_reg[0]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_11),
        .\load_data_2_reg[1]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_12),
        .\load_data_2_reg[2]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_13),
        .\load_data_2_reg[3]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_14),
        .\load_data_2_reg[4]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_15),
        .\load_data_2_reg[5]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_16),
        .\load_data_2_reg[6]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_17),
        .\load_data_2_reg[7]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_18),
        .ppi_clk(ppi_clk),
        .ppi_clk_rst_n(ppi_clk_rst_n),
        .strm_fifo_under_run_r_reg(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_27),
        .tx_readyhs_r(tx_readyhs_r));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf
       (.Q(dfifo_cut_thrgh_cntr_r),
        .SR(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_6),
        .active_lanes(active_lanes),
        .cl_requesths_r1(cl_requesths_r1),
        .cl_requesths_r1_reg(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_10),
        .cl_requesths_r_reg(u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_9),
        .cl_requesths_r_reg_0(cl_txrequesths),
        .cl_txclkactive_r(cl_txclkactive_r),
        .cl_txclkactive_r1(cl_txclkactive_r1),
        .clk_mode(clk_mode),
        .\dest_hsdata_ff_reg[0] (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_27),
        .dfifo_buffr_cntrl_r(dfifo_buffr_cntrl_r),
        .\dfifo_cut_thrgh_cntr_r_reg[2] (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_28),
        .dl0_txreadyhs(dl0_txreadyhs),
        .dl0_txreadyhs_0(u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_7),
        .dl0_txrequesths_one_lane_w(dl0_txrequesths_one_lane_w),
        .dl0_txrequesths_r(dl0_txrequesths_r),
        .dl0_txrequesths_three_lanes_w(dl0_txrequesths_three_lanes_w),
        .dl0_txrequesths_two_lanes_w(dl0_txrequesths_two_lanes_w),
        .dl1_txdatahs(dl1_txdatahs),
        .dl1_txdatahs_0_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_11),
        .dl1_txdatahs_1_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_12),
        .dl1_txdatahs_2_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_13),
        .dl1_txdatahs_3_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_14),
        .dl1_txdatahs_4_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_15),
        .dl1_txdatahs_5_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_16),
        .dl1_txdatahs_6_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_17),
        .dl1_txdatahs_7_sp_1(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_18),
        .dl1_txrequesths_two_lanes_w(dl1_txrequesths_two_lanes_w),
        .dphy_init_done_r(dphy_init_done_r),
        .dsbl_rds_r(dsbl_rds_r),
        .ldf_empty(ldf_empty),
        .ldf_empty_c(ldf_empty_c),
        .ldf_empty_r(ldf_empty_r),
        .ldf_rd_data(ldf_rd_data),
        .\ldf_rd_data_cr_reg[0]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_19),
        .\ldf_rd_data_cr_reg[1]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_20),
        .\ldf_rd_data_cr_reg[2]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_21),
        .\ldf_rd_data_cr_reg[3]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_22),
        .\ldf_rd_data_cr_reg[4]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_23),
        .\ldf_rd_data_cr_reg[5]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_24),
        .\ldf_rd_data_cr_reg[6]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_25),
        .\ldf_rd_data_cr_reg[7]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_26),
        .ldf_rd_en_three_lanes_w(ldf_rd_en_three_lanes_w),
        .ldf_rd_en_two_lanes_w(ldf_rd_en_two_lanes_w),
        .ppi_clk(ppi_clk),
        .ppi_clk_rst_n(ppi_clk_rst_n),
        .requesths_fall_edge_c(requesths_fall_edge_c),
        .\syncstages_ff_reg[1] (u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_8),
        .trigger_en_r_reg_0(u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0),
        .tx_readyhs_r(tx_readyhs_r));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf
   (ldf_rd_en_one_lane_w,
    dl0_txrequesths_one_lane_w,
    \gen_rd_b.doutb_reg_reg[35] ,
    dl0_txdatahs,
    strm_fifo_under_run_s,
    last_transfr_en_r_reg_0,
    \ldf_rd_data_cr_reg[16]_0 ,
    \ldf_rd_data_cr_reg[19]_0 ,
    \ldf_rd_data_cr_reg[20]_0 ,
    disable_rd_en_r_reg_0,
    ppi_clk,
    dl0_txreadyhs,
    cl_txclkactive_r1,
    cl_txclkactive_r,
    SR,
    ppi_clk_rst_n,
    \dl0_txdatahs[7] ,
    active_lanes,
    \dl0_txdatahs[7]_0 ,
    \dl0_txdatahs[6] ,
    \dl0_txdatahs[6]_0 ,
    \dl0_txdatahs[5] ,
    \dl0_txdatahs[5]_0 ,
    dl0_txdatahs_2_sp_1,
    \dl0_txdatahs[2]_0 ,
    dl0_txdatahs_1_sp_1,
    \dl0_txdatahs[1]_0 ,
    strm_fifo_under_run_r_reg,
    ldf_empty_r,
    ldf_empty_c,
    cl_requesths_r_reg,
    ldf_rd_en_r0_reg_0,
    ldf_rd_data,
    requesths_fall_edge_c);
  output ldf_rd_en_one_lane_w;
  output dl0_txrequesths_one_lane_w;
  output \gen_rd_b.doutb_reg_reg[35] ;
  output [4:0]dl0_txdatahs;
  output strm_fifo_under_run_s;
  output last_transfr_en_r_reg_0;
  output \ldf_rd_data_cr_reg[16]_0 ;
  output \ldf_rd_data_cr_reg[19]_0 ;
  output \ldf_rd_data_cr_reg[20]_0 ;
  input disable_rd_en_r_reg_0;
  input ppi_clk;
  input dl0_txreadyhs;
  input cl_txclkactive_r1;
  input cl_txclkactive_r;
  input [0:0]SR;
  input ppi_clk_rst_n;
  input \dl0_txdatahs[7] ;
  input [1:0]active_lanes;
  input \dl0_txdatahs[7]_0 ;
  input \dl0_txdatahs[6] ;
  input \dl0_txdatahs[6]_0 ;
  input \dl0_txdatahs[5] ;
  input \dl0_txdatahs[5]_0 ;
  input dl0_txdatahs_2_sp_1;
  input \dl0_txdatahs[2]_0 ;
  input dl0_txdatahs_1_sp_1;
  input \dl0_txdatahs[1]_0 ;
  input strm_fifo_under_run_r_reg;
  input ldf_empty_r;
  input ldf_empty_c;
  input cl_requesths_r_reg;
  input ldf_rd_en_r0_reg_0;
  input [35:0]ldf_rd_data;
  input requesths_fall_edge_c;

  wire [0:0]SR;
  wire [1:0]active_lanes;
  wire [3:0]byte_en_r;
  wire \byte_en_r[0]_i_2_n_0 ;
  wire \byte_en_r[1]_i_2__0_n_0 ;
  wire \byte_en_r[2]_i_2_n_0 ;
  wire \byte_en_r[2]_i_3_n_0 ;
  wire \byte_en_r[2]_i_4_n_0 ;
  wire \byte_en_r[3]_i_1_n_0 ;
  wire \byte_en_r[3]_i_3_n_0 ;
  wire \byte_en_r[3]_i_4_n_0 ;
  wire \byte_en_r[3]_i_5_n_0 ;
  wire \byte_en_r_reg_n_0_[0] ;
  wire \byte_en_r_reg_n_0_[1] ;
  wire \byte_en_r_reg_n_0_[2] ;
  wire \byte_en_r_reg_n_0_[3] ;
  wire cl_requesths_r_reg;
  wire cl_txclkactive_r;
  wire cl_txclkactive_r1;
  wire disable_rd_en_r;
  wire disable_rd_en_r_i_1_n_0;
  wire disable_rd_en_r_i_2_n_0;
  wire disable_rd_en_r_reg_0;
  wire [4:0]dl0_txdatahs;
  wire \dl0_txdatahs[1]_0 ;
  wire \dl0_txdatahs[1]_INST_0_i_1_n_0 ;
  wire \dl0_txdatahs[2]_0 ;
  wire \dl0_txdatahs[2]_INST_0_i_1_n_0 ;
  wire \dl0_txdatahs[5] ;
  wire \dl0_txdatahs[5]_0 ;
  wire \dl0_txdatahs[5]_INST_0_i_1_n_0 ;
  wire \dl0_txdatahs[6] ;
  wire \dl0_txdatahs[6]_0 ;
  wire \dl0_txdatahs[6]_INST_0_i_1_n_0 ;
  wire \dl0_txdatahs[7] ;
  wire \dl0_txdatahs[7]_0 ;
  wire \dl0_txdatahs[7]_INST_0_i_1_n_0 ;
  wire dl0_txdatahs_1_sn_1;
  wire dl0_txdatahs_2_sn_1;
  wire dl0_txreadyhs;
  wire dl0_txrequesths_one_lane_w;
  wire dl0_txrequesths_r_i_1_n_0;
  wire dl0_txrequesths_r_i_2__0_n_0;
  wire \gen_rd_b.doutb_reg_reg[35] ;
  wire last_transfr_en_r;
  wire last_transfr_en_r_i_1_n_0;
  wire last_transfr_en_r_i_2_n_0;
  wire last_transfr_en_r_i_3_n_0;
  wire last_transfr_en_r_reg_0;
  wire ldf_empty_c;
  wire ldf_empty_r;
  wire [35:0]ldf_rd_data;
  wire \ldf_rd_data_cr_reg[16]_0 ;
  wire \ldf_rd_data_cr_reg[19]_0 ;
  wire \ldf_rd_data_cr_reg[20]_0 ;
  wire \ldf_rd_data_cr_reg_n_0_[0] ;
  wire \ldf_rd_data_cr_reg_n_0_[10] ;
  wire \ldf_rd_data_cr_reg_n_0_[11] ;
  wire \ldf_rd_data_cr_reg_n_0_[12] ;
  wire \ldf_rd_data_cr_reg_n_0_[13] ;
  wire \ldf_rd_data_cr_reg_n_0_[14] ;
  wire \ldf_rd_data_cr_reg_n_0_[15] ;
  wire \ldf_rd_data_cr_reg_n_0_[1] ;
  wire \ldf_rd_data_cr_reg_n_0_[2] ;
  wire \ldf_rd_data_cr_reg_n_0_[3] ;
  wire \ldf_rd_data_cr_reg_n_0_[4] ;
  wire \ldf_rd_data_cr_reg_n_0_[5] ;
  wire \ldf_rd_data_cr_reg_n_0_[6] ;
  wire \ldf_rd_data_cr_reg_n_0_[7] ;
  wire \ldf_rd_data_cr_reg_n_0_[8] ;
  wire \ldf_rd_data_cr_reg_n_0_[9] ;
  wire ldf_rd_en_one_lane_w;
  wire ldf_rd_en_r0;
  wire ldf_rd_en_r0_reg_0;
  wire ldf_rd_en_r1;
  wire [7:0]p_0_in;
  wire p_18_in;
  wire [1:0]p_1_in;
  wire [7:0]p_1_in_0;
  wire [3:0]p_2_in;
  wire ppi_clk;
  wire ppi_clk_rst_n;
  wire [1:0]ppi_cntr;
  wire requesths_fall_edge_c;
  wire strm_fifo_under_run_r_i_3_n_0;
  wire strm_fifo_under_run_r_reg;
  wire strm_fifo_under_run_s;

  assign dl0_txdatahs_1_sn_1 = dl0_txdatahs_1_sp_1;
  assign dl0_txdatahs_2_sn_1 = dl0_txdatahs_2_sp_1;
  LUT6 #(
    .INIT(64'h8089FFFF80890000)) 
    \byte_en_r[0]_i_1 
       (.I0(p_2_in[1]),
        .I1(p_2_in[0]),
        .I2(p_2_in[2]),
        .I3(p_2_in[3]),
        .I4(\byte_en_r[3]_i_3_n_0 ),
        .I5(\byte_en_r[0]_i_2_n_0 ),
        .O(byte_en_r[0]));
  LUT6 #(
    .INIT(64'h8089FFFF80890000)) 
    \byte_en_r[0]_i_2 
       (.I0(ldf_rd_data[32]),
        .I1(ldf_rd_data[33]),
        .I2(ldf_rd_data[34]),
        .I3(ldf_rd_data[35]),
        .I4(\byte_en_r[2]_i_3_n_0 ),
        .I5(\byte_en_r_reg_n_0_[1] ),
        .O(\byte_en_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC001FFFFC0010000)) 
    \byte_en_r[1]_i_1 
       (.I0(p_2_in[3]),
        .I1(p_2_in[2]),
        .I2(p_2_in[0]),
        .I3(p_2_in[1]),
        .I4(\byte_en_r[3]_i_3_n_0 ),
        .I5(\byte_en_r[1]_i_2__0_n_0 ),
        .O(byte_en_r[1]));
  LUT6 #(
    .INIT(64'hA001FFFFA0010000)) 
    \byte_en_r[1]_i_2__0 
       (.I0(ldf_rd_data[32]),
        .I1(ldf_rd_data[35]),
        .I2(ldf_rd_data[34]),
        .I3(ldf_rd_data[33]),
        .I4(\byte_en_r[2]_i_3_n_0 ),
        .I5(\byte_en_r_reg_n_0_[2] ),
        .O(\byte_en_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAEAFF00EAEA)) 
    \byte_en_r[2]_i_1 
       (.I0(\byte_en_r[2]_i_2_n_0 ),
        .I1(\byte_en_r[2]_i_3_n_0 ),
        .I2(\gen_rd_b.doutb_reg_reg[35] ),
        .I3(\byte_en_r[2]_i_4_n_0 ),
        .I4(\byte_en_r[3]_i_3_n_0 ),
        .I5(\byte_en_r[3]_i_4_n_0 ),
        .O(byte_en_r[2]));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \byte_en_r[2]_i_2 
       (.I0(ldf_rd_data[33]),
        .I1(ldf_rd_data[34]),
        .I2(ldf_rd_data[35]),
        .I3(ldf_rd_data[32]),
        .I4(\byte_en_r[2]_i_3_n_0 ),
        .I5(\byte_en_r_reg_n_0_[3] ),
        .O(\byte_en_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \byte_en_r[2]_i_3 
       (.I0(last_transfr_en_r),
        .I1(ldf_rd_en_r0),
        .I2(dl0_txrequesths_one_lane_w),
        .O(\byte_en_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \byte_en_r[2]_i_4 
       (.I0(p_2_in[1]),
        .I1(p_2_in[0]),
        .I2(p_2_in[2]),
        .I3(p_2_in[3]),
        .O(\byte_en_r[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBAAA)) 
    \byte_en_r[3]_i_1 
       (.I0(\byte_en_r[3]_i_3_n_0 ),
        .I1(last_transfr_en_r),
        .I2(ldf_rd_en_r0),
        .I3(dl0_txrequesths_one_lane_w),
        .I4(dl0_txreadyhs),
        .O(\byte_en_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \byte_en_r[3]_i_2 
       (.I0(\byte_en_r[3]_i_4_n_0 ),
        .I1(\byte_en_r[3]_i_3_n_0 ),
        .I2(\gen_rd_b.doutb_reg_reg[35] ),
        .I3(dl0_txrequesths_one_lane_w),
        .I4(ldf_rd_en_r0),
        .I5(last_transfr_en_r),
        .O(byte_en_r[3]));
  LUT6 #(
    .INIT(64'h04FF040400000000)) 
    \byte_en_r[3]_i_3 
       (.I0(cl_txclkactive_r1),
        .I1(disable_rd_en_r),
        .I2(\byte_en_r[3]_i_5_n_0 ),
        .I3(dl0_txrequesths_one_lane_w),
        .I4(ldf_rd_en_r1),
        .I5(cl_txclkactive_r),
        .O(\byte_en_r[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \byte_en_r[3]_i_4 
       (.I0(p_2_in[3]),
        .I1(p_2_in[1]),
        .I2(p_2_in[0]),
        .I3(p_2_in[2]),
        .O(\byte_en_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \byte_en_r[3]_i_5 
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .O(\byte_en_r[3]_i_5_n_0 ));
  FDRE \byte_en_r_reg[0] 
       (.C(ppi_clk),
        .CE(\byte_en_r[3]_i_1_n_0 ),
        .D(byte_en_r[0]),
        .Q(\byte_en_r_reg_n_0_[0] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \byte_en_r_reg[1] 
       (.C(ppi_clk),
        .CE(\byte_en_r[3]_i_1_n_0 ),
        .D(byte_en_r[1]),
        .Q(\byte_en_r_reg_n_0_[1] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \byte_en_r_reg[2] 
       (.C(ppi_clk),
        .CE(\byte_en_r[3]_i_1_n_0 ),
        .D(byte_en_r[2]),
        .Q(\byte_en_r_reg_n_0_[2] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \byte_en_r_reg[3] 
       (.C(ppi_clk),
        .CE(\byte_en_r[3]_i_1_n_0 ),
        .D(byte_en_r[3]),
        .Q(\byte_en_r_reg_n_0_[3] ),
        .R(disable_rd_en_r_reg_0));
  LUT6 #(
    .INIT(64'h00000000000100F1)) 
    cl_requesths_r_i_2
       (.I0(last_transfr_en_r),
        .I1(disable_rd_en_r),
        .I2(active_lanes[0]),
        .I3(active_lanes[1]),
        .I4(cl_requesths_r_reg),
        .I5(ldf_rd_en_r0_reg_0),
        .O(last_transfr_en_r_reg_0));
  LUT6 #(
    .INIT(64'hFF00FFEFFF00FF00)) 
    disable_rd_en_r_i_1
       (.I0(ldf_rd_en_r1),
        .I1(ldf_rd_en_r0),
        .I2(requesths_fall_edge_c),
        .I3(ldf_rd_en_one_lane_w),
        .I4(disable_rd_en_r_i_2_n_0),
        .I5(disable_rd_en_r),
        .O(disable_rd_en_r_i_1_n_0));
  LUT5 #(
    .INIT(32'h00600000)) 
    disable_rd_en_r_i_2
       (.I0(\byte_en_r_reg_n_0_[2] ),
        .I1(last_transfr_en_r),
        .I2(\byte_en_r_reg_n_0_[0] ),
        .I3(\byte_en_r_reg_n_0_[3] ),
        .I4(\byte_en_r_reg_n_0_[1] ),
        .O(disable_rd_en_r_i_2_n_0));
  FDRE disable_rd_en_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(disable_rd_en_r_i_1_n_0),
        .Q(disable_rd_en_r),
        .R(disable_rd_en_r_reg_0));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \dl0_txdatahs[0]_INST_0_i_3 
       (.I0(p_1_in_0[0]),
        .I1(p_0_in[0]),
        .I2(\ldf_rd_data_cr_reg_n_0_[0] ),
        .I3(ppi_cntr[1]),
        .I4(ppi_cntr[0]),
        .I5(\ldf_rd_data_cr_reg_n_0_[8] ),
        .O(\ldf_rd_data_cr_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hCCCDCCFD)) 
    \dl0_txdatahs[1]_INST_0 
       (.I0(\dl0_txdatahs[1]_INST_0_i_1_n_0 ),
        .I1(dl0_txdatahs_1_sn_1),
        .I2(active_lanes[1]),
        .I3(active_lanes[0]),
        .I4(\dl0_txdatahs[1]_0 ),
        .O(dl0_txdatahs[0]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \dl0_txdatahs[1]_INST_0_i_1 
       (.I0(p_1_in_0[1]),
        .I1(p_0_in[1]),
        .I2(\ldf_rd_data_cr_reg_n_0_[1] ),
        .I3(ppi_cntr[1]),
        .I4(ppi_cntr[0]),
        .I5(\ldf_rd_data_cr_reg_n_0_[9] ),
        .O(\dl0_txdatahs[1]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCDCCFD)) 
    \dl0_txdatahs[2]_INST_0 
       (.I0(\dl0_txdatahs[2]_INST_0_i_1_n_0 ),
        .I1(dl0_txdatahs_2_sn_1),
        .I2(active_lanes[1]),
        .I3(active_lanes[0]),
        .I4(\dl0_txdatahs[2]_0 ),
        .O(dl0_txdatahs[1]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \dl0_txdatahs[2]_INST_0_i_1 
       (.I0(p_1_in_0[2]),
        .I1(p_0_in[2]),
        .I2(\ldf_rd_data_cr_reg_n_0_[2] ),
        .I3(ppi_cntr[1]),
        .I4(ppi_cntr[0]),
        .I5(\ldf_rd_data_cr_reg_n_0_[10] ),
        .O(\dl0_txdatahs[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \dl0_txdatahs[3]_INST_0_i_3 
       (.I0(p_1_in_0[3]),
        .I1(p_0_in[3]),
        .I2(\ldf_rd_data_cr_reg_n_0_[3] ),
        .I3(ppi_cntr[1]),
        .I4(ppi_cntr[0]),
        .I5(\ldf_rd_data_cr_reg_n_0_[11] ),
        .O(\ldf_rd_data_cr_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \dl0_txdatahs[4]_INST_0_i_3 
       (.I0(p_1_in_0[4]),
        .I1(p_0_in[4]),
        .I2(\ldf_rd_data_cr_reg_n_0_[4] ),
        .I3(ppi_cntr[1]),
        .I4(ppi_cntr[0]),
        .I5(\ldf_rd_data_cr_reg_n_0_[12] ),
        .O(\ldf_rd_data_cr_reg[20]_0 ));
  LUT5 #(
    .INIT(32'hCCCDCCFD)) 
    \dl0_txdatahs[5]_INST_0 
       (.I0(\dl0_txdatahs[5]_INST_0_i_1_n_0 ),
        .I1(\dl0_txdatahs[5] ),
        .I2(active_lanes[1]),
        .I3(active_lanes[0]),
        .I4(\dl0_txdatahs[5]_0 ),
        .O(dl0_txdatahs[2]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \dl0_txdatahs[5]_INST_0_i_1 
       (.I0(p_1_in_0[5]),
        .I1(p_0_in[5]),
        .I2(\ldf_rd_data_cr_reg_n_0_[5] ),
        .I3(ppi_cntr[1]),
        .I4(ppi_cntr[0]),
        .I5(\ldf_rd_data_cr_reg_n_0_[13] ),
        .O(\dl0_txdatahs[5]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hCCCDCCFD)) 
    \dl0_txdatahs[6]_INST_0 
       (.I0(\dl0_txdatahs[6]_INST_0_i_1_n_0 ),
        .I1(\dl0_txdatahs[6] ),
        .I2(active_lanes[1]),
        .I3(active_lanes[0]),
        .I4(\dl0_txdatahs[6]_0 ),
        .O(dl0_txdatahs[3]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \dl0_txdatahs[6]_INST_0_i_1 
       (.I0(p_1_in_0[6]),
        .I1(p_0_in[6]),
        .I2(\ldf_rd_data_cr_reg_n_0_[6] ),
        .I3(ppi_cntr[1]),
        .I4(ppi_cntr[0]),
        .I5(\ldf_rd_data_cr_reg_n_0_[14] ),
        .O(\dl0_txdatahs[6]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCDCCFD)) 
    \dl0_txdatahs[7]_INST_0 
       (.I0(\dl0_txdatahs[7]_INST_0_i_1_n_0 ),
        .I1(\dl0_txdatahs[7] ),
        .I2(active_lanes[1]),
        .I3(active_lanes[0]),
        .I4(\dl0_txdatahs[7]_0 ),
        .O(dl0_txdatahs[4]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \dl0_txdatahs[7]_INST_0_i_1 
       (.I0(p_1_in_0[7]),
        .I1(p_0_in[7]),
        .I2(\ldf_rd_data_cr_reg_n_0_[7] ),
        .I3(ppi_cntr[1]),
        .I4(ppi_cntr[0]),
        .I5(\ldf_rd_data_cr_reg_n_0_[15] ),
        .O(\dl0_txdatahs[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888CCCCC000)) 
    dl0_txrequesths_r_i_1
       (.I0(\byte_en_r_reg_n_0_[0] ),
        .I1(ppi_clk_rst_n),
        .I2(ldf_rd_en_r1),
        .I3(cl_txclkactive_r),
        .I4(dl0_txrequesths_r_i_2__0_n_0),
        .I5(dl0_txrequesths_one_lane_w),
        .O(dl0_txrequesths_r_i_1_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    dl0_txrequesths_r_i_2__0
       (.I0(active_lanes[0]),
        .I1(active_lanes[1]),
        .I2(disable_rd_en_r),
        .I3(cl_txclkactive_r1),
        .I4(cl_txclkactive_r),
        .O(dl0_txrequesths_r_i_2__0_n_0));
  FDRE dl0_txrequesths_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dl0_txrequesths_r_i_1_n_0),
        .Q(dl0_txrequesths_one_lane_w),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000ABFFABAB)) 
    last_transfr_en_r_i_1
       (.I0(last_transfr_en_r),
        .I1(last_transfr_en_r_i_2_n_0),
        .I2(\gen_rd_b.doutb_reg_reg[35] ),
        .I3(\byte_en_r[3]_i_4_n_0 ),
        .I4(last_transfr_en_r_i_3_n_0),
        .I5(SR),
        .O(last_transfr_en_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h7777777777077777)) 
    last_transfr_en_r_i_2
       (.I0(ldf_rd_en_r0),
        .I1(dl0_txrequesths_one_lane_w),
        .I2(cl_txclkactive_r),
        .I3(cl_txclkactive_r1),
        .I4(disable_rd_en_r),
        .I5(\byte_en_r[3]_i_5_n_0 ),
        .O(last_transfr_en_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    last_transfr_en_r_i_3
       (.I0(cl_txclkactive_r),
        .I1(ldf_rd_en_r1),
        .I2(dl0_txrequesths_one_lane_w),
        .O(last_transfr_en_r_i_3_n_0));
  FDRE last_transfr_en_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(last_transfr_en_r_i_1_n_0),
        .Q(last_transfr_en_r),
        .R(1'b0));
  FDRE \ldf_rd_data_cr_reg[0] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[0]),
        .Q(\ldf_rd_data_cr_reg_n_0_[0] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[10] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[10]),
        .Q(\ldf_rd_data_cr_reg_n_0_[10] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[11] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[11]),
        .Q(\ldf_rd_data_cr_reg_n_0_[11] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[12] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[12]),
        .Q(\ldf_rd_data_cr_reg_n_0_[12] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[13] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[13]),
        .Q(\ldf_rd_data_cr_reg_n_0_[13] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[14] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[14]),
        .Q(\ldf_rd_data_cr_reg_n_0_[14] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[15] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[15]),
        .Q(\ldf_rd_data_cr_reg_n_0_[15] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[16] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[16]),
        .Q(p_1_in_0[0]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[17] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[17]),
        .Q(p_1_in_0[1]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[18] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[18]),
        .Q(p_1_in_0[2]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[19] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[19]),
        .Q(p_1_in_0[3]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[1] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[1]),
        .Q(\ldf_rd_data_cr_reg_n_0_[1] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[20] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[20]),
        .Q(p_1_in_0[4]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[21] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[21]),
        .Q(p_1_in_0[5]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[22] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[22]),
        .Q(p_1_in_0[6]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[23] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[23]),
        .Q(p_1_in_0[7]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[24] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[24]),
        .Q(p_0_in[0]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[25] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[25]),
        .Q(p_0_in[1]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[26] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[26]),
        .Q(p_0_in[2]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[27] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[27]),
        .Q(p_0_in[3]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[28] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[28]),
        .Q(p_0_in[4]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[29] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[29]),
        .Q(p_0_in[5]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[2] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[2]),
        .Q(\ldf_rd_data_cr_reg_n_0_[2] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[30] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[30]),
        .Q(p_0_in[6]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[31] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[31]),
        .Q(p_0_in[7]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[32] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[32]),
        .Q(p_2_in[0]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[33] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[33]),
        .Q(p_2_in[1]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[34] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[34]),
        .Q(p_2_in[2]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[35] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[35]),
        .Q(p_2_in[3]),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[3] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[3]),
        .Q(\ldf_rd_data_cr_reg_n_0_[3] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[4] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[4]),
        .Q(\ldf_rd_data_cr_reg_n_0_[4] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[5] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[5]),
        .Q(\ldf_rd_data_cr_reg_n_0_[5] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[6] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[6]),
        .Q(\ldf_rd_data_cr_reg_n_0_[6] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[7] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[7]),
        .Q(\ldf_rd_data_cr_reg_n_0_[7] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[8] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[8]),
        .Q(\ldf_rd_data_cr_reg_n_0_[8] ),
        .R(disable_rd_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[9] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[9]),
        .Q(\ldf_rd_data_cr_reg_n_0_[9] ),
        .R(disable_rd_en_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ldf_rd_en_INST_0_i_3
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .I2(disable_rd_en_r),
        .I3(last_transfr_en_r),
        .I4(ldf_rd_en_r0_reg_0),
        .O(ldf_rd_en_one_lane_w));
  LUT4 #(
    .INIT(16'h8000)) 
    ldf_rd_en_INST_0_i_6
       (.I0(ldf_rd_data[35]),
        .I1(ldf_rd_data[32]),
        .I2(ldf_rd_data[33]),
        .I3(ldf_rd_data[34]),
        .O(\gen_rd_b.doutb_reg_reg[35] ));
  FDRE ldf_rd_en_r0_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_rd_en_one_lane_w),
        .Q(ldf_rd_en_r0),
        .R(disable_rd_en_r_reg_0));
  FDRE ldf_rd_en_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_rd_en_r0),
        .Q(ldf_rd_en_r1),
        .R(disable_rd_en_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ppi_cntr[0]_i_1 
       (.I0(ppi_cntr[0]),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ppi_cntr[1]_i_1 
       (.I0(dl0_txrequesths_one_lane_w),
        .I1(dl0_txreadyhs),
        .O(p_18_in));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ppi_cntr[1]_i_2 
       (.I0(ppi_cntr[0]),
        .I1(ppi_cntr[1]),
        .O(p_1_in[1]));
  FDRE \ppi_cntr_reg[0] 
       (.C(ppi_clk),
        .CE(p_18_in),
        .D(p_1_in[0]),
        .Q(ppi_cntr[0]),
        .R(SR));
  FDRE \ppi_cntr_reg[1] 
       (.C(ppi_clk),
        .CE(p_18_in),
        .D(p_1_in[1]),
        .Q(ppi_cntr[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h80FF80FF00FF0000)) 
    strm_fifo_under_run_r_i_2
       (.I0(dl0_txreadyhs),
        .I1(dl0_txrequesths_one_lane_w),
        .I2(strm_fifo_under_run_r_i_3_n_0),
        .I3(strm_fifo_under_run_r_reg),
        .I4(ldf_empty_r),
        .I5(ldf_empty_c),
        .O(strm_fifo_under_run_s));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    strm_fifo_under_run_r_i_3
       (.I0(last_transfr_en_r),
        .I1(disable_rd_en_r),
        .I2(active_lanes[0]),
        .I3(active_lanes[1]),
        .O(strm_fifo_under_run_r_i_3_n_0));
endmodule

(* CRC_INS = "3'b011" *) (* C_CSI_CRC_ENABLE = "1" *) (* C_IS_EVAL = "0" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* EXTRA_CHK = "3'b100" *) (* LP_END = "3'b010" *) 
(* LP_IN_PRGS = "3'b001" *) (* LP_WAIT = "3'b000" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer
   (ppi_clk,
    ppi_clk_rst_n,
    cdf_rd_data,
    cdf_empty,
    cdf_rd_en,
    ldf_fifo_full,
    ldf_data_count,
    ldf_wr_data,
    ldf_wr_en);
  input ppi_clk;
  input ppi_clk_rst_n;
  input [33:0]cdf_rd_data;
  input cdf_empty;
  output cdf_rd_en;
  input ldf_fifo_full;
  input [4:0]ldf_data_count;
  output [35:0]ldf_wr_data;
  output ldf_wr_en;

  wire \FSM_onehot_packtzr_fsm_r[0]_i_1_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[0]_i_2_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[1]_i_1_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[2]_i_1_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[2]_i_2_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[3]_i_1_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[3]_i_2_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[3]_i_6_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[3]_i_7_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[4]_i_10_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[4]_i_11_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[4]_i_12_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[4]_i_13_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[4]_i_1_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[4]_i_5_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[4]_i_8_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r[4]_i_9_n_0 ;
  wire \FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ;
  wire cdf_empty;
  wire [33:0]cdf_rd_data;
  wire \cdf_rd_data_cr_reg_n_0_[0] ;
  wire \cdf_rd_data_cr_reg_n_0_[10] ;
  wire \cdf_rd_data_cr_reg_n_0_[11] ;
  wire \cdf_rd_data_cr_reg_n_0_[12] ;
  wire \cdf_rd_data_cr_reg_n_0_[13] ;
  wire \cdf_rd_data_cr_reg_n_0_[14] ;
  wire \cdf_rd_data_cr_reg_n_0_[15] ;
  wire \cdf_rd_data_cr_reg_n_0_[16] ;
  wire \cdf_rd_data_cr_reg_n_0_[17] ;
  wire \cdf_rd_data_cr_reg_n_0_[18] ;
  wire \cdf_rd_data_cr_reg_n_0_[19] ;
  wire \cdf_rd_data_cr_reg_n_0_[1] ;
  wire \cdf_rd_data_cr_reg_n_0_[20] ;
  wire \cdf_rd_data_cr_reg_n_0_[21] ;
  wire \cdf_rd_data_cr_reg_n_0_[22] ;
  wire \cdf_rd_data_cr_reg_n_0_[23] ;
  wire \cdf_rd_data_cr_reg_n_0_[24] ;
  wire \cdf_rd_data_cr_reg_n_0_[25] ;
  wire \cdf_rd_data_cr_reg_n_0_[26] ;
  wire \cdf_rd_data_cr_reg_n_0_[27] ;
  wire \cdf_rd_data_cr_reg_n_0_[28] ;
  wire \cdf_rd_data_cr_reg_n_0_[29] ;
  wire \cdf_rd_data_cr_reg_n_0_[2] ;
  wire \cdf_rd_data_cr_reg_n_0_[30] ;
  wire \cdf_rd_data_cr_reg_n_0_[31] ;
  wire \cdf_rd_data_cr_reg_n_0_[3] ;
  wire \cdf_rd_data_cr_reg_n_0_[4] ;
  wire \cdf_rd_data_cr_reg_n_0_[5] ;
  wire \cdf_rd_data_cr_reg_n_0_[6] ;
  wire \cdf_rd_data_cr_reg_n_0_[7] ;
  wire \cdf_rd_data_cr_reg_n_0_[8] ;
  wire \cdf_rd_data_cr_reg_n_0_[9] ;
  wire cdf_rd_en;
  wire cdf_rd_en_INST_0_i_10_n_0;
  wire cdf_rd_en_INST_0_i_11_n_0;
  wire cdf_rd_en_INST_0_i_1_n_0;
  wire cdf_rd_en_INST_0_i_3_n_0;
  wire cdf_rd_en_INST_0_i_4_n_0;
  wire cdf_rd_en_INST_0_i_5_n_0;
  wire cdf_rd_en_INST_0_i_6_n_0;
  wire cdf_rd_en_INST_0_i_7_n_0;
  wire cdf_rd_en_INST_0_i_8_n_0;
  wire cdf_rd_en_INST_0_i_9_n_0;
  wire cdf_rd_en_r0;
  wire cdf_rd_en_r1;
  wire [1:1]crc_en_c;
  wire crc_valid_c;
  wire disable_rd_en_c19_out;
  wire extra_valid_c;
  wire extra_valid_r;
  wire header_data1;
  wire [4:0]ldf_data_count;
  wire ldf_fifo_full;
  wire [35:0]ldf_wr_data;
  wire [35:0]ldf_wr_data_c;
  wire \ldf_wr_data_r[24]_i_2_n_0 ;
  wire \ldf_wr_data_r[24]_i_3_n_0 ;
  wire \ldf_wr_data_r[24]_i_5_n_0 ;
  wire \ldf_wr_data_r[24]_i_6_n_0 ;
  wire \ldf_wr_data_r[25]_i_2_n_0 ;
  wire \ldf_wr_data_r[25]_i_3_n_0 ;
  wire \ldf_wr_data_r[25]_i_5_n_0 ;
  wire \ldf_wr_data_r[26]_i_2_n_0 ;
  wire \ldf_wr_data_r[26]_i_4_n_0 ;
  wire \ldf_wr_data_r[26]_i_5_n_0 ;
  wire \ldf_wr_data_r[27]_i_2_n_0 ;
  wire \ldf_wr_data_r[27]_i_4_n_0 ;
  wire \ldf_wr_data_r[28]_i_2_n_0 ;
  wire \ldf_wr_data_r[28]_i_4_n_0 ;
  wire \ldf_wr_data_r[29]_i_2_n_0 ;
  wire \ldf_wr_data_r[29]_i_4_n_0 ;
  wire \ldf_wr_data_r[29]_i_5_n_0 ;
  wire \ldf_wr_data_r[29]_i_6_n_0 ;
  wire \ldf_wr_data_r[33]_i_3_n_0 ;
  wire \ldf_wr_data_r[33]_i_4_n_0 ;
  wire \ldf_wr_data_r[33]_i_5_n_0 ;
  wire \ldf_wr_data_r[33]_i_6_n_0 ;
  wire ldf_wr_en;
  wire ldf_wr_en_c;
  wire ldf_wr_en_c2;
  wire ldf_wr_en_c3;
  wire ldf_wr_en_c30_in;
  wire ldf_wr_en_r_i_5_n_0;
  wire ldf_wr_en_r_i_6_n_0;
  wire ldf_wr_en_r_i_7_n_0;
  wire ldf_wr_en_r_i_8_n_0;
  wire ldf_wr_en_r_i_9_n_0;
  wire lg_pkt_rem_wc_r013_out;
  wire \lg_pkt_rem_wc_r0[10]_i_2_n_0 ;
  wire \lg_pkt_rem_wc_r0[11]_i_2_n_0 ;
  wire \lg_pkt_rem_wc_r0[12]_i_2_n_0 ;
  wire \lg_pkt_rem_wc_r0[15]_i_1_n_0 ;
  wire \lg_pkt_rem_wc_r0[15]_i_2_n_0 ;
  wire \lg_pkt_rem_wc_r0[15]_i_5_n_0 ;
  wire \lg_pkt_rem_wc_r0[6]_i_2_n_0 ;
  wire \lg_pkt_rem_wc_r0[7]_i_2_n_0 ;
  wire [15:0]lg_pkt_rem_wc_r0_reg;
  wire [15:0]lg_pkt_rem_wc_r1;
  wire p_0_in;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire [15:0]p_0_in__0;
  wire p_1_in;
  wire p_1_in2_in;
  wire p_1_in6_in;
  wire p_20_in;
  wire packtzr_fsm_r1;
  wire packtzr_fsm_r114_out;
  wire packtzr_fsm_r116_out;
  wire packtzr_fsm_r119_out;
  wire packtzr_fsm_r121_out;
  wire \packtzr_fsm_r1_reg_n_0_[1] ;
  wire \packtzr_fsm_r1_reg_n_0_[2] ;
  wire packtzr_fsm_r217_in;
  wire packtzr_fsm_r3;
  wire [1:1]packtzr_fsm_r_reg;
  wire ppi_clk;
  wire ppi_clk_rst_n;
  wire u_mipi_csi_tx_ctrl_v1_0_crc_n_32;
  wire u_mipi_csi_tx_ctrl_v1_0_crc_n_33;
  wire u_mipi_csi_tx_ctrl_v1_0_crc_n_34;
  wire u_mipi_csi_tx_ctrl_v1_0_crc_n_35;
  wire zero_pkt_crc_valid_r_i_1_n_0;
  wire zero_pkt_crc_valid_r_reg_n_0;

  LUT5 #(
    .INIT(32'hE0E0FFE0)) 
    \FSM_onehot_packtzr_fsm_r[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I2(\FSM_onehot_packtzr_fsm_r[0]_i_2_n_0 ),
        .I3(p_1_in2_in),
        .I4(extra_valid_c),
        .O(\FSM_onehot_packtzr_fsm_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_packtzr_fsm_r[0]_i_2 
       (.I0(packtzr_fsm_r121_out),
        .I1(packtzr_fsm_r119_out),
        .I2(packtzr_fsm_r1),
        .O(\FSM_onehot_packtzr_fsm_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_onehot_packtzr_fsm_r[1]_i_1 
       (.I0(\packtzr_fsm_r1_reg_n_0_[1] ),
        .I1(\packtzr_fsm_r1_reg_n_0_[2] ),
        .I2(p_1_in2_in),
        .I3(cdf_rd_en_r1),
        .O(\FSM_onehot_packtzr_fsm_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    \FSM_onehot_packtzr_fsm_r[2]_i_1 
       (.I0(\FSM_onehot_packtzr_fsm_r[2]_i_2_n_0 ),
        .I1(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I2(packtzr_fsm_r1),
        .I3(p_0_in),
        .O(\FSM_onehot_packtzr_fsm_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFF002000)) 
    \FSM_onehot_packtzr_fsm_r[2]_i_2 
       (.I0(p_1_in6_in),
        .I1(packtzr_fsm_r116_out),
        .I2(p_0_in5_in),
        .I3(cdf_rd_en_r1),
        .I4(p_0_in4_in),
        .O(\FSM_onehot_packtzr_fsm_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0FFE0)) 
    \FSM_onehot_packtzr_fsm_r[3]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I2(\FSM_onehot_packtzr_fsm_r[3]_i_2_n_0 ),
        .I3(p_0_in5_in),
        .I4(packtzr_fsm_r114_out),
        .I5(packtzr_fsm_r116_out),
        .O(\FSM_onehot_packtzr_fsm_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_packtzr_fsm_r[3]_i_2 
       (.I0(packtzr_fsm_r119_out),
        .I1(packtzr_fsm_r1),
        .O(\FSM_onehot_packtzr_fsm_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_packtzr_fsm_r[3]_i_3 
       (.I0(cdf_rd_en_r1),
        .I1(p_1_in6_in),
        .O(packtzr_fsm_r114_out));
  LUT6 #(
    .INIT(64'h5557000000000000)) 
    \FSM_onehot_packtzr_fsm_r[3]_i_4 
       (.I0(lg_pkt_rem_wc_r0_reg[3]),
        .I1(lg_pkt_rem_wc_r0_reg[2]),
        .I2(lg_pkt_rem_wc_r0_reg[1]),
        .I3(lg_pkt_rem_wc_r0_reg[0]),
        .I4(cdf_rd_en_r1),
        .I5(packtzr_fsm_r3),
        .O(packtzr_fsm_r116_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_packtzr_fsm_r[3]_i_5 
       (.I0(lg_pkt_rem_wc_r0_reg[13]),
        .I1(lg_pkt_rem_wc_r0_reg[12]),
        .I2(lg_pkt_rem_wc_r0_reg[14]),
        .I3(lg_pkt_rem_wc_r0_reg[15]),
        .I4(\FSM_onehot_packtzr_fsm_r[3]_i_6_n_0 ),
        .I5(\FSM_onehot_packtzr_fsm_r[3]_i_7_n_0 ),
        .O(packtzr_fsm_r3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_packtzr_fsm_r[3]_i_6 
       (.I0(lg_pkt_rem_wc_r0_reg[6]),
        .I1(lg_pkt_rem_wc_r0_reg[7]),
        .I2(lg_pkt_rem_wc_r0_reg[4]),
        .I3(lg_pkt_rem_wc_r0_reg[5]),
        .O(\FSM_onehot_packtzr_fsm_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_packtzr_fsm_r[3]_i_7 
       (.I0(lg_pkt_rem_wc_r0_reg[10]),
        .I1(lg_pkt_rem_wc_r0_reg[11]),
        .I2(lg_pkt_rem_wc_r0_reg[8]),
        .I3(lg_pkt_rem_wc_r0_reg[9]),
        .O(\FSM_onehot_packtzr_fsm_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FF04FF04FF00)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_1 
       (.I0(packtzr_fsm_r119_out),
        .I1(packtzr_fsm_r121_out),
        .I2(packtzr_fsm_r1),
        .I3(\FSM_onehot_packtzr_fsm_r[4]_i_5_n_0 ),
        .I4(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I5(p_0_in),
        .O(\FSM_onehot_packtzr_fsm_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_10 
       (.I0(\cdf_rd_data_cr_reg_n_0_[21] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[20] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[22] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[23] ),
        .I4(\FSM_onehot_packtzr_fsm_r[4]_i_13_n_0 ),
        .O(\FSM_onehot_packtzr_fsm_r[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_11 
       (.I0(\cdf_rd_data_cr_reg_n_0_[12] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[11] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[15] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[16] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[13] ),
        .I5(\cdf_rd_data_cr_reg_n_0_[14] ),
        .O(\FSM_onehot_packtzr_fsm_r[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEEE)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_12 
       (.I0(\cdf_rd_data_cr_reg_n_0_[22] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[21] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[10] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[9] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[8] ),
        .I5(\cdf_rd_data_cr_reg_n_0_[23] ),
        .O(\FSM_onehot_packtzr_fsm_r[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_13 
       (.I0(\cdf_rd_data_cr_reg_n_0_[18] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[19] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[16] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[17] ),
        .O(\FSM_onehot_packtzr_fsm_r[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h0000A800)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_2 
       (.I0(packtzr_fsm_r217_in),
        .I1(cdf_rd_en_r1),
        .I2(extra_valid_r),
        .I3(\cdf_rd_data_cr_reg_n_0_[31] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[30] ),
        .O(packtzr_fsm_r119_out));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_3 
       (.I0(cdf_rd_en_INST_0_i_6_n_0),
        .I1(cdf_rd_en_r1),
        .I2(extra_valid_r),
        .I3(\cdf_rd_data_cr_reg_n_0_[31] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[30] ),
        .O(packtzr_fsm_r121_out));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_4 
       (.I0(p_20_in),
        .I1(\FSM_onehot_packtzr_fsm_r[4]_i_8_n_0 ),
        .I2(\FSM_onehot_packtzr_fsm_r[4]_i_9_n_0 ),
        .I3(\cdf_rd_data_cr_reg_n_0_[11] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[10] ),
        .I5(\FSM_onehot_packtzr_fsm_r[4]_i_10_n_0 ),
        .O(packtzr_fsm_r1));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_5 
       (.I0(packtzr_fsm_r116_out),
        .I1(p_0_in5_in),
        .I2(cdf_rd_en_r1),
        .I3(p_0_in4_in),
        .O(\FSM_onehot_packtzr_fsm_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_6 
       (.I0(\FSM_onehot_packtzr_fsm_r[4]_i_11_n_0 ),
        .I1(\FSM_onehot_packtzr_fsm_r[4]_i_12_n_0 ),
        .I2(\cdf_rd_data_cr_reg_n_0_[18] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[17] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[20] ),
        .I5(\cdf_rd_data_cr_reg_n_0_[19] ),
        .O(packtzr_fsm_r217_in));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_7 
       (.I0(\cdf_rd_data_cr_reg_n_0_[30] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[31] ),
        .I2(extra_valid_r),
        .I3(cdf_rd_en_r1),
        .O(p_20_in));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_8 
       (.I0(\cdf_rd_data_cr_reg_n_0_[14] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[15] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[12] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[13] ),
        .O(\FSM_onehot_packtzr_fsm_r[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_packtzr_fsm_r[4]_i_9 
       (.I0(\cdf_rd_data_cr_reg_n_0_[9] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[8] ),
        .O(\FSM_onehot_packtzr_fsm_r[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00010,iSTATE0:00100,iSTATE1:01000,iSTATE2:00001,iSTATE3:10000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_packtzr_fsm_r_reg[0] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\FSM_onehot_packtzr_fsm_r[0]_i_1_n_0 ),
        .Q(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .S(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  (* FSM_ENCODED_STATES = "iSTATE:00010,iSTATE0:00100,iSTATE1:01000,iSTATE2:00001,iSTATE3:10000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_packtzr_fsm_r_reg[1] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\FSM_onehot_packtzr_fsm_r[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  (* FSM_ENCODED_STATES = "iSTATE:00010,iSTATE0:00100,iSTATE1:01000,iSTATE2:00001,iSTATE3:10000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_packtzr_fsm_r_reg[2] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\FSM_onehot_packtzr_fsm_r[2]_i_1_n_0 ),
        .Q(p_1_in2_in),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  (* FSM_ENCODED_STATES = "iSTATE:00010,iSTATE0:00100,iSTATE1:01000,iSTATE2:00001,iSTATE3:10000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_packtzr_fsm_r_reg[3] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\FSM_onehot_packtzr_fsm_r[3]_i_1_n_0 ),
        .Q(p_0_in5_in),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  (* FSM_ENCODED_STATES = "iSTATE:00010,iSTATE0:00100,iSTATE1:01000,iSTATE2:00001,iSTATE3:10000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_packtzr_fsm_r_reg[4] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\FSM_onehot_packtzr_fsm_r[4]_i_1_n_0 ),
        .Q(p_0_in4_in),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[0] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[0]),
        .Q(\cdf_rd_data_cr_reg_n_0_[0] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[10] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[10]),
        .Q(\cdf_rd_data_cr_reg_n_0_[10] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[11] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[11]),
        .Q(\cdf_rd_data_cr_reg_n_0_[11] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[12] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[12]),
        .Q(\cdf_rd_data_cr_reg_n_0_[12] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[13] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[13]),
        .Q(\cdf_rd_data_cr_reg_n_0_[13] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[14] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[14]),
        .Q(\cdf_rd_data_cr_reg_n_0_[14] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[15] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[15]),
        .Q(\cdf_rd_data_cr_reg_n_0_[15] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[16] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[16]),
        .Q(\cdf_rd_data_cr_reg_n_0_[16] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[17] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[17]),
        .Q(\cdf_rd_data_cr_reg_n_0_[17] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[18] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[18]),
        .Q(\cdf_rd_data_cr_reg_n_0_[18] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[19] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[19]),
        .Q(\cdf_rd_data_cr_reg_n_0_[19] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[1] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[1]),
        .Q(\cdf_rd_data_cr_reg_n_0_[1] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[20] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[20]),
        .Q(\cdf_rd_data_cr_reg_n_0_[20] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[21] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[21]),
        .Q(\cdf_rd_data_cr_reg_n_0_[21] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[22] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[22]),
        .Q(\cdf_rd_data_cr_reg_n_0_[22] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[23] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[23]),
        .Q(\cdf_rd_data_cr_reg_n_0_[23] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[24] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[24]),
        .Q(\cdf_rd_data_cr_reg_n_0_[24] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[25] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[25]),
        .Q(\cdf_rd_data_cr_reg_n_0_[25] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[26] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[26]),
        .Q(\cdf_rd_data_cr_reg_n_0_[26] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[27] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[27]),
        .Q(\cdf_rd_data_cr_reg_n_0_[27] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[28] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[28]),
        .Q(\cdf_rd_data_cr_reg_n_0_[28] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[29] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[29]),
        .Q(\cdf_rd_data_cr_reg_n_0_[29] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[2] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[2]),
        .Q(\cdf_rd_data_cr_reg_n_0_[2] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[30] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[30]),
        .Q(\cdf_rd_data_cr_reg_n_0_[30] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[31] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[31]),
        .Q(\cdf_rd_data_cr_reg_n_0_[31] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[32] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[32]),
        .Q(p_1_in6_in),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[3] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[3]),
        .Q(\cdf_rd_data_cr_reg_n_0_[3] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[4] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[4]),
        .Q(\cdf_rd_data_cr_reg_n_0_[4] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[5] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[5]),
        .Q(\cdf_rd_data_cr_reg_n_0_[5] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[6] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[6]),
        .Q(\cdf_rd_data_cr_reg_n_0_[6] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[7] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[7]),
        .Q(\cdf_rd_data_cr_reg_n_0_[7] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[8] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[8]),
        .Q(\cdf_rd_data_cr_reg_n_0_[8] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \cdf_rd_data_cr_reg[9] 
       (.C(ppi_clk),
        .CE(cdf_rd_en_r0),
        .D(cdf_rd_data[9]),
        .Q(\cdf_rd_data_cr_reg_n_0_[9] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  LUT5 #(
    .INIT(32'h00000002)) 
    cdf_rd_en_INST_0
       (.I0(cdf_rd_en_INST_0_i_1_n_0),
        .I1(disable_rd_en_c19_out),
        .I2(cdf_rd_en_INST_0_i_3_n_0),
        .I3(ldf_fifo_full),
        .I4(cdf_empty),
        .O(cdf_rd_en));
  LUT4 #(
    .INIT(16'hF1FF)) 
    cdf_rd_en_INST_0_i_1
       (.I0(ldf_data_count[1]),
        .I1(ldf_data_count[2]),
        .I2(ldf_data_count[4]),
        .I3(ldf_data_count[3]),
        .O(cdf_rd_en_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    cdf_rd_en_INST_0_i_10
       (.I0(\cdf_rd_data_cr_reg_n_0_[13] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[14] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[11] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[12] ),
        .O(cdf_rd_en_INST_0_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cdf_rd_en_INST_0_i_11
       (.I0(\cdf_rd_data_cr_reg_n_0_[22] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[20] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[19] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[23] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[21] ),
        .O(cdf_rd_en_INST_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hAEAEAE0000000000)) 
    cdf_rd_en_INST_0_i_2
       (.I0(p_1_in6_in),
        .I1(cdf_rd_en_INST_0_i_4_n_0),
        .I2(cdf_rd_en_INST_0_i_5_n_0),
        .I3(p_0_in5_in),
        .I4(p_0_in4_in),
        .I5(cdf_rd_en_r0),
        .O(disable_rd_en_c19_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    cdf_rd_en_INST_0_i_3
       (.I0(\cdf_rd_data_cr_reg_n_0_[30] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[31] ),
        .I2(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I3(cdf_rd_en_r1),
        .I4(cdf_rd_en_INST_0_i_6_n_0),
        .I5(p_1_in2_in),
        .O(cdf_rd_en_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'h01FF)) 
    cdf_rd_en_INST_0_i_4
       (.I0(lg_pkt_rem_wc_r0_reg[0]),
        .I1(lg_pkt_rem_wc_r0_reg[1]),
        .I2(lg_pkt_rem_wc_r0_reg[2]),
        .I3(lg_pkt_rem_wc_r0_reg[3]),
        .O(cdf_rd_en_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    cdf_rd_en_INST_0_i_5
       (.I0(lg_pkt_rem_wc_r0_reg[6]),
        .I1(lg_pkt_rem_wc_r0_reg[7]),
        .I2(lg_pkt_rem_wc_r0_reg[4]),
        .I3(lg_pkt_rem_wc_r0_reg[5]),
        .I4(cdf_rd_en_INST_0_i_7_n_0),
        .I5(cdf_rd_en_INST_0_i_8_n_0),
        .O(cdf_rd_en_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    cdf_rd_en_INST_0_i_6
       (.I0(\cdf_rd_data_cr_reg_n_0_[10] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[9] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[8] ),
        .I3(cdf_rd_en_INST_0_i_9_n_0),
        .I4(cdf_rd_en_INST_0_i_10_n_0),
        .I5(cdf_rd_en_INST_0_i_11_n_0),
        .O(cdf_rd_en_INST_0_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cdf_rd_en_INST_0_i_7
       (.I0(lg_pkt_rem_wc_r0_reg[13]),
        .I1(lg_pkt_rem_wc_r0_reg[12]),
        .I2(lg_pkt_rem_wc_r0_reg[15]),
        .I3(lg_pkt_rem_wc_r0_reg[14]),
        .O(cdf_rd_en_INST_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    cdf_rd_en_INST_0_i_8
       (.I0(lg_pkt_rem_wc_r0_reg[9]),
        .I1(lg_pkt_rem_wc_r0_reg[8]),
        .I2(lg_pkt_rem_wc_r0_reg[11]),
        .I3(lg_pkt_rem_wc_r0_reg[10]),
        .O(cdf_rd_en_INST_0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    cdf_rd_en_INST_0_i_9
       (.I0(\cdf_rd_data_cr_reg_n_0_[17] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[18] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[15] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[16] ),
        .O(cdf_rd_en_INST_0_i_9_n_0));
  FDRE cdf_rd_en_r0_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(cdf_rd_en),
        .Q(cdf_rd_en_r0),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE cdf_rd_en_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(cdf_rd_en_r0),
        .Q(cdf_rd_en_r1),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    extra_valid_r_i_1
       (.I0(cdf_rd_en_r1),
        .I1(p_1_in2_in),
        .I2(\packtzr_fsm_r1_reg_n_0_[2] ),
        .I3(\packtzr_fsm_r1_reg_n_0_[1] ),
        .O(extra_valid_c));
  FDRE extra_valid_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(extra_valid_c),
        .Q(extra_valid_r),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  LUT6 #(
    .INIT(64'h96696996F0F0F0F0)) 
    \ldf_wr_data_r[24]_i_2 
       (.I0(\cdf_rd_data_cr_reg_n_0_[10] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[0] ),
        .I2(\ldf_wr_data_r[24]_i_5_n_0 ),
        .I3(\cdf_rd_data_cr_reg_n_0_[11] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[5] ),
        .I5(p_1_in),
        .O(\ldf_wr_data_r[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    \ldf_wr_data_r[24]_i_3 
       (.I0(\cdf_rd_data_cr_reg_n_0_[21] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[20] ),
        .I2(p_1_in),
        .I3(\cdf_rd_data_cr_reg_n_0_[23] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[22] ),
        .I5(\ldf_wr_data_r[24]_i_6_n_0 ),
        .O(\ldf_wr_data_r[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h66666000)) 
    \ldf_wr_data_r[24]_i_5 
       (.I0(\cdf_rd_data_cr_reg_n_0_[7] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[4] ),
        .I2(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I3(cdf_rd_en_r1),
        .I4(p_0_in),
        .O(\ldf_wr_data_r[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h60909060)) 
    \ldf_wr_data_r[24]_i_6 
       (.I0(\cdf_rd_data_cr_reg_n_0_[13] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[2] ),
        .I2(p_1_in),
        .I3(\cdf_rd_data_cr_reg_n_0_[1] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[16] ),
        .O(\ldf_wr_data_r[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h84487BB77BB78448)) 
    \ldf_wr_data_r[25]_i_2 
       (.I0(\cdf_rd_data_cr_reg_n_0_[6] ),
        .I1(p_1_in),
        .I2(\cdf_rd_data_cr_reg_n_0_[8] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[12] ),
        .I4(\ldf_wr_data_r[25]_i_5_n_0 ),
        .I5(\ldf_wr_data_r[29]_i_6_n_0 ),
        .O(\ldf_wr_data_r[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9696969696000000)) 
    \ldf_wr_data_r[25]_i_3 
       (.I0(\cdf_rd_data_cr_reg_n_0_[20] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[21] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[3] ),
        .I3(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I4(cdf_rd_en_r1),
        .I5(p_0_in),
        .O(\ldf_wr_data_r[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h60909060)) 
    \ldf_wr_data_r[25]_i_5 
       (.I0(\cdf_rd_data_cr_reg_n_0_[0] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[1] ),
        .I2(p_1_in),
        .I3(\cdf_rd_data_cr_reg_n_0_[4] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[10] ),
        .O(\ldf_wr_data_r[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h28D7D728)) 
    \ldf_wr_data_r[26]_i_2 
       (.I0(p_1_in),
        .I1(\cdf_rd_data_cr_reg_n_0_[15] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[9] ),
        .I3(\ldf_wr_data_r[26]_i_4_n_0 ),
        .I4(\ldf_wr_data_r[25]_i_3_n_0 ),
        .O(\ldf_wr_data_r[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h96696996F0F0F0F0)) 
    \ldf_wr_data_r[26]_i_4 
       (.I0(\cdf_rd_data_cr_reg_n_0_[2] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[12] ),
        .I2(\ldf_wr_data_r[26]_i_5_n_0 ),
        .I3(\cdf_rd_data_cr_reg_n_0_[22] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[0] ),
        .I5(p_1_in),
        .O(\ldf_wr_data_r[26]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h66666000)) 
    \ldf_wr_data_r[26]_i_5 
       (.I0(\cdf_rd_data_cr_reg_n_0_[11] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[5] ),
        .I2(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I3(cdf_rd_en_r1),
        .I4(p_0_in),
        .O(\ldf_wr_data_r[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA66A59955995A66A)) 
    \ldf_wr_data_r[27]_i_2 
       (.I0(\ldf_wr_data_r[29]_i_4_n_0 ),
        .I1(p_1_in),
        .I2(\cdf_rd_data_cr_reg_n_0_[2] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[8] ),
        .I4(\ldf_wr_data_r[27]_i_4_n_0 ),
        .I5(\ldf_wr_data_r[25]_i_3_n_0 ),
        .O(\ldf_wr_data_r[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h60909060)) 
    \ldf_wr_data_r[27]_i_4 
       (.I0(\cdf_rd_data_cr_reg_n_0_[23] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[13] ),
        .I2(p_1_in),
        .I3(\cdf_rd_data_cr_reg_n_0_[7] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[1] ),
        .O(\ldf_wr_data_r[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h28D7D728)) 
    \ldf_wr_data_r[28]_i_2 
       (.I0(p_1_in),
        .I1(\cdf_rd_data_cr_reg_n_0_[19] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[9] ),
        .I3(\ldf_wr_data_r[28]_i_4_n_0 ),
        .I4(\ldf_wr_data_r[29]_i_6_n_0 ),
        .O(\ldf_wr_data_r[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h96696996F0F0F0F0)) 
    \ldf_wr_data_r[28]_i_4 
       (.I0(\cdf_rd_data_cr_reg_n_0_[16] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[8] ),
        .I2(\ldf_wr_data_r[24]_i_5_n_0 ),
        .I3(\cdf_rd_data_cr_reg_n_0_[20] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[5] ),
        .I5(p_1_in),
        .O(\ldf_wr_data_r[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA66A59955995A66A)) 
    \ldf_wr_data_r[29]_i_2 
       (.I0(\ldf_wr_data_r[29]_i_4_n_0 ),
        .I1(p_1_in),
        .I2(\cdf_rd_data_cr_reg_n_0_[13] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[12] ),
        .I4(\ldf_wr_data_r[29]_i_5_n_0 ),
        .I5(\ldf_wr_data_r[29]_i_6_n_0 ),
        .O(\ldf_wr_data_r[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h66666000)) 
    \ldf_wr_data_r[29]_i_4 
       (.I0(\cdf_rd_data_cr_reg_n_0_[15] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[19] ),
        .I2(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I3(cdf_rd_en_r1),
        .I4(p_0_in),
        .O(\ldf_wr_data_r[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h60909060)) 
    \ldf_wr_data_r[29]_i_5 
       (.I0(\cdf_rd_data_cr_reg_n_0_[21] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[16] ),
        .I2(p_1_in),
        .I3(\cdf_rd_data_cr_reg_n_0_[11] ),
        .I4(\cdf_rd_data_cr_reg_n_0_[10] ),
        .O(\ldf_wr_data_r[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9696969696000000)) 
    \ldf_wr_data_r[29]_i_6 
       (.I0(\cdf_rd_data_cr_reg_n_0_[22] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[23] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[17] ),
        .I3(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I4(cdf_rd_en_r1),
        .I5(p_0_in),
        .O(\ldf_wr_data_r[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F404F4F)) 
    \ldf_wr_data_r[32]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[30] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[31] ),
        .I2(p_1_in),
        .I3(p_1_in2_in),
        .I4(crc_valid_c),
        .I5(u_mipi_csi_tx_ctrl_v1_0_crc_n_34),
        .O(ldf_wr_data_c[32]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \ldf_wr_data_r[33]_i_1 
       (.I0(header_data1),
        .I1(p_1_in),
        .I2(zero_pkt_crc_valid_r_reg_n_0),
        .I3(\ldf_wr_data_r[33]_i_3_n_0 ),
        .I4(p_1_in2_in),
        .I5(\ldf_wr_data_r[33]_i_4_n_0 ),
        .O(ldf_wr_data_c[33]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h44404040)) 
    \ldf_wr_data_r[33]_i_2 
       (.I0(\cdf_rd_data_cr_reg_n_0_[30] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[31] ),
        .I2(p_0_in),
        .I3(cdf_rd_en_r1),
        .I4(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .O(header_data1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \ldf_wr_data_r[33]_i_3 
       (.I0(\ldf_wr_data_r[33]_i_5_n_0 ),
        .I1(lg_pkt_rem_wc_r1[0]),
        .I2(lg_pkt_rem_wc_r1[1]),
        .I3(lg_pkt_rem_wc_r1[12]),
        .I4(lg_pkt_rem_wc_r1[14]),
        .I5(\ldf_wr_data_r[33]_i_6_n_0 ),
        .O(\ldf_wr_data_r[33]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    \ldf_wr_data_r[33]_i_4 
       (.I0(u_mipi_csi_tx_ctrl_v1_0_crc_n_34),
        .I1(cdf_rd_en_r1),
        .I2(p_0_in5_in),
        .I3(p_0_in4_in),
        .O(\ldf_wr_data_r[33]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ldf_wr_data_r[33]_i_5 
       (.I0(lg_pkt_rem_wc_r1[10]),
        .I1(lg_pkt_rem_wc_r1[11]),
        .I2(lg_pkt_rem_wc_r1[8]),
        .I3(lg_pkt_rem_wc_r1[9]),
        .O(\ldf_wr_data_r[33]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ldf_wr_data_r[33]_i_6 
       (.I0(ldf_wr_en_r_i_9_n_0),
        .I1(lg_pkt_rem_wc_r1[13]),
        .I2(lg_pkt_rem_wc_r1[15]),
        .I3(lg_pkt_rem_wc_r1[3]),
        .I4(lg_pkt_rem_wc_r1[2]),
        .O(\ldf_wr_data_r[33]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h404040404F404040)) 
    \ldf_wr_data_r[34]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[30] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[31] ),
        .I2(p_1_in),
        .I3(u_mipi_csi_tx_ctrl_v1_0_crc_n_34),
        .I4(crc_valid_c),
        .I5(p_1_in2_in),
        .O(ldf_wr_data_c[34]));
  LUT6 #(
    .INIT(64'h404040404F404040)) 
    \ldf_wr_data_r[35]_i_2 
       (.I0(\cdf_rd_data_cr_reg_n_0_[30] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[31] ),
        .I2(p_1_in),
        .I3(crc_en_c),
        .I4(crc_valid_c),
        .I5(p_1_in2_in),
        .O(ldf_wr_data_c[35]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ldf_wr_data_r[35]_i_3 
       (.I0(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I1(cdf_rd_en_r1),
        .I2(p_0_in),
        .O(p_1_in));
  FDRE \ldf_wr_data_r_reg[0] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[0]),
        .Q(ldf_wr_data[0]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[10] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[10]),
        .Q(ldf_wr_data[10]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[11] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[11]),
        .Q(ldf_wr_data[11]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[12] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[12]),
        .Q(ldf_wr_data[12]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[13] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[13]),
        .Q(ldf_wr_data[13]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[14] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[14]),
        .Q(ldf_wr_data[14]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[15] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[15]),
        .Q(ldf_wr_data[15]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[16] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[16]),
        .Q(ldf_wr_data[16]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[17] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[17]),
        .Q(ldf_wr_data[17]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[18] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[18]),
        .Q(ldf_wr_data[18]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[19] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[19]),
        .Q(ldf_wr_data[19]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[1] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[1]),
        .Q(ldf_wr_data[1]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[20] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[20]),
        .Q(ldf_wr_data[20]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[21] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[21]),
        .Q(ldf_wr_data[21]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[22] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[22]),
        .Q(ldf_wr_data[22]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[23] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[23]),
        .Q(ldf_wr_data[23]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[24] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[24]),
        .Q(ldf_wr_data[24]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[25] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[25]),
        .Q(ldf_wr_data[25]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[26] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[26]),
        .Q(ldf_wr_data[26]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[27] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[27]),
        .Q(ldf_wr_data[27]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[28] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[28]),
        .Q(ldf_wr_data[28]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[29] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[29]),
        .Q(ldf_wr_data[29]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[2] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[2]),
        .Q(ldf_wr_data[2]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[30] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(u_mipi_csi_tx_ctrl_v1_0_crc_n_32),
        .Q(ldf_wr_data[30]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[31] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(u_mipi_csi_tx_ctrl_v1_0_crc_n_33),
        .Q(ldf_wr_data[31]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[32] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[32]),
        .Q(ldf_wr_data[32]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[33] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[33]),
        .Q(ldf_wr_data[33]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[34] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[34]),
        .Q(ldf_wr_data[34]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[35] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[35]),
        .Q(ldf_wr_data[35]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[3] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[3]),
        .Q(ldf_wr_data[3]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[4] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[4]),
        .Q(ldf_wr_data[4]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[5] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[5]),
        .Q(ldf_wr_data[5]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[6] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[6]),
        .Q(ldf_wr_data[6]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[7] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[7]),
        .Q(ldf_wr_data[7]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[8] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[8]),
        .Q(ldf_wr_data[8]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \ldf_wr_data_r_reg[9] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_data_c[9]),
        .Q(ldf_wr_data[9]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAA8)) 
    ldf_wr_en_r_i_1
       (.I0(p_1_in2_in),
        .I1(ldf_wr_en_c2),
        .I2(ldf_wr_en_c3),
        .I3(ldf_wr_en_c30_in),
        .I4(crc_valid_c),
        .I5(ldf_wr_en_r_i_5_n_0),
        .O(ldf_wr_en_c));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ldf_wr_en_r_i_2
       (.I0(ldf_wr_en_r_i_6_n_0),
        .I1(ldf_wr_en_r_i_7_n_0),
        .I2(lg_pkt_rem_wc_r1[10]),
        .I3(lg_pkt_rem_wc_r1[9]),
        .I4(lg_pkt_rem_wc_r1[12]),
        .I5(lg_pkt_rem_wc_r1[11]),
        .O(ldf_wr_en_c2));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ldf_wr_en_r_i_3
       (.I0(ldf_wr_en_r_i_8_n_0),
        .I1(lg_pkt_rem_wc_r1[2]),
        .I2(lg_pkt_rem_wc_r1[3]),
        .I3(lg_pkt_rem_wc_r1[0]),
        .I4(lg_pkt_rem_wc_r1[1]),
        .I5(ldf_wr_en_r_i_9_n_0),
        .O(ldf_wr_en_c3));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ldf_wr_en_r_i_4
       (.I0(ldf_wr_en_r_i_8_n_0),
        .I1(lg_pkt_rem_wc_r1[0]),
        .I2(lg_pkt_rem_wc_r1[3]),
        .I3(lg_pkt_rem_wc_r1[2]),
        .I4(lg_pkt_rem_wc_r1[1]),
        .I5(ldf_wr_en_r_i_9_n_0),
        .O(ldf_wr_en_c30_in));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ldf_wr_en_r_i_5
       (.I0(zero_pkt_crc_valid_r_reg_n_0),
        .I1(p_0_in),
        .I2(cdf_rd_en_r1),
        .I3(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .O(ldf_wr_en_r_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ldf_wr_en_r_i_6
       (.I0(lg_pkt_rem_wc_r1[4]),
        .I1(lg_pkt_rem_wc_r1[3]),
        .I2(lg_pkt_rem_wc_r1[7]),
        .I3(lg_pkt_rem_wc_r1[8]),
        .I4(lg_pkt_rem_wc_r1[5]),
        .I5(lg_pkt_rem_wc_r1[6]),
        .O(ldf_wr_en_r_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEEE)) 
    ldf_wr_en_r_i_7
       (.I0(lg_pkt_rem_wc_r1[14]),
        .I1(lg_pkt_rem_wc_r1[13]),
        .I2(lg_pkt_rem_wc_r1[2]),
        .I3(lg_pkt_rem_wc_r1[0]),
        .I4(lg_pkt_rem_wc_r1[1]),
        .I5(lg_pkt_rem_wc_r1[15]),
        .O(ldf_wr_en_r_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ldf_wr_en_r_i_8
       (.I0(lg_pkt_rem_wc_r1[13]),
        .I1(lg_pkt_rem_wc_r1[12]),
        .I2(lg_pkt_rem_wc_r1[14]),
        .I3(lg_pkt_rem_wc_r1[15]),
        .I4(\ldf_wr_data_r[33]_i_5_n_0 ),
        .O(ldf_wr_en_r_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ldf_wr_en_r_i_9
       (.I0(lg_pkt_rem_wc_r1[6]),
        .I1(lg_pkt_rem_wc_r1[7]),
        .I2(lg_pkt_rem_wc_r1[4]),
        .I3(lg_pkt_rem_wc_r1[5]),
        .O(ldf_wr_en_r_i_9_n_0));
  FDRE ldf_wr_en_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_wr_en_c),
        .Q(ldf_wr_en),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lg_pkt_rem_wc_r0[0]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[8] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(lg_pkt_rem_wc_r0_reg[0]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \lg_pkt_rem_wc_r0[10]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[18] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(lg_pkt_rem_wc_r0_reg[9]),
        .I3(\lg_pkt_rem_wc_r0[10]_i_2_n_0 ),
        .I4(lg_pkt_rem_wc_r0_reg[8]),
        .I5(lg_pkt_rem_wc_r0_reg[10]),
        .O(p_0_in__0[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \lg_pkt_rem_wc_r0[10]_i_2 
       (.I0(lg_pkt_rem_wc_r0_reg[6]),
        .I1(lg_pkt_rem_wc_r0_reg[4]),
        .I2(lg_pkt_rem_wc_r0_reg[2]),
        .I3(lg_pkt_rem_wc_r0_reg[3]),
        .I4(lg_pkt_rem_wc_r0_reg[5]),
        .I5(lg_pkt_rem_wc_r0_reg[7]),
        .O(\lg_pkt_rem_wc_r0[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \lg_pkt_rem_wc_r0[11]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[19] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(\lg_pkt_rem_wc_r0[11]_i_2_n_0 ),
        .I3(lg_pkt_rem_wc_r0_reg[11]),
        .O(p_0_in__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \lg_pkt_rem_wc_r0[11]_i_2 
       (.I0(lg_pkt_rem_wc_r0_reg[9]),
        .I1(\lg_pkt_rem_wc_r0[10]_i_2_n_0 ),
        .I2(lg_pkt_rem_wc_r0_reg[8]),
        .I3(lg_pkt_rem_wc_r0_reg[10]),
        .O(\lg_pkt_rem_wc_r0[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \lg_pkt_rem_wc_r0[12]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[20] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(\lg_pkt_rem_wc_r0[12]_i_2_n_0 ),
        .I3(lg_pkt_rem_wc_r0_reg[12]),
        .O(p_0_in__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \lg_pkt_rem_wc_r0[12]_i_2 
       (.I0(lg_pkt_rem_wc_r0_reg[10]),
        .I1(lg_pkt_rem_wc_r0_reg[8]),
        .I2(\lg_pkt_rem_wc_r0[10]_i_2_n_0 ),
        .I3(lg_pkt_rem_wc_r0_reg[9]),
        .I4(lg_pkt_rem_wc_r0_reg[11]),
        .O(\lg_pkt_rem_wc_r0[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \lg_pkt_rem_wc_r0[13]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[21] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(\lg_pkt_rem_wc_r0[15]_i_5_n_0 ),
        .I3(lg_pkt_rem_wc_r0_reg[13]),
        .O(p_0_in__0[13]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \lg_pkt_rem_wc_r0[14]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[22] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(lg_pkt_rem_wc_r0_reg[13]),
        .I3(\lg_pkt_rem_wc_r0[15]_i_5_n_0 ),
        .I4(lg_pkt_rem_wc_r0_reg[14]),
        .O(p_0_in__0[14]));
  LUT5 #(
    .INIT(32'h5540FFFF)) 
    \lg_pkt_rem_wc_r0[15]_i_1 
       (.I0(lg_pkt_rem_wc_r013_out),
        .I1(p_0_in4_in),
        .I2(cdf_rd_en_r1),
        .I3(p_1_in2_in),
        .I4(ppi_clk_rst_n),
        .O(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEAAAAAAAAAA)) 
    \lg_pkt_rem_wc_r0[15]_i_2 
       (.I0(p_0_in),
        .I1(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I2(\cdf_rd_data_cr_reg_n_0_[30] ),
        .I3(\cdf_rd_data_cr_reg_n_0_[31] ),
        .I4(p_0_in5_in),
        .I5(cdf_rd_en_r1),
        .O(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \lg_pkt_rem_wc_r0[15]_i_3 
       (.I0(\cdf_rd_data_cr_reg_n_0_[23] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(lg_pkt_rem_wc_r0_reg[14]),
        .I3(\lg_pkt_rem_wc_r0[15]_i_5_n_0 ),
        .I4(lg_pkt_rem_wc_r0_reg[13]),
        .I5(lg_pkt_rem_wc_r0_reg[15]),
        .O(p_0_in__0[15]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \lg_pkt_rem_wc_r0[15]_i_4 
       (.I0(\cdf_rd_data_cr_reg_n_0_[31] ),
        .I1(\cdf_rd_data_cr_reg_n_0_[30] ),
        .I2(cdf_rd_en_r1),
        .I3(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I4(p_0_in),
        .O(lg_pkt_rem_wc_r013_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \lg_pkt_rem_wc_r0[15]_i_5 
       (.I0(lg_pkt_rem_wc_r0_reg[11]),
        .I1(lg_pkt_rem_wc_r0_reg[9]),
        .I2(\lg_pkt_rem_wc_r0[10]_i_2_n_0 ),
        .I3(lg_pkt_rem_wc_r0_reg[8]),
        .I4(lg_pkt_rem_wc_r0_reg[10]),
        .I5(lg_pkt_rem_wc_r0_reg[12]),
        .O(\lg_pkt_rem_wc_r0[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \lg_pkt_rem_wc_r0[1]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[9] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(lg_pkt_rem_wc_r0_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \lg_pkt_rem_wc_r0[2]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[10] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(lg_pkt_rem_wc_r0_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \lg_pkt_rem_wc_r0[3]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[11] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(lg_pkt_rem_wc_r0_reg[2]),
        .I3(lg_pkt_rem_wc_r0_reg[3]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \lg_pkt_rem_wc_r0[4]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[12] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(lg_pkt_rem_wc_r0_reg[3]),
        .I3(lg_pkt_rem_wc_r0_reg[2]),
        .I4(lg_pkt_rem_wc_r0_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \lg_pkt_rem_wc_r0[5]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[13] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(lg_pkt_rem_wc_r0_reg[4]),
        .I3(lg_pkt_rem_wc_r0_reg[2]),
        .I4(lg_pkt_rem_wc_r0_reg[3]),
        .I5(lg_pkt_rem_wc_r0_reg[5]),
        .O(p_0_in__0[5]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \lg_pkt_rem_wc_r0[6]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[14] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(\lg_pkt_rem_wc_r0[6]_i_2_n_0 ),
        .I3(lg_pkt_rem_wc_r0_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \lg_pkt_rem_wc_r0[6]_i_2 
       (.I0(lg_pkt_rem_wc_r0_reg[4]),
        .I1(lg_pkt_rem_wc_r0_reg[2]),
        .I2(lg_pkt_rem_wc_r0_reg[3]),
        .I3(lg_pkt_rem_wc_r0_reg[5]),
        .O(\lg_pkt_rem_wc_r0[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \lg_pkt_rem_wc_r0[7]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[15] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(\lg_pkt_rem_wc_r0[7]_i_2_n_0 ),
        .I3(lg_pkt_rem_wc_r0_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \lg_pkt_rem_wc_r0[7]_i_2 
       (.I0(lg_pkt_rem_wc_r0_reg[5]),
        .I1(lg_pkt_rem_wc_r0_reg[3]),
        .I2(lg_pkt_rem_wc_r0_reg[2]),
        .I3(lg_pkt_rem_wc_r0_reg[4]),
        .I4(lg_pkt_rem_wc_r0_reg[6]),
        .O(\lg_pkt_rem_wc_r0[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \lg_pkt_rem_wc_r0[8]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[16] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(\lg_pkt_rem_wc_r0[10]_i_2_n_0 ),
        .I3(lg_pkt_rem_wc_r0_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \lg_pkt_rem_wc_r0[9]_i_1 
       (.I0(\cdf_rd_data_cr_reg_n_0_[17] ),
        .I1(lg_pkt_rem_wc_r013_out),
        .I2(lg_pkt_rem_wc_r0_reg[8]),
        .I3(\lg_pkt_rem_wc_r0[10]_i_2_n_0 ),
        .I4(lg_pkt_rem_wc_r0_reg[9]),
        .O(p_0_in__0[9]));
  FDRE \lg_pkt_rem_wc_r0_reg[0] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(lg_pkt_rem_wc_r0_reg[0]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[10] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[10]),
        .Q(lg_pkt_rem_wc_r0_reg[10]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[11] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[11]),
        .Q(lg_pkt_rem_wc_r0_reg[11]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[12] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[12]),
        .Q(lg_pkt_rem_wc_r0_reg[12]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[13] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[13]),
        .Q(lg_pkt_rem_wc_r0_reg[13]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[14] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[14]),
        .Q(lg_pkt_rem_wc_r0_reg[14]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[15] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[15]),
        .Q(lg_pkt_rem_wc_r0_reg[15]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[1] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(lg_pkt_rem_wc_r0_reg[1]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[2] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(lg_pkt_rem_wc_r0_reg[2]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[3] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(lg_pkt_rem_wc_r0_reg[3]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[4] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[4]),
        .Q(lg_pkt_rem_wc_r0_reg[4]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[5] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[5]),
        .Q(lg_pkt_rem_wc_r0_reg[5]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[6] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[6]),
        .Q(lg_pkt_rem_wc_r0_reg[6]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[7] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[7]),
        .Q(lg_pkt_rem_wc_r0_reg[7]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[8] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[8]),
        .Q(lg_pkt_rem_wc_r0_reg[8]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r0_reg[9] 
       (.C(ppi_clk),
        .CE(\lg_pkt_rem_wc_r0[15]_i_2_n_0 ),
        .D(p_0_in__0[9]),
        .Q(lg_pkt_rem_wc_r0_reg[9]),
        .R(\lg_pkt_rem_wc_r0[15]_i_1_n_0 ));
  FDRE \lg_pkt_rem_wc_r1_reg[0] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[0]),
        .Q(lg_pkt_rem_wc_r1[0]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[10] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[10]),
        .Q(lg_pkt_rem_wc_r1[10]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[11] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[11]),
        .Q(lg_pkt_rem_wc_r1[11]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[12] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[12]),
        .Q(lg_pkt_rem_wc_r1[12]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[13] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[13]),
        .Q(lg_pkt_rem_wc_r1[13]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[14] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[14]),
        .Q(lg_pkt_rem_wc_r1[14]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[15] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[15]),
        .Q(lg_pkt_rem_wc_r1[15]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[1] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[1]),
        .Q(lg_pkt_rem_wc_r1[1]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[2] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[2]),
        .Q(lg_pkt_rem_wc_r1[2]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[3] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[3]),
        .Q(lg_pkt_rem_wc_r1[3]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[4] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[4]),
        .Q(lg_pkt_rem_wc_r1[4]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[5] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[5]),
        .Q(lg_pkt_rem_wc_r1[5]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[6] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[6]),
        .Q(lg_pkt_rem_wc_r1[6]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[7] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[7]),
        .Q(lg_pkt_rem_wc_r1[7]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[8] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[8]),
        .Q(lg_pkt_rem_wc_r1[8]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \lg_pkt_rem_wc_r1_reg[9] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(lg_pkt_rem_wc_r0_reg[9]),
        .Q(lg_pkt_rem_wc_r1[9]),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  LUT2 #(
    .INIT(4'hE)) 
    \packtzr_fsm_r1[1]_i_1 
       (.I0(p_1_in2_in),
        .I1(p_0_in4_in),
        .O(packtzr_fsm_r_reg));
  FDRE \packtzr_fsm_r1_reg[1] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(packtzr_fsm_r_reg),
        .Q(\packtzr_fsm_r1_reg_n_0_[1] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  FDRE \packtzr_fsm_r1_reg[2] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\packtzr_fsm_r1_reg_n_0_[2] ),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_crc u_mipi_csi_tx_ctrl_v1_0_crc
       (.\FSM_onehot_packtzr_fsm_r_reg[2] (u_mipi_csi_tx_ctrl_v1_0_crc_n_32),
        .\FSM_onehot_packtzr_fsm_r_reg[2]_0 (u_mipi_csi_tx_ctrl_v1_0_crc_n_33),
        .Q({\cdf_rd_data_cr_reg_n_0_[31] ,\cdf_rd_data_cr_reg_n_0_[30] ,\cdf_rd_data_cr_reg_n_0_[29] ,\cdf_rd_data_cr_reg_n_0_[28] ,\cdf_rd_data_cr_reg_n_0_[27] ,\cdf_rd_data_cr_reg_n_0_[26] ,\cdf_rd_data_cr_reg_n_0_[25] ,\cdf_rd_data_cr_reg_n_0_[24] ,\cdf_rd_data_cr_reg_n_0_[23] ,\cdf_rd_data_cr_reg_n_0_[22] ,\cdf_rd_data_cr_reg_n_0_[21] ,\cdf_rd_data_cr_reg_n_0_[20] ,\cdf_rd_data_cr_reg_n_0_[19] ,\cdf_rd_data_cr_reg_n_0_[18] ,\cdf_rd_data_cr_reg_n_0_[17] ,\cdf_rd_data_cr_reg_n_0_[16] ,\cdf_rd_data_cr_reg_n_0_[15] ,\cdf_rd_data_cr_reg_n_0_[14] ,\cdf_rd_data_cr_reg_n_0_[13] ,\cdf_rd_data_cr_reg_n_0_[12] ,\cdf_rd_data_cr_reg_n_0_[11] ,\cdf_rd_data_cr_reg_n_0_[10] ,\cdf_rd_data_cr_reg_n_0_[9] ,\cdf_rd_data_cr_reg_n_0_[8] ,\cdf_rd_data_cr_reg_n_0_[7] ,\cdf_rd_data_cr_reg_n_0_[6] ,\cdf_rd_data_cr_reg_n_0_[5] ,\cdf_rd_data_cr_reg_n_0_[4] ,\cdf_rd_data_cr_reg_n_0_[3] ,\cdf_rd_data_cr_reg_n_0_[2] ,\cdf_rd_data_cr_reg_n_0_[1] ,\cdf_rd_data_cr_reg_n_0_[0] }),
        .\arststages_ff_reg[1] (u_mipi_csi_tx_ctrl_v1_0_crc_n_35),
        .cdf_rd_en_r1(cdf_rd_en_r1),
        .crc_valid_c(crc_valid_c),
        .ldf_wr_data_c(ldf_wr_data_c[29:0]),
        .\ldf_wr_data_r[34]_i_2_0 (lg_pkt_rem_wc_r0_reg),
        .\ldf_wr_data_r_reg[24] (\ldf_wr_data_r[24]_i_2_n_0 ),
        .\ldf_wr_data_r_reg[24]_0 (\ldf_wr_data_r[24]_i_3_n_0 ),
        .\ldf_wr_data_r_reg[25] (\ldf_wr_data_r[25]_i_2_n_0 ),
        .\ldf_wr_data_r_reg[25]_0 (\ldf_wr_data_r[25]_i_3_n_0 ),
        .\ldf_wr_data_r_reg[26] (\ldf_wr_data_r[26]_i_2_n_0 ),
        .\ldf_wr_data_r_reg[27] (\ldf_wr_data_r[27]_i_2_n_0 ),
        .\ldf_wr_data_r_reg[28] (\ldf_wr_data_r[28]_i_2_n_0 ),
        .\ldf_wr_data_r_reg[29] (\ldf_wr_data_r[29]_i_2_n_0 ),
        .\ldf_wr_data_r_reg[8] (zero_pkt_crc_valid_r_reg_n_0),
        .\ldf_wr_data_r_reg[8]_0 (\ldf_wr_data_r[33]_i_3_n_0 ),
        .ldf_wr_en_c3(ldf_wr_en_c3),
        .\lg_pkt_rem_wc_r0_reg[0] (crc_en_c),
        .\lg_pkt_rem_wc_r0_reg[0]_0 (u_mipi_csi_tx_ctrl_v1_0_crc_n_34),
        .p_1_in(p_1_in),
        .ppi_clk(ppi_clk),
        .ppi_clk_rst_n(ppi_clk_rst_n),
        .\prv_crc_cr1_reg[0]_0 ({p_0_in4_in,p_0_in5_in,p_1_in2_in,p_0_in,\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] }));
  LUT5 #(
    .INIT(32'hBBB3AAA0)) 
    zero_pkt_crc_valid_r_i_1
       (.I0(packtzr_fsm_r1),
        .I1(p_1_in2_in),
        .I2(\FSM_onehot_packtzr_fsm_r_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(zero_pkt_crc_valid_r_reg_n_0),
        .O(zero_pkt_crc_valid_r_i_1_n_0));
  FDRE zero_pkt_crc_valid_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(zero_pkt_crc_valid_r_i_1_n_0),
        .Q(zero_pkt_crc_valid_r_reg_n_0),
        .R(u_mipi_csi_tx_ctrl_v1_0_crc_n_35));
endmodule

(* C_CSI_PIXEL_MODE = "1" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* SF_WIDTH = "26" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_pkt_gen_blk
   (sensr_clk,
    sensr_rst_n,
    sync_fifo_rd_data,
    sync_fifo_empty,
    sync_fifo_rd_en,
    cdf_fifo_full,
    fifo_dc,
    cdf_wr_data,
    cdf_wr_en);
  input sensr_clk;
  input sensr_rst_n;
  input [25:0]sync_fifo_rd_data;
  input sync_fifo_empty;
  output sync_fifo_rd_en;
  input cdf_fifo_full;
  input [5:0]fifo_dc;
  output [33:0]cdf_wr_data;
  output cdf_wr_en;

  wire \<const0> ;
  wire [32:0]\^cdf_wr_data ;
  wire [32:0]cdf_wr_data_c;
  wire \cdf_wr_data_r[0]_i_12_n_0 ;
  wire \cdf_wr_data_r[0]_i_13_n_0 ;
  wire \cdf_wr_data_r[0]_i_15_n_0 ;
  wire \cdf_wr_data_r[0]_i_2_n_0 ;
  wire \cdf_wr_data_r[0]_i_4_n_0 ;
  wire \cdf_wr_data_r[0]_i_5_n_0 ;
  wire \cdf_wr_data_r[0]_i_6_n_0 ;
  wire \cdf_wr_data_r[0]_i_8_n_0 ;
  wire \cdf_wr_data_r[10]_i_10_n_0 ;
  wire \cdf_wr_data_r[10]_i_11_n_0 ;
  wire \cdf_wr_data_r[10]_i_13_n_0 ;
  wire \cdf_wr_data_r[10]_i_14_n_0 ;
  wire \cdf_wr_data_r[10]_i_3_n_0 ;
  wire \cdf_wr_data_r[10]_i_5_n_0 ;
  wire \cdf_wr_data_r[10]_i_8_n_0 ;
  wire \cdf_wr_data_r[10]_i_9_n_0 ;
  wire \cdf_wr_data_r[11]_i_10_n_0 ;
  wire \cdf_wr_data_r[11]_i_11_n_0 ;
  wire \cdf_wr_data_r[11]_i_13_n_0 ;
  wire \cdf_wr_data_r[11]_i_14_n_0 ;
  wire \cdf_wr_data_r[11]_i_17_n_0 ;
  wire \cdf_wr_data_r[11]_i_3_n_0 ;
  wire \cdf_wr_data_r[11]_i_5_n_0 ;
  wire \cdf_wr_data_r[11]_i_8_n_0 ;
  wire \cdf_wr_data_r[11]_i_9_n_0 ;
  wire \cdf_wr_data_r[12]_i_10_n_0 ;
  wire \cdf_wr_data_r[12]_i_12_n_0 ;
  wire \cdf_wr_data_r[12]_i_13_n_0 ;
  wire \cdf_wr_data_r[12]_i_14_n_0 ;
  wire \cdf_wr_data_r[12]_i_16_n_0 ;
  wire \cdf_wr_data_r[12]_i_3_n_0 ;
  wire \cdf_wr_data_r[12]_i_5_n_0 ;
  wire \cdf_wr_data_r[12]_i_8_n_0 ;
  wire \cdf_wr_data_r[12]_i_9_n_0 ;
  wire \cdf_wr_data_r[13]_i_10_n_0 ;
  wire \cdf_wr_data_r[13]_i_11_n_0 ;
  wire \cdf_wr_data_r[13]_i_13_n_0 ;
  wire \cdf_wr_data_r[13]_i_14_n_0 ;
  wire \cdf_wr_data_r[13]_i_3_n_0 ;
  wire \cdf_wr_data_r[13]_i_6_n_0 ;
  wire \cdf_wr_data_r[13]_i_8_n_0 ;
  wire \cdf_wr_data_r[13]_i_9_n_0 ;
  wire \cdf_wr_data_r[14]_i_10_n_0 ;
  wire \cdf_wr_data_r[14]_i_11_n_0 ;
  wire \cdf_wr_data_r[14]_i_13_n_0 ;
  wire \cdf_wr_data_r[14]_i_14_n_0 ;
  wire \cdf_wr_data_r[14]_i_3_n_0 ;
  wire \cdf_wr_data_r[14]_i_6_n_0 ;
  wire \cdf_wr_data_r[14]_i_8_n_0 ;
  wire \cdf_wr_data_r[14]_i_9_n_0 ;
  wire \cdf_wr_data_r[15]_i_10_n_0 ;
  wire \cdf_wr_data_r[15]_i_12_n_0 ;
  wire \cdf_wr_data_r[15]_i_13_n_0 ;
  wire \cdf_wr_data_r[15]_i_3_n_0 ;
  wire \cdf_wr_data_r[15]_i_6_n_0 ;
  wire \cdf_wr_data_r[15]_i_8_n_0 ;
  wire \cdf_wr_data_r[15]_i_9_n_0 ;
  wire \cdf_wr_data_r[16]_i_11_n_0 ;
  wire \cdf_wr_data_r[16]_i_13_n_0 ;
  wire \cdf_wr_data_r[16]_i_14_n_0 ;
  wire \cdf_wr_data_r[16]_i_16_n_0 ;
  wire \cdf_wr_data_r[16]_i_17_n_0 ;
  wire \cdf_wr_data_r[16]_i_3_n_0 ;
  wire \cdf_wr_data_r[16]_i_7_n_0 ;
  wire \cdf_wr_data_r[16]_i_8_n_0 ;
  wire \cdf_wr_data_r[16]_i_9_n_0 ;
  wire \cdf_wr_data_r[17]_i_10_n_0 ;
  wire \cdf_wr_data_r[17]_i_12_n_0 ;
  wire \cdf_wr_data_r[17]_i_13_n_0 ;
  wire \cdf_wr_data_r[17]_i_15_n_0 ;
  wire \cdf_wr_data_r[17]_i_17_n_0 ;
  wire \cdf_wr_data_r[17]_i_3_n_0 ;
  wire \cdf_wr_data_r[17]_i_7_n_0 ;
  wire \cdf_wr_data_r[17]_i_8_n_0 ;
  wire \cdf_wr_data_r[17]_i_9_n_0 ;
  wire \cdf_wr_data_r[18]_i_10_n_0 ;
  wire \cdf_wr_data_r[18]_i_11_n_0 ;
  wire \cdf_wr_data_r[18]_i_12_n_0 ;
  wire \cdf_wr_data_r[18]_i_15_n_0 ;
  wire \cdf_wr_data_r[18]_i_16_n_0 ;
  wire \cdf_wr_data_r[18]_i_3_n_0 ;
  wire \cdf_wr_data_r[18]_i_7_n_0 ;
  wire \cdf_wr_data_r[18]_i_8_n_0 ;
  wire \cdf_wr_data_r[19]_i_10_n_0 ;
  wire \cdf_wr_data_r[19]_i_12_n_0 ;
  wire \cdf_wr_data_r[19]_i_13_n_0 ;
  wire \cdf_wr_data_r[19]_i_15_n_0 ;
  wire \cdf_wr_data_r[19]_i_16_n_0 ;
  wire \cdf_wr_data_r[19]_i_17_n_0 ;
  wire \cdf_wr_data_r[19]_i_18_n_0 ;
  wire \cdf_wr_data_r[19]_i_19_n_0 ;
  wire \cdf_wr_data_r[19]_i_3_n_0 ;
  wire \cdf_wr_data_r[19]_i_6_n_0 ;
  wire \cdf_wr_data_r[19]_i_8_n_0 ;
  wire \cdf_wr_data_r[19]_i_9_n_0 ;
  wire \cdf_wr_data_r[1]_i_12_n_0 ;
  wire \cdf_wr_data_r[1]_i_14_n_0 ;
  wire \cdf_wr_data_r[1]_i_16_n_0 ;
  wire \cdf_wr_data_r[1]_i_2_n_0 ;
  wire \cdf_wr_data_r[1]_i_4_n_0 ;
  wire \cdf_wr_data_r[1]_i_5_n_0 ;
  wire \cdf_wr_data_r[1]_i_6_n_0 ;
  wire \cdf_wr_data_r[20]_i_10_n_0 ;
  wire \cdf_wr_data_r[20]_i_12_n_0 ;
  wire \cdf_wr_data_r[20]_i_14_n_0 ;
  wire \cdf_wr_data_r[20]_i_15_n_0 ;
  wire \cdf_wr_data_r[20]_i_3_n_0 ;
  wire \cdf_wr_data_r[20]_i_7_n_0 ;
  wire \cdf_wr_data_r[20]_i_8_n_0 ;
  wire \cdf_wr_data_r[20]_i_9_n_0 ;
  wire \cdf_wr_data_r[21]_i_10_n_0 ;
  wire \cdf_wr_data_r[21]_i_12_n_0 ;
  wire \cdf_wr_data_r[21]_i_13_n_0 ;
  wire \cdf_wr_data_r[21]_i_15_n_0 ;
  wire \cdf_wr_data_r[21]_i_16_n_0 ;
  wire \cdf_wr_data_r[21]_i_3_n_0 ;
  wire \cdf_wr_data_r[21]_i_7_n_0 ;
  wire \cdf_wr_data_r[21]_i_8_n_0 ;
  wire \cdf_wr_data_r[21]_i_9_n_0 ;
  wire \cdf_wr_data_r[22]_i_10_n_0 ;
  wire \cdf_wr_data_r[22]_i_11_n_0 ;
  wire \cdf_wr_data_r[22]_i_12_n_0 ;
  wire \cdf_wr_data_r[22]_i_15_n_0 ;
  wire \cdf_wr_data_r[22]_i_16_n_0 ;
  wire \cdf_wr_data_r[22]_i_17_n_0 ;
  wire \cdf_wr_data_r[22]_i_3_n_0 ;
  wire \cdf_wr_data_r[22]_i_7_n_0 ;
  wire \cdf_wr_data_r[22]_i_8_n_0 ;
  wire \cdf_wr_data_r[22]_i_9_n_0 ;
  wire \cdf_wr_data_r[23]_i_10_n_0 ;
  wire \cdf_wr_data_r[23]_i_12_n_0 ;
  wire \cdf_wr_data_r[23]_i_14_n_0 ;
  wire \cdf_wr_data_r[23]_i_15_n_0 ;
  wire \cdf_wr_data_r[23]_i_17_n_0 ;
  wire \cdf_wr_data_r[23]_i_3_n_0 ;
  wire \cdf_wr_data_r[23]_i_7_n_0 ;
  wire \cdf_wr_data_r[23]_i_8_n_0 ;
  wire \cdf_wr_data_r[23]_i_9_n_0 ;
  wire \cdf_wr_data_r[24]_i_10_n_0 ;
  wire \cdf_wr_data_r[24]_i_11_n_0 ;
  wire \cdf_wr_data_r[24]_i_2_n_0 ;
  wire \cdf_wr_data_r[24]_i_4_n_0 ;
  wire \cdf_wr_data_r[24]_i_5_n_0 ;
  wire \cdf_wr_data_r[24]_i_6_n_0 ;
  wire \cdf_wr_data_r[24]_i_7_n_0 ;
  wire \cdf_wr_data_r[24]_i_8_n_0 ;
  wire \cdf_wr_data_r[24]_i_9_n_0 ;
  wire \cdf_wr_data_r[25]_i_10_n_0 ;
  wire \cdf_wr_data_r[25]_i_11_n_0 ;
  wire \cdf_wr_data_r[25]_i_2_n_0 ;
  wire \cdf_wr_data_r[25]_i_4_n_0 ;
  wire \cdf_wr_data_r[25]_i_5_n_0 ;
  wire \cdf_wr_data_r[25]_i_6_n_0 ;
  wire \cdf_wr_data_r[25]_i_7_n_0 ;
  wire \cdf_wr_data_r[25]_i_8_n_0 ;
  wire \cdf_wr_data_r[25]_i_9_n_0 ;
  wire \cdf_wr_data_r[26]_i_10_n_0 ;
  wire \cdf_wr_data_r[26]_i_11_n_0 ;
  wire \cdf_wr_data_r[26]_i_12_n_0 ;
  wire \cdf_wr_data_r[26]_i_2_n_0 ;
  wire \cdf_wr_data_r[26]_i_3_n_0 ;
  wire \cdf_wr_data_r[26]_i_4_n_0 ;
  wire \cdf_wr_data_r[26]_i_5_n_0 ;
  wire \cdf_wr_data_r[26]_i_6_n_0 ;
  wire \cdf_wr_data_r[26]_i_7_n_0 ;
  wire \cdf_wr_data_r[26]_i_8_n_0 ;
  wire \cdf_wr_data_r[26]_i_9_n_0 ;
  wire \cdf_wr_data_r[27]_i_10_n_0 ;
  wire \cdf_wr_data_r[27]_i_11_n_0 ;
  wire \cdf_wr_data_r[27]_i_12_n_0 ;
  wire \cdf_wr_data_r[27]_i_2_n_0 ;
  wire \cdf_wr_data_r[27]_i_3_n_0 ;
  wire \cdf_wr_data_r[27]_i_4_n_0 ;
  wire \cdf_wr_data_r[27]_i_5_n_0 ;
  wire \cdf_wr_data_r[27]_i_6_n_0 ;
  wire \cdf_wr_data_r[27]_i_7_n_0 ;
  wire \cdf_wr_data_r[27]_i_8_n_0 ;
  wire \cdf_wr_data_r[27]_i_9_n_0 ;
  wire \cdf_wr_data_r[28]_i_2_n_0 ;
  wire \cdf_wr_data_r[28]_i_3_n_0 ;
  wire \cdf_wr_data_r[28]_i_4_n_0 ;
  wire \cdf_wr_data_r[28]_i_6_n_0 ;
  wire \cdf_wr_data_r[28]_i_7_n_0 ;
  wire \cdf_wr_data_r[28]_i_8_n_0 ;
  wire \cdf_wr_data_r[28]_i_9_n_0 ;
  wire \cdf_wr_data_r[29]_i_2_n_0 ;
  wire \cdf_wr_data_r[29]_i_4_n_0 ;
  wire \cdf_wr_data_r[29]_i_5_n_0 ;
  wire \cdf_wr_data_r[29]_i_6_n_0 ;
  wire \cdf_wr_data_r[29]_i_7_n_0 ;
  wire \cdf_wr_data_r[29]_i_8_n_0 ;
  wire \cdf_wr_data_r[29]_i_9_n_0 ;
  wire \cdf_wr_data_r[2]_i_10_n_0 ;
  wire \cdf_wr_data_r[2]_i_12_n_0 ;
  wire \cdf_wr_data_r[2]_i_15_n_0 ;
  wire \cdf_wr_data_r[2]_i_16_n_0 ;
  wire \cdf_wr_data_r[2]_i_17_n_0 ;
  wire \cdf_wr_data_r[2]_i_19_n_0 ;
  wire \cdf_wr_data_r[2]_i_2_n_0 ;
  wire \cdf_wr_data_r[2]_i_4_n_0 ;
  wire \cdf_wr_data_r[2]_i_5_n_0 ;
  wire \cdf_wr_data_r[2]_i_6_n_0 ;
  wire \cdf_wr_data_r[30]_i_10_n_0 ;
  wire \cdf_wr_data_r[30]_i_11_n_0 ;
  wire \cdf_wr_data_r[30]_i_2_n_0 ;
  wire \cdf_wr_data_r[30]_i_3_n_0 ;
  wire \cdf_wr_data_r[30]_i_4_n_0 ;
  wire \cdf_wr_data_r[30]_i_5_n_0 ;
  wire \cdf_wr_data_r[30]_i_7_n_0 ;
  wire \cdf_wr_data_r[30]_i_8_n_0 ;
  wire \cdf_wr_data_r[30]_i_9_n_0 ;
  wire \cdf_wr_data_r[31]_i_10_n_0 ;
  wire \cdf_wr_data_r[31]_i_11_n_0 ;
  wire \cdf_wr_data_r[31]_i_2_n_0 ;
  wire \cdf_wr_data_r[31]_i_3_n_0 ;
  wire \cdf_wr_data_r[31]_i_4_n_0 ;
  wire \cdf_wr_data_r[31]_i_5_n_0 ;
  wire \cdf_wr_data_r[31]_i_6_n_0 ;
  wire \cdf_wr_data_r[31]_i_7_n_0 ;
  wire \cdf_wr_data_r[31]_i_8_n_0 ;
  wire \cdf_wr_data_r[31]_i_9_n_0 ;
  wire \cdf_wr_data_r[32]_i_10_n_0 ;
  wire \cdf_wr_data_r[32]_i_11_n_0 ;
  wire \cdf_wr_data_r[32]_i_12_n_0 ;
  wire \cdf_wr_data_r[32]_i_13_n_0 ;
  wire \cdf_wr_data_r[32]_i_14_n_0 ;
  wire \cdf_wr_data_r[32]_i_15_n_0 ;
  wire \cdf_wr_data_r[32]_i_17_n_0 ;
  wire \cdf_wr_data_r[32]_i_18_n_0 ;
  wire \cdf_wr_data_r[32]_i_19_n_0 ;
  wire \cdf_wr_data_r[32]_i_20_n_0 ;
  wire \cdf_wr_data_r[32]_i_21_n_0 ;
  wire \cdf_wr_data_r[32]_i_22_n_0 ;
  wire \cdf_wr_data_r[32]_i_23_n_0 ;
  wire \cdf_wr_data_r[32]_i_24_n_0 ;
  wire \cdf_wr_data_r[32]_i_25_n_0 ;
  wire \cdf_wr_data_r[32]_i_26_n_0 ;
  wire \cdf_wr_data_r[32]_i_3_n_0 ;
  wire \cdf_wr_data_r[32]_i_4_n_0 ;
  wire \cdf_wr_data_r[32]_i_5_n_0 ;
  wire \cdf_wr_data_r[32]_i_6_n_0 ;
  wire \cdf_wr_data_r[32]_i_7_n_0 ;
  wire \cdf_wr_data_r[32]_i_8_n_0 ;
  wire \cdf_wr_data_r[32]_i_9_n_0 ;
  wire \cdf_wr_data_r[3]_i_11_n_0 ;
  wire \cdf_wr_data_r[3]_i_12_n_0 ;
  wire \cdf_wr_data_r[3]_i_13_n_0 ;
  wire \cdf_wr_data_r[3]_i_2_n_0 ;
  wire \cdf_wr_data_r[3]_i_4_n_0 ;
  wire \cdf_wr_data_r[3]_i_5_n_0 ;
  wire \cdf_wr_data_r[3]_i_7_n_0 ;
  wire \cdf_wr_data_r[4]_i_12_n_0 ;
  wire \cdf_wr_data_r[4]_i_15_n_0 ;
  wire \cdf_wr_data_r[4]_i_16_n_0 ;
  wire \cdf_wr_data_r[4]_i_2_n_0 ;
  wire \cdf_wr_data_r[4]_i_4_n_0 ;
  wire \cdf_wr_data_r[4]_i_5_n_0 ;
  wire \cdf_wr_data_r[4]_i_9_n_0 ;
  wire \cdf_wr_data_r[5]_i_10_n_0 ;
  wire \cdf_wr_data_r[5]_i_12_n_0 ;
  wire \cdf_wr_data_r[5]_i_14_n_0 ;
  wire \cdf_wr_data_r[5]_i_16_n_0 ;
  wire \cdf_wr_data_r[5]_i_2_n_0 ;
  wire \cdf_wr_data_r[5]_i_4_n_0 ;
  wire \cdf_wr_data_r[5]_i_5_n_0 ;
  wire \cdf_wr_data_r[6]_i_12_n_0 ;
  wire \cdf_wr_data_r[6]_i_14_n_0 ;
  wire \cdf_wr_data_r[6]_i_15_n_0 ;
  wire \cdf_wr_data_r[6]_i_16_n_0 ;
  wire \cdf_wr_data_r[6]_i_18_n_0 ;
  wire \cdf_wr_data_r[6]_i_2_n_0 ;
  wire \cdf_wr_data_r[6]_i_4_n_0 ;
  wire \cdf_wr_data_r[6]_i_5_n_0 ;
  wire \cdf_wr_data_r[6]_i_9_n_0 ;
  wire \cdf_wr_data_r[7]_i_10_n_0 ;
  wire \cdf_wr_data_r[7]_i_11_n_0 ;
  wire \cdf_wr_data_r[7]_i_12_n_0 ;
  wire \cdf_wr_data_r[7]_i_14_n_0 ;
  wire \cdf_wr_data_r[7]_i_16_n_0 ;
  wire \cdf_wr_data_r[7]_i_17_n_0 ;
  wire \cdf_wr_data_r[7]_i_2_n_0 ;
  wire \cdf_wr_data_r[7]_i_4_n_0 ;
  wire \cdf_wr_data_r[7]_i_5_n_0 ;
  wire \cdf_wr_data_r[7]_i_6_n_0 ;
  wire \cdf_wr_data_r[8]_i_10_n_0 ;
  wire \cdf_wr_data_r[8]_i_11_n_0 ;
  wire \cdf_wr_data_r[8]_i_12_n_0 ;
  wire \cdf_wr_data_r[8]_i_14_n_0 ;
  wire \cdf_wr_data_r[8]_i_15_n_0 ;
  wire \cdf_wr_data_r[8]_i_3_n_0 ;
  wire \cdf_wr_data_r[8]_i_6_n_0 ;
  wire \cdf_wr_data_r[8]_i_8_n_0 ;
  wire \cdf_wr_data_r[8]_i_9_n_0 ;
  wire \cdf_wr_data_r[9]_i_10_n_0 ;
  wire \cdf_wr_data_r[9]_i_11_n_0 ;
  wire \cdf_wr_data_r[9]_i_14_n_0 ;
  wire \cdf_wr_data_r[9]_i_15_n_0 ;
  wire \cdf_wr_data_r[9]_i_16_n_0 ;
  wire \cdf_wr_data_r[9]_i_3_n_0 ;
  wire \cdf_wr_data_r[9]_i_6_n_0 ;
  wire \cdf_wr_data_r[9]_i_8_n_0 ;
  wire \cdf_wr_data_r[9]_i_9_n_0 ;
  wire \cdf_wr_data_r_reg[24]_i_3_n_0 ;
  wire \cdf_wr_data_r_reg[25]_i_3_n_0 ;
  wire \cdf_wr_data_r_reg[28]_i_5_n_0 ;
  wire \cdf_wr_data_r_reg[29]_i_3_n_0 ;
  wire \cdf_wr_data_r_reg[30]_i_6_n_0 ;
  wire cdf_wr_en;
  wire cdf_wr_en_c;
  wire comb_data_en_c;
  wire comb_data_en_r;
  wire [5:0]fifo_dc;
  wire lsb_vld_c;
  wire p_0_in17_in;
  wire [3:1]p_0_in__0;
  wire [15:0]p_2_in;
  wire pixel_dn_1;
  wire pixel_dn_2;
  wire pixel_dn_c;
  wire pixel_valid_c;
  wire \pxl_cntr[0]_i_1_n_0 ;
  wire \pxl_cntr[0]_rep__0_i_1_n_0 ;
  wire \pxl_cntr[0]_rep__1_i_1_n_0 ;
  wire \pxl_cntr[0]_rep_i_1_n_0 ;
  wire \pxl_cntr[1]_rep__0_i_1_n_0 ;
  wire \pxl_cntr[1]_rep__1_i_1_n_0 ;
  wire \pxl_cntr[1]_rep_i_1_n_0 ;
  wire \pxl_cntr[2]_i_1_n_0 ;
  wire pxl_cntr_1;
  wire \pxl_cntr_1_reg_n_0_[0] ;
  wire \pxl_cntr_1_reg_n_0_[1] ;
  wire \pxl_cntr_1_reg_n_0_[2] ;
  wire \pxl_cntr_1_reg_n_0_[3] ;
  wire [3:0]pxl_cntr_reg;
  wire \pxl_cntr_reg[0]_rep__0_n_0 ;
  wire \pxl_cntr_reg[0]_rep__1_n_0 ;
  wire \pxl_cntr_reg[0]_rep_n_0 ;
  wire \pxl_cntr_reg[1]_rep__0_n_0 ;
  wire \pxl_cntr_reg[1]_rep__1_n_0 ;
  wire \pxl_cntr_reg[1]_rep_n_0 ;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire raw10_en_r;
  wire raw10_en_r_i_1_n_0;
  wire raw10_en_r_i_2_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire raw10_en_r_reg_rep__0_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire raw10_en_r_reg_rep_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire raw12_en_r;
  wire raw12_en_r_i_1_n_0;
  wire raw12_en_r_i_2_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire raw12_en_r_reg_rep_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire raw14_en_r;
  wire raw14_en_r_i_1_n_0;
  wire raw14_en_r_i_2_n_0;
  wire raw14_en_r_i_3_n_0;
  wire raw14_en_r_i_4_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire raw14_en_r_reg_rep__0_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire raw14_en_r_reg_rep_n_0;
  wire [7:0]raw8_data_in_0;
  wire [7:0]raw8_data_in_1;
  wire [7:0]raw8_data_in_2;
  wire [7:0]raw8_data_in_3;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire raw8_en_r;
  wire raw8_en_r_i_1_n_0;
  wire raw8_en_r_i_2_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire raw8_en_r_reg_rep_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire rgb565_en_r;
  wire rgb565_en_r_i_1_n_0;
  wire rgb565_en_r_i_2_n_0;
  wire rgb565_en_r_i_3_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire rgb565_en_r_reg_rep__0_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire rgb565_en_r_reg_rep_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire rgb888_en_r;
  wire rgb888_en_r_i_1_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire rgb888_en_r_reg_rep__0_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire rgb888_en_r_reg_rep_n_0;
  wire sensr_clk;
  wire sensr_rst_n;
  wire sync_fifo_empty;
  wire [25:0]sync_fifo_rd_data;
  wire \sync_fifo_rd_data_cr_reg_n_0_[0] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[10] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[11] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[12] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[13] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[14] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[15] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[16] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[17] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[2] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[3] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[4] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[5] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[6] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[7] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[8] ;
  wire \sync_fifo_rd_data_cr_reg_n_0_[9] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[10] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[11] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[12] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[13] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[14] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[15] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[16] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[17] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[2] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[3] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[4] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[5] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[6] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[7] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[8] ;
  wire \sync_fifo_rd_data_r1_reg_n_0_[9] ;
  wire \sync_fifo_rd_data_r2_reg_n_0_[12] ;
  wire \sync_fifo_rd_data_r2_reg_n_0_[13] ;
  wire \sync_fifo_rd_data_r2_reg_n_0_[14] ;
  wire \sync_fifo_rd_data_r2_reg_n_0_[15] ;
  wire \sync_fifo_rd_data_r2_reg_n_0_[16] ;
  wire \sync_fifo_rd_data_r2_reg_n_0_[17] ;
  wire \sync_fifo_rd_data_r3_reg_n_0_[12] ;
  wire \sync_fifo_rd_data_r3_reg_n_0_[13] ;
  wire \sync_fifo_rd_data_r3_reg_n_0_[14] ;
  wire \sync_fifo_rd_data_r3_reg_n_0_[15] ;
  wire \sync_fifo_rd_data_r3_reg_n_0_[16] ;
  wire \sync_fifo_rd_data_r3_reg_n_0_[17] ;
  wire sync_fifo_rd_en;
  wire sync_fifo_rd_en_INST_0_i_1_n_0;
  wire sync_fifo_rd_en_INST_0_i_3_n_0;
  wire sync_fifo_rd_en_INST_0_i_4_n_0;
  wire sync_fifo_rd_en_INST_0_i_5_n_0;
  wire sync_fifo_rd_en_r0;
  wire sync_fifo_rd_en_r1;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_20;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_21;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_22;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_23;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_24;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_25;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_26;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_27;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_28;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_29;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_30;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_0;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_1;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_10;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_11;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_12;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_13;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_14;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_15;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_16;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_17;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_18;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_19;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_2;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_20;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_21;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_22;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_23;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_3;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_4;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_5;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_6;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_7;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_8;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_9;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_10;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_11;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_12;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_13;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_14;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_15;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_16;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_18;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_19;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_20;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_21;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_22;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_23;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_5;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_6;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_7;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8;
  wire u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_9;
  wire \unalgnd_pxl_cntr[10]_i_2_n_0 ;
  wire \unalgnd_pxl_cntr[13]_i_2_n_0 ;
  wire \unalgnd_pxl_cntr[15]_i_1_n_0 ;
  wire \unalgnd_pxl_cntr[15]_i_2_n_0 ;
  wire \unalgnd_pxl_cntr[15]_i_4_n_0 ;
  wire \unalgnd_pxl_cntr[15]_i_5_n_0 ;
  wire \unalgnd_pxl_cntr[15]_i_6_n_0 ;
  wire \unalgnd_pxl_cntr[15]_i_7_n_0 ;
  wire \unalgnd_pxl_cntr[15]_i_8_n_0 ;
  wire \unalgnd_pxl_cntr[15]_i_9_n_0 ;
  wire \unalgnd_pxl_cntr[6]_i_2_n_0 ;
  wire \unalgnd_pxl_cntr[7]_i_2_n_0 ;
  wire \unalgnd_pxl_cntr_reg_n_0_[0] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[10] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[11] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[12] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[13] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[14] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[15] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[1] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[2] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[3] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[4] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[5] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[6] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[7] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[8] ;
  wire \unalgnd_pxl_cntr_reg_n_0_[9] ;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire yuv_422_8b_en_r;
  wire yuv_422_8b_en_r_i_1_n_0;
  wire yuv_422_8b_en_r_i_2_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire yuv_422_8b_en_r_reg_rep__0_n_0;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire yuv_422_8b_en_r_reg_rep_n_0;

  assign cdf_wr_data[33] = \<const0> ;
  assign cdf_wr_data[32:0] = \^cdf_wr_data [32:0];
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h82000000)) 
    \cdf_wr_data_r[0]_i_12 
       (.I0(raw8_data_in_2[0]),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(pxl_cntr_reg[2]),
        .I4(pxl_cntr_reg[3]),
        .O(\cdf_wr_data_r[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hCFC0ACAC)) 
    \cdf_wr_data_r[0]_i_13 
       (.I0(raw8_data_in_2[0]),
        .I1(raw8_data_in_1[0]),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_0[0]),
        .I4(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \cdf_wr_data_r[0]_i_15 
       (.I0(raw8_data_in_2[0]),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(raw8_data_in_1[0]),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_0[0]),
        .O(\cdf_wr_data_r[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0054555455545554)) 
    \cdf_wr_data_r[0]_i_2 
       (.I0(\cdf_wr_data_r[0]_i_4_n_0 ),
        .I1(\cdf_wr_data_r[0]_i_5_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(rgb888_en_r),
        .I4(\cdf_wr_data_r[0]_i_6_n_0 ),
        .I5(sync_fifo_rd_en_INST_0_i_5_n_0),
        .O(\cdf_wr_data_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040440000400000)) 
    \cdf_wr_data_r[0]_i_4 
       (.I0(rgb888_en_r_reg_rep__0_n_0),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(\sync_fifo_rd_data_r1_reg_n_0_[5] ),
        .I3(yuv_422_8b_en_r_reg_rep__0_n_0),
        .I4(rgb565_en_r_reg_rep__0_n_0),
        .I5(\sync_fifo_rd_data_r1_reg_n_0_[10] ),
        .O(\cdf_wr_data_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hD3DF)) 
    \cdf_wr_data_r[0]_i_5 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I1(yuv_422_8b_en_r_reg_rep__0_n_0),
        .I2(rgb565_en_r_reg_rep__0_n_0),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[10] ),
        .O(\cdf_wr_data_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[0]_i_6 
       (.I0(raw8_data_in_1[0]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[2] ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\sync_fifo_rd_data_r1_reg_n_0_[10] ),
        .I4(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .O(\cdf_wr_data_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[0]_i_8 
       (.I0(raw8_data_in_3[0]),
        .I1(raw8_data_in_1[0]),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_2[0]),
        .I4(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I5(raw8_data_in_0[0]),
        .O(\cdf_wr_data_r[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FACACF000ACAC)) 
    \cdf_wr_data_r[10]_i_10 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[12] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[12] ),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .I4(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I5(raw8_data_in_1[2]),
        .O(\cdf_wr_data_r[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[10]_i_11 
       (.I0(\sync_fifo_rd_data_r2_reg_n_0_[16] ),
        .I1(raw8_data_in_2[2]),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(raw8_data_in_1[2]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(raw8_data_in_0[2]),
        .O(\cdf_wr_data_r[10]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[10]_i_13 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .I1(raw8_data_in_1[2]),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(raw8_data_in_0[2]),
        .O(\cdf_wr_data_r[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \cdf_wr_data_r[10]_i_14 
       (.I0(raw8_data_in_0[2]),
        .I1(raw8_data_in_1[2]),
        .I2(\sync_fifo_rd_data_r3_reg_n_0_[14] ),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I5(raw8_data_in_2[2]),
        .O(\cdf_wr_data_r[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3F3F5F50FFF)) 
    \cdf_wr_data_r[10]_i_3 
       (.I0(\cdf_wr_data_r[10]_i_8_n_0 ),
        .I1(\cdf_wr_data_r[10]_i_9_n_0 ),
        .I2(rgb888_en_r_reg_rep_n_0),
        .I3(\cdf_wr_data_r[10]_i_10_n_0 ),
        .I4(rgb565_en_r_reg_rep_n_0),
        .I5(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \cdf_wr_data_r[10]_i_5 
       (.I0(raw8_data_in_1[2]),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(raw8_data_in_0[2]),
        .I4(raw8_data_in_2[2]),
        .I5(raw8_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \cdf_wr_data_r[10]_i_8 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[10]_i_9 
       (.I0(raw8_data_in_1[2]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(raw8_data_in_0[2]),
        .O(\cdf_wr_data_r[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \cdf_wr_data_r[11]_i_10 
       (.I0(raw8_data_in_1[3]),
        .I1(raw8_data_in_0[3]),
        .I2(raw8_data_in_2[3]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(\sync_fifo_rd_data_r2_reg_n_0_[17] ),
        .O(\cdf_wr_data_r[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7F77FF7F7FFFFF7F)) 
    \cdf_wr_data_r[11]_i_11 
       (.I0(pxl_cntr_reg[3]),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_1[3]),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(\pxl_cntr_reg[1]_rep_n_0 ),
        .I5(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hE2CCE200)) 
    \cdf_wr_data_r[11]_i_13 
       (.I0(raw8_data_in_1[3]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(raw8_data_in_2[3]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[11]_i_14 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .I1(raw8_data_in_1[3]),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \cdf_wr_data_r[11]_i_17 
       (.I0(pxl_cntr_reg[2]),
        .I1(pxl_cntr_reg[3]),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(raw8_data_in_2[3]),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFDDDD3F)) 
    \cdf_wr_data_r[11]_i_3 
       (.I0(\cdf_wr_data_r[11]_i_8_n_0 ),
        .I1(rgb888_en_r_reg_rep_n_0),
        .I2(\cdf_wr_data_r[11]_i_9_n_0 ),
        .I3(rgb565_en_r_reg_rep_n_0),
        .I4(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFE00000000)) 
    \cdf_wr_data_r[11]_i_5 
       (.I0(raw8_en_r),
        .I1(raw14_en_r),
        .I2(raw10_en_r),
        .I3(pxl_cntr_reg[3]),
        .I4(pxl_cntr_reg[2]),
        .I5(\cdf_wr_data_r[11]_i_13_n_0 ),
        .O(\cdf_wr_data_r[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[11]_i_8 
       (.I0(raw8_data_in_1[3]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FACACF000ACAC)) 
    \cdf_wr_data_r[11]_i_9 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[13] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[13] ),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I4(pxl_cntr_reg[1]),
        .I5(raw8_data_in_1[3]),
        .O(\cdf_wr_data_r[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \cdf_wr_data_r[12]_i_10 
       (.I0(raw8_data_in_1[4]),
        .I1(raw8_data_in_0[4]),
        .I2(raw8_data_in_2[4]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(pxl_cntr_reg[0]),
        .I5(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .O(\cdf_wr_data_r[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hD484000000000000)) 
    \cdf_wr_data_r[12]_i_12 
       (.I0(pxl_cntr_reg[0]),
        .I1(raw8_data_in_1[4]),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(raw8_data_in_0[4]),
        .I4(pxl_cntr_reg[3]),
        .I5(pxl_cntr_reg[2]),
        .O(\cdf_wr_data_r[12]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \cdf_wr_data_r[12]_i_13 
       (.I0(raw8_data_in_1[4]),
        .I1(raw8_data_in_0[4]),
        .I2(raw8_data_in_2[4]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[12]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \cdf_wr_data_r[12]_i_14 
       (.I0(raw8_data_in_1[4]),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(raw8_data_in_0[4]),
        .O(\cdf_wr_data_r[12]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \cdf_wr_data_r[12]_i_16 
       (.I0(raw8_data_in_2[4]),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[12]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFDDDD3F)) 
    \cdf_wr_data_r[12]_i_3 
       (.I0(\cdf_wr_data_r[12]_i_8_n_0 ),
        .I1(rgb888_en_r_reg_rep_n_0),
        .I2(\cdf_wr_data_r[12]_i_9_n_0 ),
        .I3(rgb565_en_r_reg_rep_n_0),
        .I4(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFE00000000)) 
    \cdf_wr_data_r[12]_i_5 
       (.I0(raw8_en_r),
        .I1(raw14_en_r),
        .I2(raw10_en_r),
        .I3(pxl_cntr_reg[3]),
        .I4(pxl_cntr_reg[2]),
        .I5(\cdf_wr_data_r[12]_i_13_n_0 ),
        .O(\cdf_wr_data_r[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[12]_i_8 
       (.I0(raw8_data_in_1[4]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(raw8_data_in_0[4]),
        .O(\cdf_wr_data_r[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \cdf_wr_data_r[12]_i_9 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[14] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(pxl_cntr_reg[1]),
        .I5(raw8_data_in_1[4]),
        .O(\cdf_wr_data_r[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[13]_i_10 
       (.I0(raw8_data_in_2[5]),
        .I1(raw8_data_in_0[5]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(raw8_data_in_1[5]),
        .O(\cdf_wr_data_r[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[13]_i_11 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .I1(raw8_data_in_2[5]),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(raw8_data_in_1[5]),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(raw8_data_in_0[5]),
        .O(\cdf_wr_data_r[13]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \cdf_wr_data_r[13]_i_13 
       (.I0(raw8_data_in_1[5]),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(raw8_data_in_0[5]),
        .O(\cdf_wr_data_r[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[13]_i_14 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[17] ),
        .I1(raw8_data_in_2[5]),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(raw8_data_in_1[5]),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(raw8_data_in_0[5]),
        .O(\cdf_wr_data_r[13]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFDDDD3F)) 
    \cdf_wr_data_r[13]_i_3 
       (.I0(\cdf_wr_data_r[13]_i_8_n_0 ),
        .I1(rgb888_en_r_reg_rep_n_0),
        .I2(\cdf_wr_data_r[13]_i_9_n_0 ),
        .I3(rgb565_en_r_reg_rep_n_0),
        .I4(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \cdf_wr_data_r[13]_i_6 
       (.I0(raw8_data_in_1[5]),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(raw8_data_in_0[5]),
        .I4(raw8_data_in_2[5]),
        .I5(raw8_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[13]_i_8 
       (.I0(raw8_data_in_1[5]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(raw8_data_in_0[5]),
        .O(\cdf_wr_data_r[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \cdf_wr_data_r[13]_i_9 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[15] ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(raw8_data_in_1[5]),
        .O(\cdf_wr_data_r[13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[14]_i_10 
       (.I0(raw8_data_in_2[6]),
        .I1(raw8_data_in_0[6]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(raw8_data_in_1[6]),
        .O(\cdf_wr_data_r[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[14]_i_11 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .I1(raw8_data_in_2[6]),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(raw8_data_in_1[6]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(raw8_data_in_0[6]),
        .O(\cdf_wr_data_r[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[14]_i_13 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .I1(raw8_data_in_1[6]),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_0[6]),
        .O(\cdf_wr_data_r[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[14]_i_14 
       (.I0(\sync_fifo_rd_data_r2_reg_n_0_[12] ),
        .I1(raw8_data_in_2[6]),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(raw8_data_in_1[6]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(raw8_data_in_0[6]),
        .O(\cdf_wr_data_r[14]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFDDDD3F)) 
    \cdf_wr_data_r[14]_i_3 
       (.I0(\cdf_wr_data_r[14]_i_8_n_0 ),
        .I1(rgb888_en_r_reg_rep_n_0),
        .I2(\cdf_wr_data_r[14]_i_9_n_0 ),
        .I3(rgb565_en_r_reg_rep_n_0),
        .I4(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \cdf_wr_data_r[14]_i_6 
       (.I0(raw8_data_in_1[6]),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_0[6]),
        .I4(raw8_data_in_2[6]),
        .I5(raw8_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[14]_i_8 
       (.I0(raw8_data_in_1[6]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(raw8_data_in_0[6]),
        .O(\cdf_wr_data_r[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \cdf_wr_data_r[14]_i_9 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[8] ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(raw8_data_in_1[6]),
        .O(\cdf_wr_data_r[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[15]_i_10 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .I1(raw8_data_in_2[7]),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(raw8_data_in_1[7]),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(raw8_data_in_0[7]),
        .O(\cdf_wr_data_r[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \cdf_wr_data_r[15]_i_12 
       (.I0(raw8_data_in_1[7]),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_0[7]),
        .O(\cdf_wr_data_r[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[15]_i_13 
       (.I0(\sync_fifo_rd_data_r2_reg_n_0_[13] ),
        .I1(raw8_data_in_2[7]),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(raw8_data_in_1[7]),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(raw8_data_in_0[7]),
        .O(\cdf_wr_data_r[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFDDDD3F)) 
    \cdf_wr_data_r[15]_i_3 
       (.I0(\cdf_wr_data_r[15]_i_8_n_0 ),
        .I1(rgb888_en_r_reg_rep_n_0),
        .I2(\cdf_wr_data_r[15]_i_9_n_0 ),
        .I3(rgb565_en_r_reg_rep_n_0),
        .I4(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \cdf_wr_data_r[15]_i_6 
       (.I0(raw8_data_in_1[7]),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_0[7]),
        .I4(raw8_data_in_2[7]),
        .I5(raw8_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[15]_i_8 
       (.I0(raw8_data_in_1[7]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(raw8_data_in_0[7]),
        .O(\cdf_wr_data_r[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \cdf_wr_data_r[15]_i_9 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[9] ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(raw8_data_in_1[7]),
        .O(\cdf_wr_data_r[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \cdf_wr_data_r[16]_i_11 
       (.I0(raw8_data_in_0[0]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(raw8_data_in_1[0]),
        .O(\cdf_wr_data_r[16]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hF3BB33F3)) 
    \cdf_wr_data_r[16]_i_13 
       (.I0(raw8_data_in_1[0]),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_0[0]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[16]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h47CC47FF)) 
    \cdf_wr_data_r[16]_i_14 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[12] ),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(raw8_data_in_1[0]),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_0[0]),
        .O(\cdf_wr_data_r[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0088800000008000)) 
    \cdf_wr_data_r[16]_i_16 
       (.I0(pxl_cntr_reg[3]),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_1[0]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(raw8_data_in_0[0]),
        .O(\cdf_wr_data_r[16]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cdf_wr_data_r[16]_i_17 
       (.I0(pxl_cntr_reg[3]),
        .I1(pxl_cntr_reg[2]),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5F5F7777FF00)) 
    \cdf_wr_data_r[16]_i_3 
       (.I0(\cdf_wr_data_r[17]_i_8_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[10] ),
        .I3(\cdf_wr_data_r[16]_i_7_n_0 ),
        .I4(rgb565_en_r_reg_rep_n_0),
        .I5(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h57F757F75757F7F7)) 
    \cdf_wr_data_r[16]_i_7 
       (.I0(rgb888_en_r_reg_rep__0_n_0),
        .I1(\cdf_wr_data_r[8]_i_9_n_0 ),
        .I2(pxl_cntr_reg[1]),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[10] ),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .I5(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cdf_wr_data_r[16]_i_8 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[16] ),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .O(\cdf_wr_data_r[16]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cdf_wr_data_r[16]_i_9 
       (.I0(raw8_data_in_0[0]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(raw8_data_in_1[0]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .O(\cdf_wr_data_r[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0044400000004000)) 
    \cdf_wr_data_r[17]_i_10 
       (.I0(pxl_cntr_reg[3]),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_1[1]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(raw8_data_in_0[1]),
        .O(\cdf_wr_data_r[17]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cdf_wr_data_r[17]_i_12 
       (.I0(raw8_data_in_0[1]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(raw8_data_in_1[1]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cdf_wr_data_r[17]_i_13 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[17] ),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cdf_wr_data_r[17]_i_15 
       (.I0(\pxl_cntr_reg[0]_rep_n_0 ),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(raw8_data_in_0[1]),
        .O(\cdf_wr_data_r[17]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \cdf_wr_data_r[17]_i_17 
       (.I0(raw8_data_in_0[1]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(raw8_data_in_1[1]),
        .O(\cdf_wr_data_r[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5F5F7777FF00)) 
    \cdf_wr_data_r[17]_i_3 
       (.I0(\cdf_wr_data_r[17]_i_8_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[11] ),
        .I3(\cdf_wr_data_r[17]_i_9_n_0 ),
        .I4(rgb565_en_r_reg_rep_n_0),
        .I5(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h331DFF1DFFFFFFFF)) 
    \cdf_wr_data_r[17]_i_7 
       (.I0(raw8_data_in_0[1]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(raw8_data_in_1[1]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(\sync_fifo_rd_data_r3_reg_n_0_[13] ),
        .I5(\cdf_wr_data_r[31]_i_10_n_0 ),
        .O(\cdf_wr_data_r[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cdf_wr_data_r[17]_i_8 
       (.I0(pxl_cntr_reg[0]),
        .I1(rgb888_en_r_reg_rep__0_n_0),
        .O(\cdf_wr_data_r[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h57F757F75757F7F7)) 
    \cdf_wr_data_r[17]_i_9 
       (.I0(rgb888_en_r_reg_rep__0_n_0),
        .I1(\cdf_wr_data_r[9]_i_9_n_0 ),
        .I2(pxl_cntr_reg[1]),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[11] ),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .I5(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cdf_wr_data_r[18]_i_10 
       (.I0(\sync_fifo_rd_data_r2_reg_n_0_[16] ),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[18]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cdf_wr_data_r[18]_i_11 
       (.I0(raw8_data_in_0[2]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(raw8_data_in_1[2]),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[18]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h5E048080)) 
    \cdf_wr_data_r[18]_i_12 
       (.I0(pxl_cntr_reg[2]),
        .I1(raw8_data_in_0[2]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(raw8_data_in_1[2]),
        .I4(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[18]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \cdf_wr_data_r[18]_i_15 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[14] ),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(raw8_data_in_1[2]),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(raw8_data_in_0[2]),
        .O(\cdf_wr_data_r[18]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[18]_i_16 
       (.I0(\sync_fifo_rd_data_r2_reg_n_0_[16] ),
        .I1(raw8_data_in_1[2]),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(raw8_data_in_0[2]),
        .O(\cdf_wr_data_r[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDCFFDF3FDC3)) 
    \cdf_wr_data_r[18]_i_3 
       (.I0(\cdf_wr_data_r[18]_i_7_n_0 ),
        .I1(yuv_422_8b_en_r),
        .I2(rgb565_en_r),
        .I3(rgb888_en_r),
        .I4(\cdf_wr_data_r[18]_i_8_n_0 ),
        .I5(\cdf_wr_data_r[21]_i_9_n_0 ),
        .O(\cdf_wr_data_r[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[18]_i_7 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[12] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .I2(pxl_cntr_reg[1]),
        .I3(raw8_data_in_1[2]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(raw8_data_in_0[2]),
        .O(\cdf_wr_data_r[18]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[18]_i_8 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .O(\cdf_wr_data_r[18]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[19]_i_10 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[13] ),
        .O(\cdf_wr_data_r[19]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[19]_i_12 
       (.I0(\sync_fifo_rd_data_r2_reg_n_0_[17] ),
        .I1(raw8_data_in_1[3]),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[19]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \cdf_wr_data_r[19]_i_13 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[15] ),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(raw8_data_in_1[3]),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[19]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cdf_wr_data_r[19]_i_15 
       (.I0(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[19]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \cdf_wr_data_r[19]_i_16 
       (.I0(raw8_data_in_0[3]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[19]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \cdf_wr_data_r[19]_i_17 
       (.I0(raw8_data_in_1[3]),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .O(\cdf_wr_data_r[19]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cdf_wr_data_r[19]_i_18 
       (.I0(\sync_fifo_rd_data_r2_reg_n_0_[17] ),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[19]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cdf_wr_data_r[19]_i_19 
       (.I0(raw8_data_in_0[3]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(raw8_data_in_1[3]),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDCFFDF3FDC3)) 
    \cdf_wr_data_r[19]_i_3 
       (.I0(\cdf_wr_data_r[19]_i_8_n_0 ),
        .I1(yuv_422_8b_en_r),
        .I2(rgb565_en_r),
        .I3(rgb888_en_r),
        .I4(\cdf_wr_data_r[19]_i_9_n_0 ),
        .I5(\cdf_wr_data_r[19]_i_10_n_0 ),
        .O(\cdf_wr_data_r[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0EF00EF00EF00E00)) 
    \cdf_wr_data_r[19]_i_6 
       (.I0(\cdf_wr_data_r[19]_i_16_n_0 ),
        .I1(\cdf_wr_data_r[19]_i_17_n_0 ),
        .I2(pxl_cntr_reg[3]),
        .I3(pxl_cntr_reg[2]),
        .I4(\cdf_wr_data_r[19]_i_18_n_0 ),
        .I5(\cdf_wr_data_r[19]_i_19_n_0 ),
        .O(\cdf_wr_data_r[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[19]_i_8 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[13] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I2(pxl_cntr_reg[1]),
        .I3(raw8_data_in_1[3]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[19]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[19]_i_9 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[8] ),
        .O(\cdf_wr_data_r[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[1]_i_12 
       (.I0(raw8_data_in_3[1]),
        .I1(raw8_data_in_1[1]),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(raw8_data_in_2[1]),
        .I4(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I5(raw8_data_in_0[1]),
        .O(\cdf_wr_data_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFD58EFE5AD084A40)) 
    \cdf_wr_data_r[1]_i_14 
       (.I0(pxl_cntr_reg[2]),
        .I1(raw8_data_in_0[1]),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(raw8_data_in_2[1]),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(raw8_data_in_1[1]),
        .O(\cdf_wr_data_r[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \cdf_wr_data_r[1]_i_16 
       (.I0(raw8_data_in_2[1]),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(raw8_data_in_1[1]),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(raw8_data_in_0[1]),
        .O(\cdf_wr_data_r[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2F202F2)) 
    \cdf_wr_data_r[1]_i_2 
       (.I0(\cdf_wr_data_r[1]_i_4_n_0 ),
        .I1(\cdf_wr_data_r[1]_i_5_n_0 ),
        .I2(rgb888_en_r),
        .I3(\cdf_wr_data_r[1]_i_6_n_0 ),
        .I4(rgb565_en_r),
        .I5(yuv_422_8b_en_r),
        .O(\cdf_wr_data_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    \cdf_wr_data_r[1]_i_4 
       (.I0(rgb565_en_r_reg_rep__0_n_0),
        .I1(yuv_422_8b_en_r_reg_rep__0_n_0),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[11] ),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(\sync_fifo_rd_data_r1_reg_n_0_[11] ),
        .O(\cdf_wr_data_r[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \cdf_wr_data_r[1]_i_5 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[6] ),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .I3(rgb565_en_r_reg_rep__0_n_0),
        .I4(yuv_422_8b_en_r_reg_rep__0_n_0),
        .O(\cdf_wr_data_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[1]_i_6 
       (.I0(raw8_data_in_1[1]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[3] ),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\sync_fifo_rd_data_r1_reg_n_0_[11] ),
        .I4(pxl_cntr_reg[1]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .O(\cdf_wr_data_r[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cdf_wr_data_r[20]_i_10 
       (.I0(raw8_data_in_0[4]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(raw8_data_in_1[4]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[20]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \cdf_wr_data_r[20]_i_12 
       (.I0(raw8_data_in_0[4]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(raw8_data_in_1[4]),
        .O(\cdf_wr_data_r[20]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cdf_wr_data_r[20]_i_14 
       (.I0(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(raw8_data_in_0[4]),
        .O(\cdf_wr_data_r[20]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hB833B800)) 
    \cdf_wr_data_r[20]_i_15 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[16] ),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(raw8_data_in_1[4]),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(raw8_data_in_0[4]),
        .O(\cdf_wr_data_r[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDCFFDF3FDC3)) 
    \cdf_wr_data_r[20]_i_3 
       (.I0(\cdf_wr_data_r[20]_i_7_n_0 ),
        .I1(yuv_422_8b_en_r),
        .I2(rgb565_en_r),
        .I3(rgb888_en_r),
        .I4(\cdf_wr_data_r[20]_i_8_n_0 ),
        .I5(\cdf_wr_data_r[23]_i_8_n_0 ),
        .O(\cdf_wr_data_r[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0ACAC0F00ACAC)) 
    \cdf_wr_data_r[20]_i_7 
       (.I0(raw8_data_in_1[4]),
        .I1(raw8_data_in_0[4]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .I4(pxl_cntr_reg[1]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .O(\cdf_wr_data_r[20]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[20]_i_8 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[9] ),
        .O(\cdf_wr_data_r[20]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cdf_wr_data_r[20]_i_9 
       (.I0(\pxl_cntr_reg[1]_rep_n_0 ),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0044400000004000)) 
    \cdf_wr_data_r[21]_i_10 
       (.I0(pxl_cntr_reg[3]),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_1[5]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(raw8_data_in_0[5]),
        .O(\cdf_wr_data_r[21]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cdf_wr_data_r[21]_i_12 
       (.I0(raw8_data_in_0[5]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(raw8_data_in_1[5]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[21]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cdf_wr_data_r[21]_i_13 
       (.I0(\pxl_cntr_reg[1]_rep_n_0 ),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[21]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cdf_wr_data_r[21]_i_15 
       (.I0(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(raw8_data_in_0[5]),
        .O(\cdf_wr_data_r[21]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hE2CCE200)) 
    \cdf_wr_data_r[21]_i_16 
       (.I0(raw8_data_in_1[5]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(\sync_fifo_rd_data_r1_reg_n_0_[13] ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(raw8_data_in_0[5]),
        .O(\cdf_wr_data_r[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDCFFDF3FDC3)) 
    \cdf_wr_data_r[21]_i_3 
       (.I0(\cdf_wr_data_r[21]_i_8_n_0 ),
        .I1(yuv_422_8b_en_r),
        .I2(rgb565_en_r),
        .I3(rgb888_en_r),
        .I4(\cdf_wr_data_r[21]_i_9_n_0 ),
        .I5(\cdf_wr_data_r[24]_i_11_n_0 ),
        .O(\cdf_wr_data_r[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F57F7FFFF57F7)) 
    \cdf_wr_data_r[21]_i_7 
       (.I0(\cdf_wr_data_r[31]_i_10_n_0 ),
        .I1(raw8_data_in_0[5]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(raw8_data_in_1[5]),
        .I4(pxl_cntr_reg[1]),
        .I5(\sync_fifo_rd_data_r3_reg_n_0_[17] ),
        .O(\cdf_wr_data_r[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \cdf_wr_data_r[21]_i_8 
       (.I0(raw8_data_in_1[5]),
        .I1(raw8_data_in_0[5]),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .I3(pxl_cntr_reg[1]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .O(\cdf_wr_data_r[21]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[21]_i_9 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[12] ),
        .O(\cdf_wr_data_r[21]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hCAF0CA00)) 
    \cdf_wr_data_r[22]_i_10 
       (.I0(raw8_data_in_1[6]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[14] ),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(raw8_data_in_0[6]),
        .O(\cdf_wr_data_r[22]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cdf_wr_data_r[22]_i_11 
       (.I0(raw8_data_in_0[6]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(raw8_data_in_1[6]),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[22]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cdf_wr_data_r[22]_i_12 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(\sync_fifo_rd_data_r2_reg_n_0_[12] ),
        .O(\cdf_wr_data_r[22]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cdf_wr_data_r[22]_i_15 
       (.I0(\pxl_cntr_reg[0]_rep_n_0 ),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(raw8_data_in_0[6]),
        .O(\cdf_wr_data_r[22]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \cdf_wr_data_r[22]_i_16 
       (.I0(raw8_en_r),
        .I1(pxl_cntr_reg[2]),
        .I2(pxl_cntr_reg[3]),
        .I3(raw10_en_r),
        .I4(raw14_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[22]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \cdf_wr_data_r[22]_i_17 
       (.I0(raw8_data_in_0[6]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(raw8_data_in_1[6]),
        .O(\cdf_wr_data_r[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5353535373735373)) 
    \cdf_wr_data_r[22]_i_3 
       (.I0(rgb888_en_r_reg_rep_n_0),
        .I1(\cdf_wr_data_r[22]_i_7_n_0 ),
        .I2(sync_fifo_rd_en_INST_0_i_5_n_0),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[8] ),
        .I4(\cdf_wr_data_r[22]_i_8_n_0 ),
        .I5(\cdf_wr_data_r[22]_i_9_n_0 ),
        .O(\cdf_wr_data_r[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1000550010001000)) 
    \cdf_wr_data_r[22]_i_7 
       (.I0(rgb888_en_r_reg_rep__0_n_0),
        .I1(yuv_422_8b_en_r_reg_rep__0_n_0),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[13] ),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(rgb565_en_r_reg_rep__0_n_0),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .O(\cdf_wr_data_r[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cdf_wr_data_r[22]_i_8 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[22]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hB833B800)) 
    \cdf_wr_data_r[22]_i_9 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(raw8_data_in_1[6]),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(raw8_data_in_0[6]),
        .O(\cdf_wr_data_r[22]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \cdf_wr_data_r[23]_i_10 
       (.I0(raw8_data_in_0[7]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(raw8_data_in_1[7]),
        .O(\cdf_wr_data_r[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hB833B800)) 
    \cdf_wr_data_r[23]_i_12 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(raw8_data_in_1[7]),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(raw8_data_in_0[7]),
        .O(\cdf_wr_data_r[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hF3BB33F3)) 
    \cdf_wr_data_r[23]_i_14 
       (.I0(raw8_data_in_1[7]),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_0[7]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[23]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \cdf_wr_data_r[23]_i_15 
       (.I0(raw14_en_r_reg_rep_n_0),
        .I1(raw10_en_r),
        .I2(pxl_cntr_reg[3]),
        .I3(pxl_cntr_reg[2]),
        .O(\cdf_wr_data_r[23]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[23]_i_17 
       (.I0(pxl_cntr_reg[2]),
        .I1(pxl_cntr_reg[3]),
        .O(\cdf_wr_data_r[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFEDDFE99FEFFFEBB)) 
    \cdf_wr_data_r[23]_i_3 
       (.I0(rgb888_en_r_reg_rep_n_0),
        .I1(yuv_422_8b_en_r_reg_rep_n_0),
        .I2(\cdf_wr_data_r[23]_i_8_n_0 ),
        .I3(rgb565_en_r_reg_rep_n_0),
        .I4(\cdf_wr_data_r[26]_i_11_n_0 ),
        .I5(\cdf_wr_data_r[23]_i_9_n_0 ),
        .O(\cdf_wr_data_r[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h331DFF1DFFFFFFFF)) 
    \cdf_wr_data_r[23]_i_7 
       (.I0(raw8_data_in_0[7]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(raw8_data_in_1[7]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(\sync_fifo_rd_data_r2_reg_n_0_[13] ),
        .I5(\cdf_wr_data_r[31]_i_10_n_0 ),
        .O(\cdf_wr_data_r[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[23]_i_8 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .O(\cdf_wr_data_r[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \cdf_wr_data_r[23]_i_9 
       (.I0(raw8_data_in_0[7]),
        .I1(raw8_data_in_1[7]),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(pxl_cntr_reg[1]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[9] ),
        .O(\cdf_wr_data_r[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h80888080AAAAAAAA)) 
    \cdf_wr_data_r[24]_i_1 
       (.I0(\cdf_wr_data_r[32]_i_3_n_0 ),
        .I1(\cdf_wr_data_r[32]_i_5_n_0 ),
        .I2(\cdf_wr_data_r[24]_i_2_n_0 ),
        .I3(\cdf_wr_data_r_reg[24]_i_3_n_0 ),
        .I4(raw14_en_r),
        .I5(\cdf_wr_data_r[24]_i_4_n_0 ),
        .O(cdf_wr_data_c[24]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[24]_i_10 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(raw8_data_in_0[0]),
        .O(\cdf_wr_data_r[24]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[24]_i_11 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .O(\cdf_wr_data_r[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    \cdf_wr_data_r[24]_i_2 
       (.I0(\cdf_wr_data_r[24]_i_5_n_0 ),
        .I1(raw10_en_r_reg_rep_n_0),
        .I2(\cdf_wr_data_r[24]_i_6_n_0 ),
        .I3(raw8_en_r_reg_rep_n_0),
        .I4(raw8_data_in_0[0]),
        .I5(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8),
        .O(\cdf_wr_data_r[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDF3FDCFFDC3)) 
    \cdf_wr_data_r[24]_i_4 
       (.I0(\cdf_wr_data_r[24]_i_9_n_0 ),
        .I1(yuv_422_8b_en_r),
        .I2(rgb565_en_r),
        .I3(rgb888_en_r),
        .I4(\cdf_wr_data_r[24]_i_10_n_0 ),
        .I5(\cdf_wr_data_r[24]_i_11_n_0 ),
        .O(\cdf_wr_data_r[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h77FFCF3FCF3FFFFF)) 
    \cdf_wr_data_r[24]_i_5 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[16] ),
        .I1(pxl_cntr_reg[3]),
        .I2(raw8_data_in_0[0]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(pxl_cntr_reg[2]),
        .I5(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA080080020000800)) 
    \cdf_wr_data_r[24]_i_6 
       (.I0(raw12_en_r_reg_rep_n_0),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_0[0]),
        .I4(pxl_cntr_reg[2]),
        .I5(\sync_fifo_rd_data_r1_reg_n_0_[14] ),
        .O(\cdf_wr_data_r[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4FF37FFF)) 
    \cdf_wr_data_r[24]_i_7 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[12] ),
        .I1(pxl_cntr_reg[2]),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(raw8_data_in_0[0]),
        .O(\cdf_wr_data_r[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h47CC33FF47FFFFFF)) 
    \cdf_wr_data_r[24]_i_8 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .I1(pxl_cntr_reg[2]),
        .I2(\sync_fifo_rd_data_r2_reg_n_0_[14] ),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(raw8_data_in_0[0]),
        .O(\cdf_wr_data_r[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \cdf_wr_data_r[24]_i_9 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[10] ),
        .I1(raw8_data_in_0[0]),
        .I2(pxl_cntr_reg[1]),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .O(\cdf_wr_data_r[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h80888080AAAAAAAA)) 
    \cdf_wr_data_r[25]_i_1 
       (.I0(\cdf_wr_data_r[32]_i_3_n_0 ),
        .I1(\cdf_wr_data_r[32]_i_5_n_0 ),
        .I2(\cdf_wr_data_r[25]_i_2_n_0 ),
        .I3(\cdf_wr_data_r_reg[25]_i_3_n_0 ),
        .I4(raw14_en_r),
        .I5(\cdf_wr_data_r[25]_i_4_n_0 ),
        .O(cdf_wr_data_c[25]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_wr_data_r[25]_i_10 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(raw8_data_in_0[1]),
        .O(\cdf_wr_data_r[25]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[25]_i_11 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .O(\cdf_wr_data_r[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    \cdf_wr_data_r[25]_i_2 
       (.I0(\cdf_wr_data_r[25]_i_5_n_0 ),
        .I1(raw10_en_r_reg_rep_n_0),
        .I2(\cdf_wr_data_r[25]_i_6_n_0 ),
        .I3(raw8_en_r_reg_rep_n_0),
        .I4(raw8_data_in_0[1]),
        .I5(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8),
        .O(\cdf_wr_data_r[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDF3FDFFFDC3FDCF)) 
    \cdf_wr_data_r[25]_i_4 
       (.I0(\cdf_wr_data_r[25]_i_9_n_0 ),
        .I1(yuv_422_8b_en_r),
        .I2(rgb565_en_r),
        .I3(rgb888_en_r),
        .I4(\cdf_wr_data_r[25]_i_10_n_0 ),
        .I5(\cdf_wr_data_r[25]_i_11_n_0 ),
        .O(\cdf_wr_data_r[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h77FFCF3FCF3FFFFF)) 
    \cdf_wr_data_r[25]_i_5 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[17] ),
        .I1(pxl_cntr_reg[3]),
        .I2(raw8_data_in_0[1]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(pxl_cntr_reg[2]),
        .I5(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA080080020000800)) 
    \cdf_wr_data_r[25]_i_6 
       (.I0(raw12_en_r_reg_rep_n_0),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_0[1]),
        .I4(pxl_cntr_reg[2]),
        .I5(\sync_fifo_rd_data_r1_reg_n_0_[15] ),
        .O(\cdf_wr_data_r[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4FF37FFF)) 
    \cdf_wr_data_r[25]_i_7 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[13] ),
        .I1(pxl_cntr_reg[2]),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(raw8_data_in_0[1]),
        .O(\cdf_wr_data_r[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h443F773FCFFFCFFF)) 
    \cdf_wr_data_r[25]_i_8 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_0[1]),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(\sync_fifo_rd_data_r2_reg_n_0_[15] ),
        .I5(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .O(\cdf_wr_data_r[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[25]_i_9 
       (.I0(raw8_data_in_0[1]),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(pxl_cntr_reg[1]),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[11] ),
        .O(\cdf_wr_data_r[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h80888080AAAAAAAA)) 
    \cdf_wr_data_r[26]_i_1 
       (.I0(\cdf_wr_data_r[32]_i_3_n_0 ),
        .I1(\cdf_wr_data_r[32]_i_5_n_0 ),
        .I2(\cdf_wr_data_r[26]_i_2_n_0 ),
        .I3(\cdf_wr_data_r[26]_i_3_n_0 ),
        .I4(raw10_en_r),
        .I5(\cdf_wr_data_r[26]_i_4_n_0 ),
        .O(cdf_wr_data_c[26]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_wr_data_r[26]_i_10 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(raw8_data_in_0[2]),
        .O(\cdf_wr_data_r[26]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[26]_i_11 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .O(\cdf_wr_data_r[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8380C00000000000)) 
    \cdf_wr_data_r[26]_i_12 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[12] ),
        .I1(pxl_cntr_reg[2]),
        .I2(pxl_cntr_reg[3]),
        .I3(raw8_data_in_0[2]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0FFD0FFD0)) 
    \cdf_wr_data_r[26]_i_2 
       (.I0(\cdf_wr_data_r[26]_i_5_n_0 ),
        .I1(\cdf_wr_data_r[26]_i_6_n_0 ),
        .I2(raw14_en_r_reg_rep__0_n_0),
        .I3(\cdf_wr_data_r[26]_i_7_n_0 ),
        .I4(\cdf_wr_data_r[26]_i_8_n_0 ),
        .I5(raw8_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7CCF7FFFF33FFFFF)) 
    \cdf_wr_data_r[26]_i_3 
       (.I0(\sync_fifo_rd_data_r2_reg_n_0_[16] ),
        .I1(pxl_cntr_reg[3]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(pxl_cntr_reg[2]),
        .I4(raw8_data_in_0[2]),
        .I5(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDF3FDFFFDC3FDCF)) 
    \cdf_wr_data_r[26]_i_4 
       (.I0(\cdf_wr_data_r[26]_i_9_n_0 ),
        .I1(yuv_422_8b_en_r),
        .I2(rgb565_en_r),
        .I3(rgb888_en_r),
        .I4(\cdf_wr_data_r[26]_i_10_n_0 ),
        .I5(\cdf_wr_data_r[26]_i_11_n_0 ),
        .O(\cdf_wr_data_r[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF37F7FFFFFFFF)) 
    \cdf_wr_data_r[26]_i_5 
       (.I0(raw8_data_in_0[2]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(\sync_fifo_rd_data_r2_reg_n_0_[16] ),
        .I4(pxl_cntr_reg[2]),
        .I5(pxl_cntr_reg[3]),
        .O(\cdf_wr_data_r[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC2020000)) 
    \cdf_wr_data_r[26]_i_6 
       (.I0(raw8_data_in_0[2]),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\sync_fifo_rd_data_r3_reg_n_0_[14] ),
        .I4(\cdf_wr_data_r[7]_i_10_n_0 ),
        .I5(\cdf_wr_data_r[26]_i_12_n_0 ),
        .O(\cdf_wr_data_r[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA840204000000000)) 
    \cdf_wr_data_r[26]_i_7 
       (.I0(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(raw8_data_in_0[2]),
        .I3(pxl_cntr_reg[2]),
        .I4(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .I5(raw12_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[26]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cdf_wr_data_r[26]_i_8 
       (.I0(raw8_data_in_0[2]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[26]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \cdf_wr_data_r[26]_i_9 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .I1(raw8_data_in_0[2]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[12] ),
        .O(\cdf_wr_data_r[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA888AAAAA888A888)) 
    \cdf_wr_data_r[27]_i_1 
       (.I0(\cdf_wr_data_r[32]_i_3_n_0 ),
        .I1(\cdf_wr_data_r[27]_i_2_n_0 ),
        .I2(\cdf_wr_data_r[27]_i_3_n_0 ),
        .I3(\cdf_wr_data_r[27]_i_4_n_0 ),
        .I4(\cdf_wr_data_r[27]_i_5_n_0 ),
        .I5(sync_fifo_rd_en_INST_0_i_5_n_0),
        .O(cdf_wr_data_c[27]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \cdf_wr_data_r[27]_i_10 
       (.I0(pxl_cntr_reg[2]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8300C00080000000)) 
    \cdf_wr_data_r[27]_i_11 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[13] ),
        .I1(pxl_cntr_reg[3]),
        .I2(pxl_cntr_reg[2]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7C7FFFFFFFFF)) 
    \cdf_wr_data_r[27]_i_12 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[15] ),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(raw8_data_in_0[3]),
        .I4(pxl_cntr_reg[3]),
        .I5(pxl_cntr_reg[2]),
        .O(\cdf_wr_data_r[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA20AAAAAAAA)) 
    \cdf_wr_data_r[27]_i_2 
       (.I0(\cdf_wr_data_r[32]_i_5_n_0 ),
        .I1(\cdf_wr_data_r[27]_i_6_n_0 ),
        .I2(raw10_en_r),
        .I3(\cdf_wr_data_r[27]_i_7_n_0 ),
        .I4(\cdf_wr_data_r[27]_i_8_n_0 ),
        .I5(\cdf_wr_data_r[27]_i_9_n_0 ),
        .O(\cdf_wr_data_r[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_wr_data_r[27]_i_3 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \cdf_wr_data_r[27]_i_4 
       (.I0(yuv_422_8b_en_r_reg_rep__0_n_0),
        .I1(rgb565_en_r_reg_rep__0_n_0),
        .I2(rgb888_en_r_reg_rep__0_n_0),
        .O(\cdf_wr_data_r[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h557FF57F5F7FFF7F)) 
    \cdf_wr_data_r[27]_i_5 
       (.I0(rgb888_en_r_reg_rep__0_n_0),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[13] ),
        .I2(pxl_cntr_reg[1]),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(raw8_data_in_0[3]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .O(\cdf_wr_data_r[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3DFDFFFFF7F77F7F)) 
    \cdf_wr_data_r[27]_i_6 
       (.I0(raw8_data_in_0[3]),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\sync_fifo_rd_data_r2_reg_n_0_[17] ),
        .I4(pxl_cntr_reg[2]),
        .I5(pxl_cntr_reg[3]),
        .O(\cdf_wr_data_r[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000800080C08000)) 
    \cdf_wr_data_r[27]_i_7 
       (.I0(raw8_en_r),
        .I1(raw8_data_in_0[3]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(\cdf_wr_data_r[31]_i_10_n_0 ),
        .I5(\cdf_wr_data_r[32]_i_13_n_0 ),
        .O(\cdf_wr_data_r[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA080080000800800)) 
    \cdf_wr_data_r[27]_i_8 
       (.I0(raw12_en_r_reg_rep_n_0),
        .I1(raw8_data_in_0[3]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(pxl_cntr_reg[2]),
        .I5(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .O(\cdf_wr_data_r[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00BF0000FFFFFFFF)) 
    \cdf_wr_data_r[27]_i_9 
       (.I0(\cdf_wr_data_r[27]_i_10_n_0 ),
        .I1(pxl_cntr_reg[3]),
        .I2(\sync_fifo_rd_data_r2_reg_n_0_[17] ),
        .I3(\cdf_wr_data_r[27]_i_11_n_0 ),
        .I4(\cdf_wr_data_r[27]_i_12_n_0 ),
        .I5(raw14_en_r_reg_rep__0_n_0),
        .O(\cdf_wr_data_r[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h80888080AAAAAAAA)) 
    \cdf_wr_data_r[28]_i_1 
       (.I0(\cdf_wr_data_r[32]_i_3_n_0 ),
        .I1(\cdf_wr_data_r[32]_i_5_n_0 ),
        .I2(\cdf_wr_data_r[28]_i_2_n_0 ),
        .I3(\cdf_wr_data_r[28]_i_3_n_0 ),
        .I4(raw10_en_r),
        .I5(\cdf_wr_data_r[28]_i_4_n_0 ),
        .O(cdf_wr_data_c[28]));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    \cdf_wr_data_r[28]_i_2 
       (.I0(\cdf_wr_data_r_reg[28]_i_5_n_0 ),
        .I1(raw14_en_r_reg_rep__0_n_0),
        .I2(\cdf_wr_data_r[28]_i_6_n_0 ),
        .I3(raw8_en_r_reg_rep_n_0),
        .I4(raw8_data_in_0[4]),
        .I5(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8),
        .O(\cdf_wr_data_r[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6DEDB7B77FFFFFFF)) 
    \cdf_wr_data_r[28]_i_3 
       (.I0(pxl_cntr_reg[3]),
        .I1(pxl_cntr_reg[2]),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(raw8_data_in_0[4]),
        .O(\cdf_wr_data_r[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7F7F7F7FF00)) 
    \cdf_wr_data_r[28]_i_4 
       (.I0(\pxl_cntr_reg[0]_rep_n_0 ),
        .I1(raw8_data_in_0[4]),
        .I2(rgb888_en_r_reg_rep_n_0),
        .I3(\cdf_wr_data_r[28]_i_7_n_0 ),
        .I4(rgb565_en_r_reg_rep__0_n_0),
        .I5(yuv_422_8b_en_r_reg_rep__0_n_0),
        .O(\cdf_wr_data_r[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA080080000800800)) 
    \cdf_wr_data_r[28]_i_6 
       (.I0(raw12_en_r),
        .I1(raw8_data_in_0[4]),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(pxl_cntr_reg[2]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .O(\cdf_wr_data_r[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h755F7F5F75FF7FFF)) 
    \cdf_wr_data_r[28]_i_7 
       (.I0(rgb888_en_r_reg_rep__0_n_0),
        .I1(raw8_data_in_0[4]),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .O(\cdf_wr_data_r[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h4FF37FFF)) 
    \cdf_wr_data_r[28]_i_8 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[16] ),
        .I1(pxl_cntr_reg[2]),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(raw8_data_in_0[4]),
        .O(\cdf_wr_data_r[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h443FCFFF773FCFFF)) 
    \cdf_wr_data_r[28]_i_9 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_0[4]),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I5(\sync_fifo_rd_data_r1_reg_n_0_[12] ),
        .O(\cdf_wr_data_r[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h80888080AAAAAAAA)) 
    \cdf_wr_data_r[29]_i_1 
       (.I0(\cdf_wr_data_r[32]_i_3_n_0 ),
        .I1(\cdf_wr_data_r[32]_i_5_n_0 ),
        .I2(\cdf_wr_data_r[29]_i_2_n_0 ),
        .I3(\cdf_wr_data_r_reg[29]_i_3_n_0 ),
        .I4(raw14_en_r),
        .I5(\cdf_wr_data_r[29]_i_4_n_0 ),
        .O(cdf_wr_data_c[29]));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    \cdf_wr_data_r[29]_i_2 
       (.I0(\cdf_wr_data_r[29]_i_5_n_0 ),
        .I1(raw10_en_r_reg_rep__0_n_0),
        .I2(\cdf_wr_data_r[29]_i_6_n_0 ),
        .I3(raw8_en_r_reg_rep_n_0),
        .I4(raw8_data_in_0[5]),
        .I5(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8),
        .O(\cdf_wr_data_r[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7F7F7F7FF00)) 
    \cdf_wr_data_r[29]_i_4 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(raw8_data_in_0[5]),
        .I2(rgb888_en_r_reg_rep_n_0),
        .I3(\cdf_wr_data_r[29]_i_9_n_0 ),
        .I4(rgb565_en_r_reg_rep__0_n_0),
        .I5(yuv_422_8b_en_r_reg_rep__0_n_0),
        .O(\cdf_wr_data_r[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7CCF7FFFF33FFFFF)) 
    \cdf_wr_data_r[29]_i_5 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .I1(pxl_cntr_reg[3]),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(pxl_cntr_reg[2]),
        .I4(raw8_data_in_0[5]),
        .I5(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA080080000800800)) 
    \cdf_wr_data_r[29]_i_6 
       (.I0(raw12_en_r),
        .I1(raw8_data_in_0[5]),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(pxl_cntr_reg[2]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .O(\cdf_wr_data_r[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4FF37FFF)) 
    \cdf_wr_data_r[29]_i_7 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[17] ),
        .I1(pxl_cntr_reg[2]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(raw8_data_in_0[5]),
        .O(\cdf_wr_data_r[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h44CF77CF3FFF3FFF)) 
    \cdf_wr_data_r[29]_i_8 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_0[5]),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(\sync_fifo_rd_data_r1_reg_n_0_[13] ),
        .I5(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .O(\cdf_wr_data_r[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h575FF75F57FFF7FF)) 
    \cdf_wr_data_r[29]_i_9 
       (.I0(rgb888_en_r_reg_rep__0_n_0),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(pxl_cntr_reg[1]),
        .I4(raw8_data_in_0[5]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .O(\cdf_wr_data_r[29]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \cdf_wr_data_r[2]_i_10 
       (.I0(raw8_data_in_0[2]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(raw8_data_in_1[2]),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cdf_wr_data_r[2]_i_12 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(pxl_cntr_reg[3]),
        .I3(pxl_cntr_reg[2]),
        .O(\cdf_wr_data_r[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \cdf_wr_data_r[2]_i_15 
       (.I0(raw8_data_in_1[2]),
        .I1(raw8_data_in_2[2]),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_0[2]),
        .O(\cdf_wr_data_r[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0AACC00F0AACC)) 
    \cdf_wr_data_r[2]_i_16 
       (.I0(raw8_data_in_2[2]),
        .I1(raw8_data_in_0[2]),
        .I2(raw8_data_in_1[2]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .I5(raw8_data_in_3[2]),
        .O(\cdf_wr_data_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0C008080C0000000)) 
    \cdf_wr_data_r[2]_i_17 
       (.I0(raw8_data_in_1[2]),
        .I1(pxl_cntr_reg[2]),
        .I2(pxl_cntr_reg[3]),
        .I3(raw8_data_in_0[2]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cdf_wr_data_r[2]_i_19 
       (.I0(raw8_data_in_1[2]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(raw8_data_in_2[2]),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAF2F2FAFA0AFA)) 
    \cdf_wr_data_r[2]_i_2 
       (.I0(\cdf_wr_data_r[2]_i_4_n_0 ),
        .I1(\cdf_wr_data_r[5]_i_4_n_0 ),
        .I2(rgb888_en_r),
        .I3(\cdf_wr_data_r[2]_i_5_n_0 ),
        .I4(rgb565_en_r),
        .I5(yuv_422_8b_en_r),
        .O(\cdf_wr_data_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    \cdf_wr_data_r[2]_i_4 
       (.I0(yuv_422_8b_en_r_reg_rep__0_n_0),
        .I1(rgb565_en_r_reg_rep__0_n_0),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(\sync_fifo_rd_data_r1_reg_n_0_[7] ),
        .O(\cdf_wr_data_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \cdf_wr_data_r[2]_i_5 
       (.I0(raw8_data_in_1[2]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[4] ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .I4(\sync_fifo_rd_data_r1_reg_n_0_[12] ),
        .I5(pxl_cntr_reg[1]),
        .O(\cdf_wr_data_r[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[2]_i_6 
       (.I0(raw8_data_in_2[2]),
        .I1(raw8_data_in_0[2]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(raw8_data_in_1[2]),
        .O(\cdf_wr_data_r[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \cdf_wr_data_r[30]_i_1 
       (.I0(\cdf_wr_data_r[30]_i_2_n_0 ),
        .I1(\cdf_wr_data_r[30]_i_3_n_0 ),
        .I2(\cdf_wr_data_r[30]_i_4_n_0 ),
        .I3(\cdf_wr_data_r[30]_i_5_n_0 ),
        .I4(\cdf_wr_data_r[32]_i_3_n_0 ),
        .O(cdf_wr_data_c[30]));
  LUT6 #(
    .INIT(64'h44CF3FFF77CF3FFF)) 
    \cdf_wr_data_r[30]_i_10 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_0[6]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(\sync_fifo_rd_data_r1_reg_n_0_[14] ),
        .O(\cdf_wr_data_r[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA080080000800800)) 
    \cdf_wr_data_r[30]_i_11 
       (.I0(raw12_en_r),
        .I1(raw8_data_in_0[6]),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(pxl_cntr_reg[2]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .O(\cdf_wr_data_r[30]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \cdf_wr_data_r[30]_i_2 
       (.I0(comb_data_en_r),
        .I1(sync_fifo_rd_en_r1),
        .I2(comb_data_en_c),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .I4(p_0_in17_in),
        .O(\cdf_wr_data_r[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0B000B0BFFFFFFFF)) 
    \cdf_wr_data_r[30]_i_3 
       (.I0(\cdf_wr_data_r_reg[30]_i_6_n_0 ),
        .I1(raw14_en_r_reg_rep_n_0),
        .I2(\cdf_wr_data_r[30]_i_7_n_0 ),
        .I3(\cdf_wr_data_r[30]_i_8_n_0 ),
        .I4(raw10_en_r_reg_rep_n_0),
        .I5(\cdf_wr_data_r[32]_i_5_n_0 ),
        .O(\cdf_wr_data_r[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444444FFF4444)) 
    \cdf_wr_data_r[30]_i_4 
       (.I0(rgb888_en_r_reg_rep__0_n_0),
        .I1(sync_fifo_rd_en_INST_0_i_5_n_0),
        .I2(pxl_cntr_reg[0]),
        .I3(raw8_data_in_0[6]),
        .I4(pxl_cntr_reg[1]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .O(\cdf_wr_data_r[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F0F0F8880000)) 
    \cdf_wr_data_r[30]_i_5 
       (.I0(raw8_data_in_0[6]),
        .I1(\cdf_wr_data_r[27]_i_4_n_0 ),
        .I2(sync_fifo_rd_en_INST_0_i_5_n_0),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[8] ),
        .I4(pxl_cntr_reg[0]),
        .I5(pxl_cntr_reg[1]),
        .O(\cdf_wr_data_r[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \cdf_wr_data_r[30]_i_7 
       (.I0(\pxl_cntr_reg[0]_rep_n_0 ),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(raw8_data_in_0[6]),
        .I3(raw8_en_r_reg_rep_n_0),
        .I4(\cdf_wr_data_r[30]_i_11_n_0 ),
        .O(\cdf_wr_data_r[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6EBBDD777FFFFFFF)) 
    \cdf_wr_data_r[30]_i_8 
       (.I0(pxl_cntr_reg[3]),
        .I1(pxl_cntr_reg[2]),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I5(raw8_data_in_0[6]),
        .O(\cdf_wr_data_r[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h4FF37FFF)) 
    \cdf_wr_data_r[30]_i_9 
       (.I0(\sync_fifo_rd_data_r2_reg_n_0_[12] ),
        .I1(pxl_cntr_reg[2]),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(raw8_data_in_0[6]),
        .O(\cdf_wr_data_r[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \cdf_wr_data_r[31]_i_1 
       (.I0(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I1(\cdf_wr_data_r[31]_i_2_n_0 ),
        .I2(\cdf_wr_data_r[31]_i_3_n_0 ),
        .I3(\cdf_wr_data_r[32]_i_5_n_0 ),
        .I4(\cdf_wr_data_r[32]_i_3_n_0 ),
        .O(cdf_wr_data_c[31]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cdf_wr_data_r[31]_i_10 
       (.I0(pxl_cntr_reg[3]),
        .I1(pxl_cntr_reg[2]),
        .O(\cdf_wr_data_r[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4400004000000040)) 
    \cdf_wr_data_r[31]_i_11 
       (.I0(pxl_cntr_reg[3]),
        .I1(pxl_cntr_reg[2]),
        .I2(raw8_data_in_0[7]),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I5(\sync_fifo_rd_data_r2_reg_n_0_[13] ),
        .O(\cdf_wr_data_r[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7F7F7F7FF00)) 
    \cdf_wr_data_r[31]_i_2 
       (.I0(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I1(raw8_data_in_0[7]),
        .I2(rgb888_en_r_reg_rep__0_n_0),
        .I3(\cdf_wr_data_r[31]_i_4_n_0 ),
        .I4(rgb565_en_r_reg_rep__0_n_0),
        .I5(yuv_422_8b_en_r_reg_rep__0_n_0),
        .O(\cdf_wr_data_r[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    \cdf_wr_data_r[31]_i_3 
       (.I0(raw14_en_r_reg_rep_n_0),
        .I1(\cdf_wr_data_r[31]_i_5_n_0 ),
        .I2(\cdf_wr_data_r[31]_i_6_n_0 ),
        .I3(\cdf_wr_data_r[31]_i_7_n_0 ),
        .I4(raw10_en_r_reg_rep_n_0),
        .I5(\cdf_wr_data_r[31]_i_8_n_0 ),
        .O(\cdf_wr_data_r[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h575FF75F57FFF7FF)) 
    \cdf_wr_data_r[31]_i_4 
       (.I0(rgb888_en_r_reg_rep__0_n_0),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(pxl_cntr_reg[1]),
        .I4(raw8_data_in_0[7]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[9] ),
        .O(\cdf_wr_data_r[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AAAAAAA)) 
    \cdf_wr_data_r[31]_i_5 
       (.I0(\cdf_wr_data_r[31]_i_9_n_0 ),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(\sync_fifo_rd_data_r1_reg_n_0_[15] ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(\cdf_wr_data_r[31]_i_10_n_0 ),
        .I5(\cdf_wr_data_r[31]_i_11_n_0 ),
        .O(\cdf_wr_data_r[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA080080000800800)) 
    \cdf_wr_data_r[31]_i_6 
       (.I0(raw12_en_r),
        .I1(raw8_data_in_0[7]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(pxl_cntr_reg[2]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .O(\cdf_wr_data_r[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA0000000C000000)) 
    \cdf_wr_data_r[31]_i_7 
       (.I0(raw8_en_r),
        .I1(\cdf_wr_data_r[31]_i_10_n_0 ),
        .I2(\cdf_wr_data_r[32]_i_13_n_0 ),
        .I3(raw8_data_in_0[7]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7C7FFFFFF3FF3FFF)) 
    \cdf_wr_data_r[31]_i_8 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(raw8_data_in_0[7]),
        .I4(pxl_cntr_reg[2]),
        .I5(pxl_cntr_reg[3]),
        .O(\cdf_wr_data_r[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFF3F7FFFFFFF)) 
    \cdf_wr_data_r[31]_i_9 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(pxl_cntr_reg[3]),
        .I4(pxl_cntr_reg[2]),
        .I5(raw8_data_in_0[7]),
        .O(\cdf_wr_data_r[31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0090)) 
    \cdf_wr_data_r[32]_i_10 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .I1(p_0_in17_in),
        .I2(sync_fifo_rd_en_r1),
        .I3(\unalgnd_pxl_cntr[15]_i_7_n_0 ),
        .O(\cdf_wr_data_r[32]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data_r[32]_i_11 
       (.I0(\unalgnd_pxl_cntr_reg_n_0_[2] ),
        .I1(\unalgnd_pxl_cntr_reg_n_0_[3] ),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[1] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[0] ),
        .O(\cdf_wr_data_r[32]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cdf_wr_data_r[32]_i_12 
       (.I0(\unalgnd_pxl_cntr_reg_n_0_[8] ),
        .I1(\unalgnd_pxl_cntr_reg_n_0_[15] ),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[4] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[9] ),
        .I4(\cdf_wr_data_r[32]_i_25_n_0 ),
        .I5(\cdf_wr_data_r[32]_i_26_n_0 ),
        .O(\cdf_wr_data_r[32]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cdf_wr_data_r[32]_i_13 
       (.I0(raw10_en_r_reg_rep_n_0),
        .I1(raw14_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[32]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555155555)) 
    \cdf_wr_data_r[32]_i_14 
       (.I0(pixel_dn_1),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(p_0_in17_in),
        .I4(sync_fifo_rd_en_r1),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .O(\cdf_wr_data_r[32]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0116)) 
    \cdf_wr_data_r[32]_i_15 
       (.I0(raw8_en_r),
        .I1(raw10_en_r),
        .I2(raw12_en_r),
        .I3(raw14_en_r),
        .O(\cdf_wr_data_r[32]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hEFDF)) 
    \cdf_wr_data_r[32]_i_17 
       (.I0(pxl_cntr_reg[3]),
        .I1(pxl_cntr_reg[2]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[32]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cdf_wr_data_r[32]_i_18 
       (.I0(\pxl_cntr_1_reg_n_0_[2] ),
        .I1(\pxl_cntr_1_reg_n_0_[1] ),
        .I2(\pxl_cntr_1_reg_n_0_[0] ),
        .O(\cdf_wr_data_r[32]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \cdf_wr_data_r[32]_i_19 
       (.I0(\pxl_cntr_1_reg_n_0_[0] ),
        .I1(\pxl_cntr_1_reg_n_0_[1] ),
        .I2(\pxl_cntr_1_reg_n_0_[2] ),
        .I3(pixel_dn_1),
        .I4(raw12_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[32]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hA8880000AAAAAAAA)) 
    \cdf_wr_data_r[32]_i_2 
       (.I0(\cdf_wr_data_r[32]_i_3_n_0 ),
        .I1(\cdf_wr_data_r[32]_i_4_n_0 ),
        .I2(pixel_dn_c),
        .I3(raw8_en_r),
        .I4(\cdf_wr_data_r[32]_i_5_n_0 ),
        .I5(\cdf_wr_data_r[32]_i_6_n_0 ),
        .O(cdf_wr_data_c[32]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data_r[32]_i_20 
       (.I0(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I1(pxl_cntr_reg[2]),
        .O(\cdf_wr_data_r[32]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h6F6F6FFF)) 
    \cdf_wr_data_r[32]_i_21 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .I1(p_0_in17_in),
        .I2(sync_fifo_rd_en_r1),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[32]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h8030803080300000)) 
    \cdf_wr_data_r[32]_i_22 
       (.I0(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .I2(sync_fifo_rd_en_r1),
        .I3(p_0_in17_in),
        .I4(rgb565_en_r),
        .I5(yuv_422_8b_en_r),
        .O(\cdf_wr_data_r[32]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9010101000000000)) 
    \cdf_wr_data_r[32]_i_23 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .I1(p_0_in17_in),
        .I2(sync_fifo_rd_en_r1),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(\pxl_cntr_reg[1]_rep_n_0 ),
        .I5(raw8_en_r),
        .O(\cdf_wr_data_r[32]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cdf_wr_data_r[32]_i_24 
       (.I0(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[32]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data_r[32]_i_25 
       (.I0(\unalgnd_pxl_cntr_reg_n_0_[12] ),
        .I1(\unalgnd_pxl_cntr_reg_n_0_[11] ),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[14] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[13] ),
        .O(\cdf_wr_data_r[32]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data_r[32]_i_26 
       (.I0(\unalgnd_pxl_cntr_reg_n_0_[6] ),
        .I1(\unalgnd_pxl_cntr_reg_n_0_[5] ),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[10] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[7] ),
        .O(\cdf_wr_data_r[32]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFE)) 
    \cdf_wr_data_r[32]_i_3 
       (.I0(\cdf_wr_data_r[32]_i_7_n_0 ),
        .I1(\cdf_wr_data_r[32]_i_8_n_0 ),
        .I2(\cdf_wr_data_r[32]_i_9_n_0 ),
        .I3(\cdf_wr_data_r[32]_i_10_n_0 ),
        .I4(\cdf_wr_data_r[32]_i_11_n_0 ),
        .I5(\cdf_wr_data_r[32]_i_12_n_0 ),
        .O(\cdf_wr_data_r[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCFC5444)) 
    \cdf_wr_data_r[32]_i_4 
       (.I0(\cdf_wr_data_r[32]_i_13_n_0 ),
        .I1(pixel_dn_1),
        .I2(pxl_cntr_reg[2]),
        .I3(pxl_cntr_reg[3]),
        .I4(raw12_en_r),
        .I5(\cdf_wr_data_r[32]_i_14_n_0 ),
        .O(\cdf_wr_data_r[32]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cdf_wr_data_r[32]_i_5 
       (.I0(\cdf_wr_data_r[32]_i_15_n_0 ),
        .I1(rgb888_en_r_reg_rep__0_n_0),
        .I2(rgb565_en_r_reg_rep__0_n_0),
        .I3(yuv_422_8b_en_r_reg_rep__0_n_0),
        .O(\cdf_wr_data_r[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0DFF5555FF)) 
    \cdf_wr_data_r[32]_i_6 
       (.I0(pixel_dn_c),
        .I1(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8),
        .I2(pixel_dn_1),
        .I3(yuv_422_8b_en_r),
        .I4(rgb565_en_r),
        .I5(rgb888_en_r),
        .O(\cdf_wr_data_r[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5504555504040404)) 
    \cdf_wr_data_r[32]_i_7 
       (.I0(\cdf_wr_data_r[32]_i_13_n_0 ),
        .I1(pixel_valid_c),
        .I2(\cdf_wr_data_r[32]_i_17_n_0 ),
        .I3(\cdf_wr_data_r[32]_i_18_n_0 ),
        .I4(\pxl_cntr_1_reg_n_0_[3] ),
        .I5(pixel_dn_1),
        .O(\cdf_wr_data_r[32]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAABA)) 
    \cdf_wr_data_r[32]_i_8 
       (.I0(\cdf_wr_data_r[32]_i_19_n_0 ),
        .I1(\cdf_wr_data_r[32]_i_20_n_0 ),
        .I2(raw12_en_r),
        .I3(\cdf_wr_data_r[32]_i_21_n_0 ),
        .I4(\cdf_wr_data_r[32]_i_22_n_0 ),
        .I5(\cdf_wr_data_r[32]_i_23_n_0 ),
        .O(\cdf_wr_data_r[32]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA088808880888)) 
    \cdf_wr_data_r[32]_i_9 
       (.I0(rgb888_en_r_reg_rep__0_n_0),
        .I1(pixel_dn_1),
        .I2(\pxl_cntr_1_reg_n_0_[1] ),
        .I3(\pxl_cntr_1_reg_n_0_[0] ),
        .I4(pixel_valid_c),
        .I5(\cdf_wr_data_r[32]_i_24_n_0 ),
        .O(\cdf_wr_data_r[32]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFD58EFE5AD084A40)) 
    \cdf_wr_data_r[3]_i_11 
       (.I0(pxl_cntr_reg[2]),
        .I1(raw8_data_in_0[3]),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .I3(raw8_data_in_2[3]),
        .I4(pxl_cntr_reg[0]),
        .I5(raw8_data_in_1[3]),
        .O(\cdf_wr_data_r[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \cdf_wr_data_r[3]_i_12 
       (.I0(raw8_data_in_2[3]),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(raw8_data_in_1[3]),
        .I3(pxl_cntr_reg[0]),
        .I4(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[3]_i_13 
       (.I0(raw8_data_in_2[3]),
        .I1(pxl_cntr_reg[0]),
        .I2(raw8_data_in_1[3]),
        .O(\cdf_wr_data_r[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAF2F2FAFA0AFA)) 
    \cdf_wr_data_r[3]_i_2 
       (.I0(\cdf_wr_data_r[3]_i_4_n_0 ),
        .I1(\cdf_wr_data_r[6]_i_4_n_0 ),
        .I2(rgb888_en_r),
        .I3(\cdf_wr_data_r[3]_i_5_n_0 ),
        .I4(rgb565_en_r),
        .I5(yuv_422_8b_en_r),
        .O(\cdf_wr_data_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    \cdf_wr_data_r[3]_i_4 
       (.I0(yuv_422_8b_en_r_reg_rep__0_n_0),
        .I1(rgb565_en_r_reg_rep__0_n_0),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[8] ),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(\sync_fifo_rd_data_r1_reg_n_0_[8] ),
        .O(\cdf_wr_data_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \cdf_wr_data_r[3]_i_5 
       (.I0(raw8_data_in_1[3]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[5] ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I4(\sync_fifo_rd_data_r1_reg_n_0_[13] ),
        .I5(pxl_cntr_reg[1]),
        .O(\cdf_wr_data_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[3]_i_7 
       (.I0(raw8_data_in_3[3]),
        .I1(raw8_data_in_1[3]),
        .I2(pxl_cntr_reg[0]),
        .I3(raw8_data_in_2[3]),
        .I4(\pxl_cntr_reg[1]_rep_n_0 ),
        .I5(raw8_data_in_0[3]),
        .O(\cdf_wr_data_r[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \cdf_wr_data_r[4]_i_12 
       (.I0(raw8_data_in_0[4]),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(raw8_data_in_1[4]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .O(\cdf_wr_data_r[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAACCF0AA)) 
    \cdf_wr_data_r[4]_i_15 
       (.I0(raw8_data_in_0[4]),
        .I1(raw8_data_in_1[4]),
        .I2(raw8_data_in_2[4]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(pxl_cntr_reg[2]),
        .O(\cdf_wr_data_r[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[4]_i_16 
       (.I0(raw8_data_in_3[4]),
        .I1(raw8_data_in_2[4]),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(raw8_data_in_1[4]),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(raw8_data_in_0[4]),
        .O(\cdf_wr_data_r[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAF2F2FAFA0AFA)) 
    \cdf_wr_data_r[4]_i_2 
       (.I0(\cdf_wr_data_r[4]_i_4_n_0 ),
        .I1(\cdf_wr_data_r[7]_i_5_n_0 ),
        .I2(rgb888_en_r),
        .I3(\cdf_wr_data_r[4]_i_5_n_0 ),
        .I4(rgb565_en_r),
        .I5(yuv_422_8b_en_r),
        .O(\cdf_wr_data_r[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    \cdf_wr_data_r[4]_i_4 
       (.I0(yuv_422_8b_en_r_reg_rep__0_n_0),
        .I1(rgb565_en_r_reg_rep__0_n_0),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[9] ),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(\sync_fifo_rd_data_r1_reg_n_0_[9] ),
        .O(\cdf_wr_data_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[4]_i_5 
       (.I0(raw8_data_in_1[4]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[6] ),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(\sync_fifo_rd_data_r1_reg_n_0_[14] ),
        .I4(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .O(\cdf_wr_data_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h757557F77F7F57F7)) 
    \cdf_wr_data_r[4]_i_9 
       (.I0(\cdf_wr_data_r[31]_i_10_n_0 ),
        .I1(raw8_data_in_1[4]),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(raw8_data_in_2[4]),
        .I4(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I5(raw8_data_in_0[4]),
        .O(\cdf_wr_data_r[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \cdf_wr_data_r[5]_i_10 
       (.I0(raw8_data_in_0[5]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(raw8_data_in_1[5]),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\cdf_wr_data_r[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[5]_i_12 
       (.I0(raw8_data_in_3[5]),
        .I1(raw8_data_in_1[5]),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(raw8_data_in_2[5]),
        .I4(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I5(raw8_data_in_0[5]),
        .O(\cdf_wr_data_r[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFD58EFE5AD084A40)) 
    \cdf_wr_data_r[5]_i_14 
       (.I0(pxl_cntr_reg[2]),
        .I1(raw8_data_in_0[5]),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(raw8_data_in_2[5]),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(raw8_data_in_1[5]),
        .O(\cdf_wr_data_r[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \cdf_wr_data_r[5]_i_16 
       (.I0(raw8_data_in_2[5]),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(raw8_data_in_1[5]),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(raw8_data_in_0[5]),
        .O(\cdf_wr_data_r[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3F3F5F50FFF)) 
    \cdf_wr_data_r[5]_i_2 
       (.I0(\cdf_wr_data_r[5]_i_4_n_0 ),
        .I1(\cdf_wr_data_r[8]_i_8_n_0 ),
        .I2(rgb888_en_r_reg_rep_n_0),
        .I3(\cdf_wr_data_r[5]_i_5_n_0 ),
        .I4(rgb565_en_r_reg_rep_n_0),
        .I5(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[5]_i_4 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[12] ),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[12] ),
        .O(\cdf_wr_data_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[5]_i_5 
       (.I0(raw8_data_in_1[5]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[7] ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\sync_fifo_rd_data_r1_reg_n_0_[15] ),
        .I4(pxl_cntr_reg[1]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .O(\cdf_wr_data_r[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h505003F35F5F03F3)) 
    \cdf_wr_data_r[6]_i_12 
       (.I0(raw8_data_in_3[6]),
        .I1(raw8_data_in_0[6]),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(raw8_data_in_1[6]),
        .I4(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I5(raw8_data_in_2[6]),
        .O(\cdf_wr_data_r[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \cdf_wr_data_r[6]_i_14 
       (.I0(raw8_data_in_2[6]),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(raw8_data_in_1[6]),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(raw8_data_in_0[6]),
        .O(\cdf_wr_data_r[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \cdf_wr_data_r[6]_i_15 
       (.I0(raw8_data_in_0[6]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(raw8_data_in_1[6]),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[6]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cdf_wr_data_r[6]_i_16 
       (.I0(raw8_data_in_1[6]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I2(raw8_data_in_2[6]),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .O(\cdf_wr_data_r[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFCBBFC8830BB3088)) 
    \cdf_wr_data_r[6]_i_18 
       (.I0(raw8_data_in_2[6]),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(raw8_data_in_1[6]),
        .I3(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I4(raw8_data_in_0[6]),
        .I5(raw8_data_in_3[6]),
        .O(\cdf_wr_data_r[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3F3F5F50FFF)) 
    \cdf_wr_data_r[6]_i_2 
       (.I0(\cdf_wr_data_r[6]_i_4_n_0 ),
        .I1(\cdf_wr_data_r[9]_i_8_n_0 ),
        .I2(rgb888_en_r_reg_rep_n_0),
        .I3(\cdf_wr_data_r[6]_i_5_n_0 ),
        .I4(rgb565_en_r_reg_rep_n_0),
        .I5(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[6]_i_4 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[13] ),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[13] ),
        .O(\cdf_wr_data_r[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[6]_i_5 
       (.I0(raw8_data_in_1[6]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[8] ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .I4(pxl_cntr_reg[1]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[8] ),
        .O(\cdf_wr_data_r[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C0005555)) 
    \cdf_wr_data_r[6]_i_9 
       (.I0(\cdf_wr_data_r[6]_i_12_n_0 ),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(raw8_data_in_0[6]),
        .I4(pxl_cntr_reg[2]),
        .I5(pxl_cntr_reg[3]),
        .O(\cdf_wr_data_r[6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cdf_wr_data_r[7]_i_10 
       (.I0(pxl_cntr_reg[2]),
        .I1(pxl_cntr_reg[3]),
        .O(\cdf_wr_data_r[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[7]_i_11 
       (.I0(raw8_data_in_2[7]),
        .I1(raw8_data_in_0[7]),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep_n_0 ),
        .I4(raw8_data_in_1[7]),
        .O(\cdf_wr_data_r[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \cdf_wr_data_r[7]_i_12 
       (.I0(raw8_data_in_0[7]),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(raw8_data_in_2[7]),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_1[7]),
        .O(\cdf_wr_data_r[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \cdf_wr_data_r[7]_i_14 
       (.I0(raw8_data_in_1[7]),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(raw8_data_in_0[7]),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_2[7]),
        .O(\cdf_wr_data_r[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \cdf_wr_data_r[7]_i_16 
       (.I0(raw8_data_in_2[7]),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(raw8_data_in_1[7]),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_0[7]),
        .O(\cdf_wr_data_r[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[7]_i_17 
       (.I0(raw8_data_in_3[7]),
        .I1(raw8_data_in_1[7]),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_2[7]),
        .I4(\pxl_cntr_reg[1]_rep_n_0 ),
        .I5(raw8_data_in_0[7]),
        .O(\cdf_wr_data_r[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3F3F5F50FFF)) 
    \cdf_wr_data_r[7]_i_2 
       (.I0(\cdf_wr_data_r[7]_i_5_n_0 ),
        .I1(\cdf_wr_data_r[10]_i_8_n_0 ),
        .I2(rgb888_en_r_reg_rep_n_0),
        .I3(\cdf_wr_data_r[7]_i_6_n_0 ),
        .I4(rgb565_en_r_reg_rep_n_0),
        .I5(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hF9F9F9FF)) 
    \cdf_wr_data_r[7]_i_4 
       (.I0(p_0_in17_in),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .I2(comb_data_en_c),
        .I3(sync_fifo_rd_en_r1),
        .I4(comb_data_en_r),
        .O(\cdf_wr_data_r[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[7]_i_5 
       (.I0(\sync_fifo_rd_data_r1_reg_n_0_[14] ),
        .I1(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .O(\cdf_wr_data_r[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[7]_i_6 
       (.I0(raw8_data_in_1[7]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[9] ),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .I4(pxl_cntr_reg[1]),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[9] ),
        .O(\cdf_wr_data_r[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[8]_i_10 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[10] ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_1[0]),
        .I4(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[10] ),
        .O(\cdf_wr_data_r[8]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[8]_i_11 
       (.I0(raw8_data_in_2[0]),
        .I1(raw8_data_in_0[0]),
        .I2(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I4(raw8_data_in_1[0]),
        .O(\cdf_wr_data_r[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[8]_i_12 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[16] ),
        .I1(raw8_data_in_2[0]),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(raw8_data_in_1[0]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(raw8_data_in_0[0]),
        .O(\cdf_wr_data_r[8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hCFC0A0A0)) 
    \cdf_wr_data_r[8]_i_14 
       (.I0(raw8_data_in_1[0]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[14] ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(raw8_data_in_0[0]),
        .I4(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[8]_i_15 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[12] ),
        .I1(raw8_data_in_2[0]),
        .I2(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I3(raw8_data_in_1[0]),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(raw8_data_in_0[0]),
        .O(\cdf_wr_data_r[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3F3F5F50FFF)) 
    \cdf_wr_data_r[8]_i_3 
       (.I0(\cdf_wr_data_r[8]_i_8_n_0 ),
        .I1(\cdf_wr_data_r[8]_i_9_n_0 ),
        .I2(rgb888_en_r_reg_rep_n_0),
        .I3(\cdf_wr_data_r[8]_i_10_n_0 ),
        .I4(rgb565_en_r_reg_rep_n_0),
        .I5(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \cdf_wr_data_r[8]_i_6 
       (.I0(raw8_data_in_1[0]),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_0[0]),
        .I4(raw8_data_in_2[0]),
        .I5(raw8_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \cdf_wr_data_r[8]_i_8 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[15] ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[8]_i_9 
       (.I0(raw8_data_in_1[0]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(raw8_data_in_0[0]),
        .O(\cdf_wr_data_r[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[9]_i_10 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[11] ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_1[1]),
        .I4(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[11] ),
        .O(\cdf_wr_data_r[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[9]_i_11 
       (.I0(\sync_fifo_rd_data_r3_reg_n_0_[13] ),
        .I1(raw8_data_in_2[1]),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(raw8_data_in_1[1]),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(raw8_data_in_0[1]),
        .O(\cdf_wr_data_r[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \cdf_wr_data_r[9]_i_14 
       (.I0(raw8_data_in_2[1]),
        .I1(raw8_data_in_0[1]),
        .I2(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(raw8_data_in_1[1]),
        .O(\cdf_wr_data_r[9]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \cdf_wr_data_r[9]_i_15 
       (.I0(raw8_data_in_1[1]),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[15] ),
        .I2(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I3(\pxl_cntr_reg[0]_rep_n_0 ),
        .I4(raw8_data_in_0[1]),
        .O(\cdf_wr_data_r[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \cdf_wr_data_r[9]_i_16 
       (.I0(raw8_data_in_1[1]),
        .I1(raw8_data_in_0[1]),
        .I2(raw8_data_in_2[1]),
        .I3(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .I5(\sync_fifo_rd_data_r3_reg_n_0_[17] ),
        .O(\cdf_wr_data_r[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3F3F5F50FFF)) 
    \cdf_wr_data_r[9]_i_3 
       (.I0(\cdf_wr_data_r[9]_i_8_n_0 ),
        .I1(\cdf_wr_data_r[9]_i_9_n_0 ),
        .I2(rgb888_en_r_reg_rep_n_0),
        .I3(\cdf_wr_data_r[9]_i_10_n_0 ),
        .I4(rgb565_en_r_reg_rep_n_0),
        .I5(yuv_422_8b_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \cdf_wr_data_r[9]_i_6 
       (.I0(raw8_data_in_1[1]),
        .I1(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .I3(raw8_data_in_0[1]),
        .I4(raw8_data_in_2[1]),
        .I5(raw8_en_r_reg_rep_n_0),
        .O(\cdf_wr_data_r[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \cdf_wr_data_r[9]_i_8 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .I1(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .I2(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\cdf_wr_data_r[9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cdf_wr_data_r[9]_i_9 
       (.I0(raw8_data_in_1[1]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .I2(raw8_data_in_0[1]),
        .O(\cdf_wr_data_r[9]_i_9_n_0 ));
  FDRE \cdf_wr_data_r_reg[0] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[0]),
        .Q(\^cdf_wr_data [0]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[10] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[10]),
        .Q(\^cdf_wr_data [10]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[11] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[11]),
        .Q(\^cdf_wr_data [11]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[12] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[12]),
        .Q(\^cdf_wr_data [12]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[13] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[13]),
        .Q(\^cdf_wr_data [13]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[14] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[14]),
        .Q(\^cdf_wr_data [14]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[15] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[15]),
        .Q(\^cdf_wr_data [15]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[16] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[16]),
        .Q(\^cdf_wr_data [16]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[17] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[17]),
        .Q(\^cdf_wr_data [17]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[18] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[18]),
        .Q(\^cdf_wr_data [18]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[19] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[19]),
        .Q(\^cdf_wr_data [19]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[1] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[1]),
        .Q(\^cdf_wr_data [1]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[20] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[20]),
        .Q(\^cdf_wr_data [20]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[21] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[21]),
        .Q(\^cdf_wr_data [21]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[22] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[22]),
        .Q(\^cdf_wr_data [22]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[23] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[23]),
        .Q(\^cdf_wr_data [23]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[24] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[24]),
        .Q(\^cdf_wr_data [24]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  MUXF7 \cdf_wr_data_r_reg[24]_i_3 
       (.I0(\cdf_wr_data_r[24]_i_7_n_0 ),
        .I1(\cdf_wr_data_r[24]_i_8_n_0 ),
        .O(\cdf_wr_data_r_reg[24]_i_3_n_0 ),
        .S(pxl_cntr_reg[3]));
  FDRE \cdf_wr_data_r_reg[25] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[25]),
        .Q(\^cdf_wr_data [25]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  MUXF7 \cdf_wr_data_r_reg[25]_i_3 
       (.I0(\cdf_wr_data_r[25]_i_7_n_0 ),
        .I1(\cdf_wr_data_r[25]_i_8_n_0 ),
        .O(\cdf_wr_data_r_reg[25]_i_3_n_0 ),
        .S(pxl_cntr_reg[3]));
  FDRE \cdf_wr_data_r_reg[26] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[26]),
        .Q(\^cdf_wr_data [26]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[27] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[27]),
        .Q(\^cdf_wr_data [27]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[28] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[28]),
        .Q(\^cdf_wr_data [28]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  MUXF7 \cdf_wr_data_r_reg[28]_i_5 
       (.I0(\cdf_wr_data_r[28]_i_8_n_0 ),
        .I1(\cdf_wr_data_r[28]_i_9_n_0 ),
        .O(\cdf_wr_data_r_reg[28]_i_5_n_0 ),
        .S(pxl_cntr_reg[3]));
  FDRE \cdf_wr_data_r_reg[29] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[29]),
        .Q(\^cdf_wr_data [29]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  MUXF7 \cdf_wr_data_r_reg[29]_i_3 
       (.I0(\cdf_wr_data_r[29]_i_7_n_0 ),
        .I1(\cdf_wr_data_r[29]_i_8_n_0 ),
        .O(\cdf_wr_data_r_reg[29]_i_3_n_0 ),
        .S(pxl_cntr_reg[3]));
  FDRE \cdf_wr_data_r_reg[2] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[2]),
        .Q(\^cdf_wr_data [2]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[30] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[30]),
        .Q(\^cdf_wr_data [30]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  MUXF7 \cdf_wr_data_r_reg[30]_i_6 
       (.I0(\cdf_wr_data_r[30]_i_9_n_0 ),
        .I1(\cdf_wr_data_r[30]_i_10_n_0 ),
        .O(\cdf_wr_data_r_reg[30]_i_6_n_0 ),
        .S(pxl_cntr_reg[3]));
  FDRE \cdf_wr_data_r_reg[31] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[31]),
        .Q(\^cdf_wr_data [31]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[32] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[32]),
        .Q(\^cdf_wr_data [32]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[3] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[3]),
        .Q(\^cdf_wr_data [3]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[4] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[4]),
        .Q(\^cdf_wr_data [4]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[5] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[5]),
        .Q(\^cdf_wr_data [5]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[6] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[6]),
        .Q(\^cdf_wr_data [6]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[7] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[7]),
        .Q(\^cdf_wr_data [7]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[8] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[8]),
        .Q(\^cdf_wr_data [8]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \cdf_wr_data_r_reg[9] 
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_data_c[9]),
        .Q(\^cdf_wr_data [9]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  LUT3 #(
    .INIT(8'hFE)) 
    cdf_wr_en_r_i_1
       (.I0(\cdf_wr_data_r[32]_i_3_n_0 ),
        .I1(\cdf_wr_data_r[30]_i_2_n_0 ),
        .I2(sync_fifo_rd_en_INST_0_i_1_n_0),
        .O(cdf_wr_en_c));
  FDRE cdf_wr_en_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(cdf_wr_en_c),
        .Q(cdf_wr_en),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE comb_data_en_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(comb_data_en_c),
        .Q(comb_data_en_r),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h04)) 
    pixel_dn_1_i_1
       (.I0(p_0_in17_in),
        .I1(sync_fifo_rd_en_r1),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .O(pixel_dn_c));
  FDRE pixel_dn_1_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(pixel_dn_c),
        .Q(pixel_dn_1),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE pixel_dn_2_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(pixel_dn_1),
        .Q(pixel_dn_2),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pxl_cntr[0]_i_1 
       (.I0(pxl_cntr_reg[0]),
        .O(\pxl_cntr[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pxl_cntr[0]_rep__0_i_1 
       (.I0(pxl_cntr_reg[0]),
        .O(\pxl_cntr[0]_rep__0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pxl_cntr[0]_rep__1_i_1 
       (.I0(pxl_cntr_reg[0]),
        .O(\pxl_cntr[0]_rep__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pxl_cntr[0]_rep_i_1 
       (.I0(pxl_cntr_reg[0]),
        .O(\pxl_cntr[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pxl_cntr[1]_i_1 
       (.I0(pxl_cntr_reg[1]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \pxl_cntr[1]_rep__0_i_1 
       (.I0(pxl_cntr_reg[1]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\pxl_cntr[1]_rep__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pxl_cntr[1]_rep__1_i_1 
       (.I0(pxl_cntr_reg[1]),
        .I1(\pxl_cntr_reg[0]_rep_n_0 ),
        .O(\pxl_cntr[1]_rep__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pxl_cntr[1]_rep_i_1 
       (.I0(pxl_cntr_reg[1]),
        .I1(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .O(\pxl_cntr[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pxl_cntr[2]_i_1 
       (.I0(pxl_cntr_reg[2]),
        .I1(pxl_cntr_reg[0]),
        .I2(\pxl_cntr_reg[1]_rep_n_0 ),
        .O(\pxl_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pxl_cntr[3]_i_1 
       (.I0(pxl_cntr_reg[3]),
        .I1(\pxl_cntr_reg[1]_rep_n_0 ),
        .I2(pxl_cntr_reg[0]),
        .I3(pxl_cntr_reg[2]),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \pxl_cntr_1[3]_i_1 
       (.I0(pixel_dn_2),
        .I1(sensr_rst_n),
        .O(pxl_cntr_1));
  FDRE \pxl_cntr_1_reg[0] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .Q(\pxl_cntr_1_reg_n_0_[0] ),
        .R(pxl_cntr_1));
  FDRE \pxl_cntr_1_reg[1] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .Q(\pxl_cntr_1_reg_n_0_[1] ),
        .R(pxl_cntr_1));
  FDRE \pxl_cntr_1_reg[2] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(pxl_cntr_reg[2]),
        .Q(\pxl_cntr_1_reg_n_0_[2] ),
        .R(pxl_cntr_1));
  FDRE \pxl_cntr_1_reg[3] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(pxl_cntr_reg[3]),
        .Q(\pxl_cntr_1_reg_n_0_[3] ),
        .R(pxl_cntr_1));
  (* ORIG_CELL_NAME = "pxl_cntr_reg[0]" *) 
  FDRE \pxl_cntr_reg[0] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\pxl_cntr[0]_i_1_n_0 ),
        .Q(pxl_cntr_reg[0]),
        .R(pxl_cntr_1));
  (* ORIG_CELL_NAME = "pxl_cntr_reg[0]" *) 
  FDRE \pxl_cntr_reg[0]_rep 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\pxl_cntr[0]_rep_i_1_n_0 ),
        .Q(\pxl_cntr_reg[0]_rep_n_0 ),
        .R(pxl_cntr_1));
  (* ORIG_CELL_NAME = "pxl_cntr_reg[0]" *) 
  FDRE \pxl_cntr_reg[0]_rep__0 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\pxl_cntr[0]_rep__0_i_1_n_0 ),
        .Q(\pxl_cntr_reg[0]_rep__0_n_0 ),
        .R(pxl_cntr_1));
  (* ORIG_CELL_NAME = "pxl_cntr_reg[0]" *) 
  FDRE \pxl_cntr_reg[0]_rep__1 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\pxl_cntr[0]_rep__1_i_1_n_0 ),
        .Q(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .R(pxl_cntr_1));
  (* ORIG_CELL_NAME = "pxl_cntr_reg[1]" *) 
  FDRE \pxl_cntr_reg[1] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(p_0_in__0[1]),
        .Q(pxl_cntr_reg[1]),
        .R(pxl_cntr_1));
  (* ORIG_CELL_NAME = "pxl_cntr_reg[1]" *) 
  FDRE \pxl_cntr_reg[1]_rep 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\pxl_cntr[1]_rep_i_1_n_0 ),
        .Q(\pxl_cntr_reg[1]_rep_n_0 ),
        .R(pxl_cntr_1));
  (* ORIG_CELL_NAME = "pxl_cntr_reg[1]" *) 
  FDRE \pxl_cntr_reg[1]_rep__0 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\pxl_cntr[1]_rep__0_i_1_n_0 ),
        .Q(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .R(pxl_cntr_1));
  (* ORIG_CELL_NAME = "pxl_cntr_reg[1]" *) 
  FDRE \pxl_cntr_reg[1]_rep__1 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\pxl_cntr[1]_rep__1_i_1_n_0 ),
        .Q(\pxl_cntr_reg[1]_rep__1_n_0 ),
        .R(pxl_cntr_1));
  FDRE \pxl_cntr_reg[2] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\pxl_cntr[2]_i_1_n_0 ),
        .Q(pxl_cntr_reg[2]),
        .R(pxl_cntr_1));
  FDRE \pxl_cntr_reg[3] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(p_0_in__0[3]),
        .Q(pxl_cntr_reg[3]),
        .R(pxl_cntr_1));
  LUT6 #(
    .INIT(64'h4444744400000000)) 
    raw10_en_r_i_1
       (.I0(pixel_dn_1),
        .I1(raw10_en_r),
        .I2(raw10_en_r_i_2_n_0),
        .I3(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I4(rgb565_en_r_i_2_n_0),
        .I5(sensr_rst_n),
        .O(raw10_en_r_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    raw10_en_r_i_2
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .O(raw10_en_r_i_2_n_0));
  (* ORIG_CELL_NAME = "raw10_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE raw10_en_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(raw10_en_r_i_1_n_0),
        .Q(raw10_en_r),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "raw10_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE raw10_en_r_reg_rep
       (.C(sensr_clk),
        .CE(1'b1),
        .D(raw10_en_r_i_1_n_0),
        .Q(raw10_en_r_reg_rep_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "raw10_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE raw10_en_r_reg_rep__0
       (.C(sensr_clk),
        .CE(1'b1),
        .D(raw10_en_r_i_1_n_0),
        .Q(raw10_en_r_reg_rep__0_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444474400000000)) 
    raw12_en_r_i_1
       (.I0(pixel_dn_1),
        .I1(raw12_en_r),
        .I2(raw12_en_r_i_2_n_0),
        .I3(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .I5(sensr_rst_n),
        .O(raw12_en_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    raw12_en_r_i_2
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .O(raw12_en_r_i_2_n_0));
  (* ORIG_CELL_NAME = "raw12_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE raw12_en_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(raw12_en_r_i_1_n_0),
        .Q(raw12_en_r),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "raw12_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE raw12_en_r_reg_rep
       (.C(sensr_clk),
        .CE(1'b1),
        .D(raw12_en_r_i_1_n_0),
        .Q(raw12_en_r_reg_rep_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4744444400000000)) 
    raw14_en_r_i_1
       (.I0(pixel_dn_2),
        .I1(raw14_en_r),
        .I2(raw14_en_r_i_2_n_0),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .I5(sensr_rst_n),
        .O(raw14_en_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    raw14_en_r_i_2
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .I2(p_0_in17_in),
        .I3(raw14_en_r_i_3_n_0),
        .I4(comb_data_en_c),
        .I5(raw14_en_r_i_4_n_0),
        .O(raw14_en_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h1)) 
    raw14_en_r_i_3
       (.I0(comb_data_en_r),
        .I1(sync_fifo_rd_en_r1),
        .O(raw14_en_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h08)) 
    raw14_en_r_i_4
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .O(raw14_en_r_i_4_n_0));
  (* ORIG_CELL_NAME = "raw14_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE raw14_en_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(raw14_en_r_i_1_n_0),
        .Q(raw14_en_r),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "raw14_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE raw14_en_r_reg_rep
       (.C(sensr_clk),
        .CE(1'b1),
        .D(raw14_en_r_i_1_n_0),
        .Q(raw14_en_r_reg_rep_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "raw14_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE raw14_en_r_reg_rep__0
       (.C(sensr_clk),
        .CE(1'b1),
        .D(raw14_en_r_i_1_n_0),
        .Q(raw14_en_r_reg_rep__0_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h47440000)) 
    raw8_en_r_i_1
       (.I0(pixel_dn_1),
        .I1(raw8_en_r),
        .I2(raw8_en_r_i_2_n_0),
        .I3(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I4(sensr_rst_n),
        .O(raw8_en_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hCFFFCFFFCEBFCCFF)) 
    raw8_en_r_i_2
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .O(raw8_en_r_i_2_n_0));
  (* ORIG_CELL_NAME = "raw8_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE raw8_en_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(raw8_en_r_i_1_n_0),
        .Q(raw8_en_r),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "raw8_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE raw8_en_r_reg_rep
       (.C(sensr_clk),
        .CE(1'b1),
        .D(raw8_en_r_i_1_n_0),
        .Q(raw8_en_r_reg_rep_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4474444400000000)) 
    rgb565_en_r_i_1
       (.I0(pixel_dn_2),
        .I1(rgb565_en_r),
        .I2(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I3(rgb565_en_r_i_2_n_0),
        .I4(rgb565_en_r_i_3_n_0),
        .I5(sensr_rst_n),
        .O(rgb565_en_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    rgb565_en_r_i_2
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .O(rgb565_en_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h1)) 
    rgb565_en_r_i_3
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .O(rgb565_en_r_i_3_n_0));
  (* ORIG_CELL_NAME = "rgb565_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rgb565_en_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(rgb565_en_r_i_1_n_0),
        .Q(rgb565_en_r),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rgb565_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rgb565_en_r_reg_rep
       (.C(sensr_clk),
        .CE(1'b1),
        .D(rgb565_en_r_i_1_n_0),
        .Q(rgb565_en_r_reg_rep_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rgb565_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rgb565_en_r_reg_rep__0
       (.C(sensr_clk),
        .CE(1'b1),
        .D(rgb565_en_r_i_1_n_0),
        .Q(rgb565_en_r_reg_rep__0_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444700000000)) 
    rgb888_en_r_i_1
       (.I0(pixel_dn_2),
        .I1(rgb888_en_r),
        .I2(raw14_en_r_i_2_n_0),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .I5(sensr_rst_n),
        .O(rgb888_en_r_i_1_n_0));
  (* ORIG_CELL_NAME = "rgb888_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rgb888_en_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(rgb888_en_r_i_1_n_0),
        .Q(rgb888_en_r),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rgb888_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rgb888_en_r_reg_rep
       (.C(sensr_clk),
        .CE(1'b1),
        .D(rgb888_en_r_i_1_n_0),
        .Q(rgb888_en_r_reg_rep_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rgb888_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rgb888_en_r_reg_rep__0
       (.C(sensr_clk),
        .CE(1'b1),
        .D(rgb888_en_r_i_1_n_0),
        .Q(rgb888_en_r_reg_rep__0_n_0),
        .R(1'b0));
  FDRE \sync_fifo_rd_data_cr_reg[0] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[0]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[10] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[10]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[10] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[11] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[11]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[11] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[12] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[12]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[12] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[13] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[13]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[13] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[14] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[14]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[15] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[15]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[16] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[16]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[17] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[17]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[18] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[18]),
        .Q(raw8_data_in_0[0]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[19] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[19]),
        .Q(raw8_data_in_0[1]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[1] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[1]),
        .Q(p_0_in17_in),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[20] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[20]),
        .Q(raw8_data_in_0[2]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[21] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[21]),
        .Q(raw8_data_in_0[3]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[22] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[22]),
        .Q(raw8_data_in_0[4]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[23] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[23]),
        .Q(raw8_data_in_0[5]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[24] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[24]),
        .Q(raw8_data_in_0[6]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[25] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[25]),
        .Q(raw8_data_in_0[7]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[2] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[2]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[3] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[3]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[4] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[4]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[5] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[5]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[6] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[6]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[7] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[7]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[8] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[8]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[8] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_cr_reg[9] 
       (.C(sensr_clk),
        .CE(sync_fifo_rd_en_r0),
        .D(sync_fifo_rd_data[9]),
        .Q(\sync_fifo_rd_data_cr_reg_n_0_[9] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  LUT3 #(
    .INIT(8'h82)) 
    \sync_fifo_rd_data_r1[25]_i_1 
       (.I0(sync_fifo_rd_en_r1),
        .I1(p_0_in17_in),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .O(pixel_valid_c));
  FDRE \sync_fifo_rd_data_r1_reg[10] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[10] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[10] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[11] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[11] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[11] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[12] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[12] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[12] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[13] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[13] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[13] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[14] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[14] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[15] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[15] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[16] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[17] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[18] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_0[0]),
        .Q(raw8_data_in_1[0]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[19] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_0[1]),
        .Q(raw8_data_in_1[1]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[20] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_0[2]),
        .Q(raw8_data_in_1[2]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[21] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_0[3]),
        .Q(raw8_data_in_1[3]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[22] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_0[4]),
        .Q(raw8_data_in_1[4]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[23] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_0[5]),
        .Q(raw8_data_in_1[5]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[24] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_0[6]),
        .Q(raw8_data_in_1[6]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[25] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_0[7]),
        .Q(raw8_data_in_1[7]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[2] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[2] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[3] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[3] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[4] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[4] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[5] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[5] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[6] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[6] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[7] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[7] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[8] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[8] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[8] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r1_reg[9] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_cr_reg_n_0_[9] ),
        .Q(\sync_fifo_rd_data_r1_reg_n_0_[9] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[12] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r1_reg_n_0_[12] ),
        .Q(\sync_fifo_rd_data_r2_reg_n_0_[12] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[13] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r1_reg_n_0_[13] ),
        .Q(\sync_fifo_rd_data_r2_reg_n_0_[13] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[14] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r1_reg_n_0_[14] ),
        .Q(\sync_fifo_rd_data_r2_reg_n_0_[14] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[15] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r1_reg_n_0_[15] ),
        .Q(\sync_fifo_rd_data_r2_reg_n_0_[15] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[16] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r1_reg_n_0_[16] ),
        .Q(\sync_fifo_rd_data_r2_reg_n_0_[16] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[17] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r1_reg_n_0_[17] ),
        .Q(\sync_fifo_rd_data_r2_reg_n_0_[17] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[18] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_1[0]),
        .Q(raw8_data_in_2[0]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[19] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_1[1]),
        .Q(raw8_data_in_2[1]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[20] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_1[2]),
        .Q(raw8_data_in_2[2]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[21] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_1[3]),
        .Q(raw8_data_in_2[3]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[22] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_1[4]),
        .Q(raw8_data_in_2[4]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[23] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_1[5]),
        .Q(raw8_data_in_2[5]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[24] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_1[6]),
        .Q(raw8_data_in_2[6]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r2_reg[25] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_1[7]),
        .Q(raw8_data_in_2[7]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[12] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r2_reg_n_0_[12] ),
        .Q(\sync_fifo_rd_data_r3_reg_n_0_[12] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[13] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r2_reg_n_0_[13] ),
        .Q(\sync_fifo_rd_data_r3_reg_n_0_[13] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[14] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r2_reg_n_0_[14] ),
        .Q(\sync_fifo_rd_data_r3_reg_n_0_[14] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[15] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r2_reg_n_0_[15] ),
        .Q(\sync_fifo_rd_data_r3_reg_n_0_[15] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[16] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r2_reg_n_0_[16] ),
        .Q(\sync_fifo_rd_data_r3_reg_n_0_[16] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[17] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(\sync_fifo_rd_data_r2_reg_n_0_[17] ),
        .Q(\sync_fifo_rd_data_r3_reg_n_0_[17] ),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[18] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_2[0]),
        .Q(raw8_data_in_3[0]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[19] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_2[1]),
        .Q(raw8_data_in_3[1]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[20] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_2[2]),
        .Q(raw8_data_in_3[2]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[21] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_2[3]),
        .Q(raw8_data_in_3[3]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[22] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_2[4]),
        .Q(raw8_data_in_3[4]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[23] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_2[5]),
        .Q(raw8_data_in_3[5]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[24] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_2[6]),
        .Q(raw8_data_in_3[6]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE \sync_fifo_rd_data_r3_reg[25] 
       (.C(sensr_clk),
        .CE(pixel_valid_c),
        .D(raw8_data_in_2[7]),
        .Q(raw8_data_in_3[7]),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  LUT5 #(
    .INIT(32'h00005101)) 
    sync_fifo_rd_en_INST_0
       (.I0(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I1(comb_data_en_r),
        .I2(comb_data_en_c),
        .I3(sync_fifo_rd_en_INST_0_i_3_n_0),
        .I4(sync_fifo_rd_en_INST_0_i_4_n_0),
        .O(sync_fifo_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00004440)) 
    sync_fifo_rd_en_INST_0_i_1
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .I1(p_0_in17_in),
        .I2(comb_data_en_r),
        .I3(sync_fifo_rd_en_r1),
        .I4(comb_data_en_c),
        .O(sync_fifo_rd_en_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    sync_fifo_rd_en_INST_0_i_2
       (.I0(rgb888_en_r),
        .I1(sync_fifo_rd_en_INST_0_i_5_n_0),
        .I2(raw12_en_r),
        .I3(raw8_en_r),
        .I4(raw10_en_r),
        .I5(raw14_en_r),
        .O(comb_data_en_c));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h11111011)) 
    sync_fifo_rd_en_INST_0_i_3
       (.I0(pixel_dn_1),
        .I1(pixel_dn_2),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[0] ),
        .I3(sync_fifo_rd_en_r1),
        .I4(p_0_in17_in),
        .O(sync_fifo_rd_en_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hBAAABAAABAAAAAAA)) 
    sync_fifo_rd_en_INST_0_i_4
       (.I0(sync_fifo_empty),
        .I1(fifo_dc[5]),
        .I2(fifo_dc[4]),
        .I3(fifo_dc[3]),
        .I4(fifo_dc[1]),
        .I5(fifo_dc[2]),
        .O(sync_fifo_rd_en_INST_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sync_fifo_rd_en_INST_0_i_5
       (.I0(rgb565_en_r_reg_rep__0_n_0),
        .I1(yuv_422_8b_en_r_reg_rep__0_n_0),
        .O(sync_fifo_rd_en_INST_0_i_5_n_0));
  FDRE sync_fifo_rd_en_r0_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(sync_fifo_rd_en),
        .Q(sync_fifo_rd_en_r0),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  FDRE sync_fifo_rd_en_r1_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(sync_fifo_rd_en_r0),
        .Q(sync_fifo_rd_en_r1),
        .R(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk
       (.D({cdf_wr_data_c[23:20],cdf_wr_data_c[18:7],cdf_wr_data_c[5],cdf_wr_data_c[3],cdf_wr_data_c[1:0]}),
        .E(lsb_vld_c),
        .Q({\sync_fifo_rd_data_r3_reg_n_0_[17] ,\sync_fifo_rd_data_r3_reg_n_0_[16] }),
        .SR(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17),
        .\cdf_wr_data_r[0]_i_3_0 (\cdf_wr_data_r[0]_i_12_n_0 ),
        .\cdf_wr_data_r[0]_i_3_1 (\cdf_wr_data_r[0]_i_13_n_0 ),
        .\cdf_wr_data_r[10]_i_2_0 (\cdf_wr_data_r[2]_i_6_n_0 ),
        .\cdf_wr_data_r[10]_i_2_1 (\cdf_wr_data_r[10]_i_11_n_0 ),
        .\cdf_wr_data_r[11]_i_2_0 (\cdf_wr_data_r[11]_i_10_n_0 ),
        .\cdf_wr_data_r[11]_i_2_1 (\cdf_wr_data_r[11]_i_11_n_0 ),
        .\cdf_wr_data_r[11]_i_2_2 (\cdf_wr_data_r[19]_i_13_n_0 ),
        .\cdf_wr_data_r[11]_i_2_3 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_10),
        .\cdf_wr_data_r[11]_i_2_4 (\cdf_wr_data_r[11]_i_17_n_0 ),
        .\cdf_wr_data_r[12]_i_2_0 (\cdf_wr_data_r[12]_i_10_n_0 ),
        .\cdf_wr_data_r[12]_i_2_1 (\cdf_wr_data_r[12]_i_12_n_0 ),
        .\cdf_wr_data_r[13]_i_2_0 (\cdf_wr_data_r[13]_i_11_n_0 ),
        .\cdf_wr_data_r[13]_i_4_0 (\pxl_cntr_reg[0]_rep__0_n_0 ),
        .\cdf_wr_data_r[13]_i_4_1 (\pxl_cntr_reg[1]_rep__0_n_0 ),
        .\cdf_wr_data_r[14]_i_2_0 (\cdf_wr_data_r[14]_i_14_n_0 ),
        .\cdf_wr_data_r[14]_i_2_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_19),
        .\cdf_wr_data_r[14]_i_2_2 (\cdf_wr_data_r[14]_i_10_n_0 ),
        .\cdf_wr_data_r[14]_i_2_3 (\cdf_wr_data_r[14]_i_11_n_0 ),
        .\cdf_wr_data_r[15]_i_2_0 (\cdf_wr_data_r[15]_i_13_n_0 ),
        .\cdf_wr_data_r[15]_i_2_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_18),
        .\cdf_wr_data_r[15]_i_2_2 (\cdf_wr_data_r[15]_i_10_n_0 ),
        .\cdf_wr_data_r[15]_i_4_0 ({raw8_data_in_1,\sync_fifo_rd_data_r1_reg_n_0_[17] ,\sync_fifo_rd_data_r1_reg_n_0_[16] ,\sync_fifo_rd_data_r1_reg_n_0_[15] }),
        .\cdf_wr_data_r[16]_i_2_0 (\cdf_wr_data_r[16]_i_14_n_0 ),
        .\cdf_wr_data_r[16]_i_2_1 (\cdf_wr_data_r[16]_i_16_n_0 ),
        .\cdf_wr_data_r[16]_i_2_2 (\cdf_wr_data_r[16]_i_17_n_0 ),
        .\cdf_wr_data_r[16]_i_2_3 (\cdf_wr_data_r[16]_i_8_n_0 ),
        .\cdf_wr_data_r[16]_i_2_4 (\cdf_wr_data_r[16]_i_9_n_0 ),
        .\cdf_wr_data_r[16]_i_2_5 (\cdf_wr_data_r[16]_i_11_n_0 ),
        .\cdf_wr_data_r[17]_i_2_0 (\cdf_wr_data_r[17]_i_10_n_0 ),
        .\cdf_wr_data_r[17]_i_2_1 (\cdf_wr_data_r[17]_i_12_n_0 ),
        .\cdf_wr_data_r[17]_i_2_2 (\cdf_wr_data_r[17]_i_13_n_0 ),
        .\cdf_wr_data_r[17]_i_2_3 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8),
        .\cdf_wr_data_r[17]_i_2_4 (\cdf_wr_data_r[17]_i_17_n_0 ),
        .\cdf_wr_data_r[18]_i_2_0 (\cdf_wr_data_r[18]_i_10_n_0 ),
        .\cdf_wr_data_r[18]_i_2_1 (\cdf_wr_data_r[18]_i_11_n_0 ),
        .\cdf_wr_data_r[18]_i_2_2 (\cdf_wr_data_r[18]_i_12_n_0 ),
        .\cdf_wr_data_r[1]_i_3_0 (\pxl_cntr_reg[1]_rep__1_n_0 ),
        .\cdf_wr_data_r[1]_i_3_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_20),
        .\cdf_wr_data_r[1]_i_3_2 (\cdf_wr_data_r[1]_i_12_n_0 ),
        .\cdf_wr_data_r[1]_i_3_3 (\cdf_wr_data_r[1]_i_14_n_0 ),
        .\cdf_wr_data_r[20]_i_2_0 (\cdf_wr_data_r[20]_i_12_n_0 ),
        .\cdf_wr_data_r[20]_i_2_1 (\cdf_wr_data_r[20]_i_9_n_0 ),
        .\cdf_wr_data_r[20]_i_2_2 (\cdf_wr_data_r[20]_i_10_n_0 ),
        .\cdf_wr_data_r[21]_i_2_0 (\cdf_wr_data_r[31]_i_10_n_0 ),
        .\cdf_wr_data_r[21]_i_2_1 (\cdf_wr_data_r[21]_i_10_n_0 ),
        .\cdf_wr_data_r[21]_i_2_2 (\cdf_wr_data_r[21]_i_12_n_0 ),
        .\cdf_wr_data_r[21]_i_2_3 (\cdf_wr_data_r[21]_i_13_n_0 ),
        .\cdf_wr_data_r[21]_i_4_0 (\pxl_cntr_reg[0]_rep_n_0 ),
        .\cdf_wr_data_r[22]_i_2_0 (\cdf_wr_data_r[22]_i_17_n_0 ),
        .\cdf_wr_data_r[22]_i_2_1 (\cdf_wr_data_r[22]_i_10_n_0 ),
        .\cdf_wr_data_r[22]_i_2_2 (\cdf_wr_data_r[22]_i_11_n_0 ),
        .\cdf_wr_data_r[22]_i_2_3 (\cdf_wr_data_r[22]_i_12_n_0 ),
        .\cdf_wr_data_r[22]_i_2_4 (\cdf_wr_data_r[22]_i_9_n_0 ),
        .\cdf_wr_data_r[23]_i_2_0 (\cdf_wr_data_r[23]_i_17_n_0 ),
        .\cdf_wr_data_r[23]_i_2_1 (\cdf_wr_data_r[23]_i_10_n_0 ),
        .\cdf_wr_data_r[23]_i_2_2 (\cdf_wr_data_r[23]_i_12_n_0 ),
        .\cdf_wr_data_r[2]_i_3 (\cdf_wr_data_r[2]_i_17_n_0 ),
        .\cdf_wr_data_r[2]_i_3_0 (\cdf_wr_data_r[2]_i_19_n_0 ),
        .\cdf_wr_data_r[2]_i_3_1 (\cdf_wr_data_r[2]_i_10_n_0 ),
        .\cdf_wr_data_r[2]_i_9_0 (\pxl_cntr_reg[1]_rep_n_0 ),
        .\cdf_wr_data_r[2]_i_9_1 (\pxl_cntr_reg[0]_rep__1_n_0 ),
        .\cdf_wr_data_r[3]_i_3_0 (raw10_en_r_reg_rep__0_n_0),
        .\cdf_wr_data_r[3]_i_3_1 (\cdf_wr_data_r[3]_i_11_n_0 ),
        .\cdf_wr_data_r[5]_i_3_0 (\cdf_wr_data_r[5]_i_12_n_0 ),
        .\cdf_wr_data_r[5]_i_3_1 (\cdf_wr_data_r[5]_i_14_n_0 ),
        .\cdf_wr_data_r[5]_i_3_2 (\cdf_wr_data_r[13]_i_10_n_0 ),
        .\cdf_wr_data_r[6]_i_3 (\cdf_wr_data_r[6]_i_15_n_0 ),
        .\cdf_wr_data_r[6]_i_3_0 (\cdf_wr_data_r[6]_i_16_n_0 ),
        .\cdf_wr_data_r[6]_i_8_0 ({raw8_data_in_2[6],raw8_data_in_2[4],raw8_data_in_2[2],\sync_fifo_rd_data_r2_reg_n_0_[17] ,\sync_fifo_rd_data_r2_reg_n_0_[16] ,\sync_fifo_rd_data_r2_reg_n_0_[15] ,\sync_fifo_rd_data_r2_reg_n_0_[14] }),
        .\cdf_wr_data_r[7]_i_3_0 (\cdf_wr_data_r[7]_i_12_n_0 ),
        .\cdf_wr_data_r[7]_i_3_1 (\cdf_wr_data_r[7]_i_14_n_0 ),
        .\cdf_wr_data_r[8]_i_2_0 (\cdf_wr_data_r[8]_i_15_n_0 ),
        .\cdf_wr_data_r[8]_i_2_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_22),
        .\cdf_wr_data_r[8]_i_2_2 (\cdf_wr_data_r[8]_i_11_n_0 ),
        .\cdf_wr_data_r[8]_i_2_3 (\cdf_wr_data_r[8]_i_12_n_0 ),
        .\cdf_wr_data_r[9]_i_2_0 (\cdf_wr_data_r[9]_i_11_n_0 ),
        .\cdf_wr_data_r[9]_i_2_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_21),
        .\cdf_wr_data_r[9]_i_2_2 (\cdf_wr_data_r[9]_i_14_n_0 ),
        .\cdf_wr_data_r[9]_i_2_3 (\cdf_wr_data_r[9]_i_16_n_0 ),
        .\cdf_wr_data_r_reg[0] (\cdf_wr_data_r[0]_i_2_n_0 ),
        .\cdf_wr_data_r_reg[0]_0 (\cdf_wr_data_r[32]_i_5_n_0 ),
        .\cdf_wr_data_r_reg[0]_1 (\cdf_wr_data_r[32]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[0]_2 (\cdf_wr_data_r[7]_i_4_n_0 ),
        .\cdf_wr_data_r_reg[0]_3 (\cdf_wr_data_r[0]_i_8_n_0 ),
        .\cdf_wr_data_r_reg[0]_4 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_1),
        .\cdf_wr_data_r_reg[0]_5 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_5),
        .\cdf_wr_data_r_reg[10] (\cdf_wr_data_r[10]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[10]_0 (\cdf_wr_data_r[10]_i_5_n_0 ),
        .\cdf_wr_data_r_reg[10]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_23),
        .\cdf_wr_data_r_reg[10]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_15),
        .\cdf_wr_data_r_reg[11] (\cdf_wr_data_r[11]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[11]_0 (\cdf_wr_data_r[11]_i_5_n_0 ),
        .\cdf_wr_data_r_reg[11]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_21),
        .\cdf_wr_data_r_reg[12] (\cdf_wr_data_r[12]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[12]_0 (\cdf_wr_data_r[12]_i_5_n_0 ),
        .\cdf_wr_data_r_reg[12]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_20),
        .\cdf_wr_data_r_reg[12]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_11),
        .\cdf_wr_data_r_reg[13] (\cdf_wr_data_r[13]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[13]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_19),
        .\cdf_wr_data_r_reg[13]_1 (\cdf_wr_data_r[13]_i_6_n_0 ),
        .\cdf_wr_data_r_reg[13]_2 (raw14_en_r_reg_rep__0_n_0),
        .\cdf_wr_data_r_reg[13]_3 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_13),
        .\cdf_wr_data_r_reg[14] (\cdf_wr_data_r[14]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[14]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_17),
        .\cdf_wr_data_r_reg[14]_1 (\cdf_wr_data_r[14]_i_6_n_0 ),
        .\cdf_wr_data_r_reg[15] (\cdf_wr_data_r[15]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[15]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_16),
        .\cdf_wr_data_r_reg[15]_1 (\cdf_wr_data_r[15]_i_6_n_0 ),
        .\cdf_wr_data_r_reg[16] (\cdf_wr_data_r[16]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[16]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_2),
        .\cdf_wr_data_r_reg[17] (\cdf_wr_data_r[17]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[17]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_5),
        .\cdf_wr_data_r_reg[17]_1 (\cdf_wr_data_r[17]_i_7_n_0 ),
        .\cdf_wr_data_r_reg[18] (\cdf_wr_data_r[18]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[18]_0 (raw10_en_r_reg_rep_n_0),
        .\cdf_wr_data_r_reg[18]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_12),
        .\cdf_wr_data_r_reg[18]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_23),
        .\cdf_wr_data_r_reg[1] (\cdf_wr_data_r[1]_i_2_n_0 ),
        .\cdf_wr_data_r_reg[1]_0 ({pxl_cntr_reg[3:2],pxl_cntr_reg[0]}),
        .\cdf_wr_data_r_reg[1]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_16),
        .\cdf_wr_data_r_reg[1]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_14),
        .\cdf_wr_data_r_reg[20] (\cdf_wr_data_r[20]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[20]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_7),
        .\cdf_wr_data_r_reg[20]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_12),
        .\cdf_wr_data_r_reg[21] (\cdf_wr_data_r[21]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[21]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_8),
        .\cdf_wr_data_r_reg[21]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_14),
        .\cdf_wr_data_r_reg[21]_2 (\cdf_wr_data_r[21]_i_7_n_0 ),
        .\cdf_wr_data_r_reg[22] (\cdf_wr_data_r[22]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[22]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_9),
        .\cdf_wr_data_r_reg[23] ({raw8_data_in_0,\sync_fifo_rd_data_cr_reg_n_0_[17] ,\sync_fifo_rd_data_cr_reg_n_0_[16] ,\sync_fifo_rd_data_cr_reg_n_0_[15] ,\sync_fifo_rd_data_cr_reg_n_0_[14] ,\sync_fifo_rd_data_cr_reg_n_0_[13] ,\sync_fifo_rd_data_cr_reg_n_0_[12] ,\sync_fifo_rd_data_cr_reg_n_0_[11] ,\sync_fifo_rd_data_cr_reg_n_0_[10] ,\sync_fifo_rd_data_cr_reg_n_0_[9] ,\sync_fifo_rd_data_cr_reg_n_0_[7] ,\sync_fifo_rd_data_cr_reg_n_0_[5] ,\sync_fifo_rd_data_cr_reg_n_0_[3] ,\sync_fifo_rd_data_cr_reg_n_0_[2] }),
        .\cdf_wr_data_r_reg[23]_0 (\cdf_wr_data_r[23]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[23]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_10),
        .\cdf_wr_data_r_reg[23]_2 (\cdf_wr_data_r[23]_i_7_n_0 ),
        .\cdf_wr_data_r_reg[3] (\cdf_wr_data_r[3]_i_2_n_0 ),
        .\cdf_wr_data_r_reg[3]_0 (\cdf_wr_data_r[3]_i_7_n_0 ),
        .\cdf_wr_data_r_reg[3]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_22),
        .\cdf_wr_data_r_reg[3]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_6),
        .\cdf_wr_data_r_reg[5] (\cdf_wr_data_r[5]_i_2_n_0 ),
        .\cdf_wr_data_r_reg[5]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_7),
        .\cdf_wr_data_r_reg[5]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_13),
        .\cdf_wr_data_r_reg[7] (\cdf_wr_data_r[7]_i_2_n_0 ),
        .\cdf_wr_data_r_reg[7]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_4),
        .\cdf_wr_data_r_reg[7]_1 (raw14_en_r_reg_rep_n_0),
        .\cdf_wr_data_r_reg[7]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_9),
        .\cdf_wr_data_r_reg[7]_3 (\cdf_wr_data_r[7]_i_10_n_0 ),
        .\cdf_wr_data_r_reg[7]_4 (\cdf_wr_data_r[7]_i_11_n_0 ),
        .\cdf_wr_data_r_reg[8] (\cdf_wr_data_r[8]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[8]_0 (sync_fifo_rd_en_INST_0_i_1_n_0),
        .\cdf_wr_data_r_reg[8]_1 (\cdf_wr_data_r[30]_i_2_n_0 ),
        .\cdf_wr_data_r_reg[8]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_18),
        .\cdf_wr_data_r_reg[8]_3 (\cdf_wr_data_r[8]_i_6_n_0 ),
        .\cdf_wr_data_r_reg[9] (\cdf_wr_data_r[9]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[9]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_15),
        .\cdf_wr_data_r_reg[9]_1 (\cdf_wr_data_r[9]_i_6_n_0 ),
        .\lsb_pxl_data_r_reg[2]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_30),
        .\lsb_pxl_data_r_reg[6]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_24),
        .\pxl_cntr_reg[0]_rep__0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_21),
        .\pxl_cntr_reg[3] (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_22),
        .\pxl_cntr_reg[3]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_27),
        .raw10_en_r(raw10_en_r),
        .raw10_en_r_reg_rep(u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_20),
        .raw14_en_r(raw14_en_r),
        .raw8_en_r(raw8_en_r),
        .sensr_clk(sensr_clk),
        .\sync_fifo_rd_data_cr_reg[18] (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_23),
        .\sync_fifo_rd_data_cr_reg[25] (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_25),
        .\sync_fifo_rd_data_r1_reg[20] (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_29),
        .\sync_fifo_rd_data_r1_reg[21] (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_28),
        .\sync_fifo_rd_data_r2_reg[22] (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_26));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk
       (.Q(pxl_cntr_reg[2]),
        .SR(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17),
        .\cdf_wr_data_r[0]_i_3 (\cdf_wr_data_r[0]_i_15_n_0 ),
        .\cdf_wr_data_r[0]_i_3_0 (\cdf_wr_data_r[0]_i_8_n_0 ),
        .\cdf_wr_data_r[0]_i_9_0 (\pxl_cntr_reg[1]_rep__1_n_0 ),
        .\cdf_wr_data_r[10]_i_2 (\cdf_wr_data_r[10]_i_9_n_0 ),
        .\cdf_wr_data_r[10]_i_2_0 (\cdf_wr_data_r[10]_i_13_n_0 ),
        .\cdf_wr_data_r[11]_i_2 (\cdf_wr_data_r[11]_i_8_n_0 ),
        .\cdf_wr_data_r[11]_i_2_0 (\cdf_wr_data_r[11]_i_14_n_0 ),
        .\cdf_wr_data_r[12]_i_2 (\cdf_wr_data_r[12]_i_8_n_0 ),
        .\cdf_wr_data_r[12]_i_2_0 (\cdf_wr_data_r[12]_i_14_n_0 ),
        .\cdf_wr_data_r[13]_i_2 (\cdf_wr_data_r[13]_i_8_n_0 ),
        .\cdf_wr_data_r[13]_i_2_0 (\cdf_wr_data_r[13]_i_13_n_0 ),
        .\cdf_wr_data_r[14]_i_2 (\cdf_wr_data_r[14]_i_8_n_0 ),
        .\cdf_wr_data_r[14]_i_2_0 (\cdf_wr_data_r[14]_i_13_n_0 ),
        .\cdf_wr_data_r[15]_i_2 (\cdf_wr_data_r[15]_i_8_n_0 ),
        .\cdf_wr_data_r[15]_i_2_0 (\cdf_wr_data_r[15]_i_12_n_0 ),
        .\cdf_wr_data_r[16]_i_2 (\cdf_wr_data_r[16]_i_13_n_0 ),
        .\cdf_wr_data_r[17]_i_2 (\cdf_wr_data_r[17]_i_15_n_0 ),
        .\cdf_wr_data_r[18]_i_2 (\cdf_wr_data_r[26]_i_8_n_0 ),
        .\cdf_wr_data_r[19]_i_2 (\cdf_wr_data_r[19]_i_15_n_0 ),
        .\cdf_wr_data_r[1]_i_3 (raw8_en_r_reg_rep_n_0),
        .\cdf_wr_data_r[1]_i_3_0 (raw12_en_r_reg_rep_n_0),
        .\cdf_wr_data_r[1]_i_3_1 (\cdf_wr_data_r[1]_i_12_n_0 ),
        .\cdf_wr_data_r[1]_i_3_2 (\cdf_wr_data_r[1]_i_16_n_0 ),
        .\cdf_wr_data_r[20]_i_2 (\pxl_cntr_reg[1]_rep_n_0 ),
        .\cdf_wr_data_r[20]_i_2_0 (\cdf_wr_data_r[20]_i_14_n_0 ),
        .\cdf_wr_data_r[21]_i_2 (\cdf_wr_data_r[21]_i_15_n_0 ),
        .\cdf_wr_data_r[22]_i_2 (\cdf_wr_data_r[22]_i_16_n_0 ),
        .\cdf_wr_data_r[22]_i_2_0 (\cdf_wr_data_r[22]_i_15_n_0 ),
        .\cdf_wr_data_r[23]_i_2 (\cdf_wr_data_r[23]_i_15_n_0 ),
        .\cdf_wr_data_r[23]_i_2_0 (\cdf_wr_data_r[23]_i_14_n_0 ),
        .\cdf_wr_data_r[23]_i_5_0 (\pxl_cntr_reg[0]_rep_n_0 ),
        .\cdf_wr_data_r[2]_i_3 (\cdf_wr_data_r[2]_i_15_n_0 ),
        .\cdf_wr_data_r[2]_i_3_0 (\cdf_wr_data_r[2]_i_16_n_0 ),
        .\cdf_wr_data_r[3]_i_3 (\cdf_wr_data_r[3]_i_12_n_0 ),
        .\cdf_wr_data_r[3]_i_3_0 (\cdf_wr_data_r[3]_i_13_n_0 ),
        .\cdf_wr_data_r[4]_i_3 (\cdf_wr_data_r[4]_i_15_n_0 ),
        .\cdf_wr_data_r[4]_i_3_0 (\cdf_wr_data_r[4]_i_16_n_0 ),
        .\cdf_wr_data_r[5]_i_3 (\cdf_wr_data_r[5]_i_12_n_0 ),
        .\cdf_wr_data_r[5]_i_3_0 (\cdf_wr_data_r[5]_i_16_n_0 ),
        .\cdf_wr_data_r[6]_i_3 (\cdf_wr_data_r[6]_i_12_n_0 ),
        .\cdf_wr_data_r[6]_i_3_0 (\cdf_wr_data_r[6]_i_14_n_0 ),
        .\cdf_wr_data_r[7]_i_3 (\cdf_wr_data_r[7]_i_16_n_0 ),
        .\cdf_wr_data_r[7]_i_3_0 (\cdf_wr_data_r[7]_i_17_n_0 ),
        .\cdf_wr_data_r[7]_i_8_0 ({raw8_data_in_1[7:4],raw8_data_in_1[2:0],\sync_fifo_rd_data_r1_reg_n_0_[17] ,\sync_fifo_rd_data_r1_reg_n_0_[16] ,\sync_fifo_rd_data_r1_reg_n_0_[15] ,\sync_fifo_rd_data_r1_reg_n_0_[14] }),
        .\cdf_wr_data_r[7]_i_8_1 ({raw8_data_in_2[7:4],raw8_data_in_2[2:0]}),
        .\cdf_wr_data_r[8]_i_2 (\cdf_wr_data_r[8]_i_9_n_0 ),
        .\cdf_wr_data_r[8]_i_2_0 (\cdf_wr_data_r[8]_i_14_n_0 ),
        .\cdf_wr_data_r[9]_i_2 (\cdf_wr_data_r[9]_i_9_n_0 ),
        .\cdf_wr_data_r[9]_i_2_0 (\cdf_wr_data_r[9]_i_15_n_0 ),
        .\lsb_pxl_data_r_reg[0]_0 (\pxl_cntr_reg[1]_rep__0_n_0 ),
        .\lsb_pxl_data_r_reg[0]_1 (\pxl_cntr_reg[0]_rep__0_n_0 ),
        .\lsb_pxl_data_r_reg[0]_2 ({\pxl_cntr_1_reg_n_0_[2] ,\pxl_cntr_1_reg_n_0_[1] ,\pxl_cntr_1_reg_n_0_[0] }),
        .\lsb_pxl_data_r_reg[7]_0 ({\sync_fifo_rd_data_cr_reg_n_0_[17] ,\sync_fifo_rd_data_cr_reg_n_0_[16] ,\sync_fifo_rd_data_cr_reg_n_0_[15] ,\sync_fifo_rd_data_cr_reg_n_0_[14] ,p_0_in17_in,\sync_fifo_rd_data_cr_reg_n_0_[0] }),
        .\pxl_cntr_reg[1]_rep__1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_2),
        .\pxl_cntr_reg[1]_rep__1_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_10),
        .\pxl_cntr_reg[2] (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_5),
        .\pxl_cntr_reg[2]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_6),
        .\pxl_cntr_reg[2]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_7),
        .\pxl_cntr_reg[2]_10 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_21),
        .\pxl_cntr_reg[2]_11 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_22),
        .\pxl_cntr_reg[2]_12 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_23),
        .\pxl_cntr_reg[2]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_8),
        .\pxl_cntr_reg[2]_3 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_9),
        .\pxl_cntr_reg[2]_4 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_15),
        .\pxl_cntr_reg[2]_5 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_16),
        .\pxl_cntr_reg[2]_6 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_17),
        .\pxl_cntr_reg[2]_7 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_18),
        .\pxl_cntr_reg[2]_8 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_19),
        .\pxl_cntr_reg[2]_9 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_20),
        .raw12_en_r(raw12_en_r),
        .raw12_en_r_reg(u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_0),
        .raw12_en_r_reg_0(u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_1),
        .raw12_en_r_reg_1(u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_3),
        .raw12_en_r_reg_2(u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_4),
        .raw8_en_r(raw8_en_r),
        .raw8_en_r_reg_rep(u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_11),
        .raw8_en_r_reg_rep_0(u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_12),
        .raw8_en_r_reg_rep_1(u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_13),
        .raw8_en_r_reg_rep_2(u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_14),
        .sensr_clk(sensr_clk),
        .sync_fifo_rd_en_r1(sync_fifo_rd_en_r1));
  bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk
       (.D({cdf_wr_data_c[19],cdf_wr_data_c[6],cdf_wr_data_c[4],cdf_wr_data_c[2]}),
        .E(lsb_vld_c),
        .Q({raw8_data_in_0,\sync_fifo_rd_data_cr_reg_n_0_[15] ,\sync_fifo_rd_data_cr_reg_n_0_[14] ,\sync_fifo_rd_data_cr_reg_n_0_[13] ,\sync_fifo_rd_data_cr_reg_n_0_[12] ,\sync_fifo_rd_data_cr_reg_n_0_[8] ,\sync_fifo_rd_data_cr_reg_n_0_[6] ,\sync_fifo_rd_data_cr_reg_n_0_[4] ,p_0_in17_in,\sync_fifo_rd_data_cr_reg_n_0_[0] }),
        .SR(u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17),
        .\cdf_wr_data_r[0]_i_3 (\cdf_wr_data_r[8]_i_11_n_0 ),
        .\cdf_wr_data_r[0]_i_3_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_23),
        .\cdf_wr_data_r[10]_i_2 (\cdf_wr_data_r[10]_i_14_n_0 ),
        .\cdf_wr_data_r[10]_i_2_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_29),
        .\cdf_wr_data_r[11]_i_7 (\pxl_cntr_reg[0]_rep_n_0 ),
        .\cdf_wr_data_r[12]_i_2 (\cdf_wr_data_r[12]_i_16_n_0 ),
        .\cdf_wr_data_r[13]_i_2 (\cdf_wr_data_r[13]_i_14_n_0 ),
        .\cdf_wr_data_r[13]_i_2_0 (\cdf_wr_data_r[13]_i_10_n_0 ),
        .\cdf_wr_data_r[13]_i_7_0 (\pxl_cntr_reg[0]_rep__0_n_0 ),
        .\cdf_wr_data_r[13]_i_7_1 (\pxl_cntr_reg[1]_rep__0_n_0 ),
        .\cdf_wr_data_r[15]_i_7 ({raw8_data_in_1,\sync_fifo_rd_data_r1_reg_n_0_[15] ,\sync_fifo_rd_data_r1_reg_n_0_[14] ,\sync_fifo_rd_data_r1_reg_n_0_[13] ,\sync_fifo_rd_data_r1_reg_n_0_[12] }),
        .\cdf_wr_data_r[18]_i_2 (\cdf_wr_data_r[18]_i_15_n_0 ),
        .\cdf_wr_data_r[18]_i_2_0 (\cdf_wr_data_r[18]_i_16_n_0 ),
        .\cdf_wr_data_r[19]_i_2_0 (\cdf_wr_data_r[19]_i_12_n_0 ),
        .\cdf_wr_data_r[19]_i_2_1 (\cdf_wr_data_r[19]_i_13_n_0 ),
        .\cdf_wr_data_r[1]_i_3 (\cdf_wr_data_r[9]_i_14_n_0 ),
        .\cdf_wr_data_r[1]_i_3_0 (\cdf_wr_data_r[1]_i_12_n_0 ),
        .\cdf_wr_data_r[1]_i_7 (\pxl_cntr_reg[1]_rep__1_n_0 ),
        .\cdf_wr_data_r[20]_i_2 (\cdf_wr_data_r[20]_i_15_n_0 ),
        .\cdf_wr_data_r[20]_i_2_0 (\cdf_wr_data_r[20]_i_14_n_0 ),
        .\cdf_wr_data_r[20]_i_2_1 (\cdf_wr_data_r[20]_i_12_n_0 ),
        .\cdf_wr_data_r[21]_i_2 (\cdf_wr_data_r[32]_i_24_n_0 ),
        .\cdf_wr_data_r[21]_i_2_0 (\cdf_wr_data_r[21]_i_15_n_0 ),
        .\cdf_wr_data_r[21]_i_2_1 (\cdf_wr_data_r[21]_i_16_n_0 ),
        .\cdf_wr_data_r[2]_i_3_0 (\cdf_wr_data_r[31]_i_10_n_0 ),
        .\cdf_wr_data_r[2]_i_3_1 (\cdf_wr_data_r[2]_i_10_n_0 ),
        .\cdf_wr_data_r[2]_i_3_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_30),
        .\cdf_wr_data_r[2]_i_3_3 (\cdf_wr_data_r[2]_i_12_n_0 ),
        .\cdf_wr_data_r[2]_i_7_0 (\pxl_cntr_reg[0]_rep__1_n_0 ),
        .\cdf_wr_data_r[2]_i_7_1 (\pxl_cntr_reg[1]_rep_n_0 ),
        .\cdf_wr_data_r[3]_i_3 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_28),
        .\cdf_wr_data_r[3]_i_3_0 (\cdf_wr_data_r[3]_i_7_n_0 ),
        .\cdf_wr_data_r[4]_i_3_0 (\cdf_wr_data_r[4]_i_12_n_0 ),
        .\cdf_wr_data_r[4]_i_3_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_26),
        .\cdf_wr_data_r[5]_i_3 (\cdf_wr_data_r[5]_i_10_n_0 ),
        .\cdf_wr_data_r[7]_i_3 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_25),
        .\cdf_wr_data_r_reg[19] (\cdf_wr_data_r[19]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[19]_0 (sync_fifo_rd_en_INST_0_i_1_n_0),
        .\cdf_wr_data_r_reg[19]_1 (\cdf_wr_data_r[30]_i_2_n_0 ),
        .\cdf_wr_data_r_reg[19]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_6),
        .\cdf_wr_data_r_reg[19]_3 (\cdf_wr_data_r[19]_i_6_n_0 ),
        .\cdf_wr_data_r_reg[19]_4 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_27),
        .\cdf_wr_data_r_reg[2] (\cdf_wr_data_r[2]_i_2_n_0 ),
        .\cdf_wr_data_r_reg[2]_0 (\cdf_wr_data_r[32]_i_5_n_0 ),
        .\cdf_wr_data_r_reg[2]_1 (\cdf_wr_data_r[32]_i_3_n_0 ),
        .\cdf_wr_data_r_reg[2]_2 (\cdf_wr_data_r[7]_i_4_n_0 ),
        .\cdf_wr_data_r_reg[2]_3 (\cdf_wr_data_r[2]_i_6_n_0 ),
        .\cdf_wr_data_r_reg[2]_4 (\cdf_wr_data_r[7]_i_10_n_0 ),
        .\cdf_wr_data_r_reg[2]_5 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_3),
        .\cdf_wr_data_r_reg[2]_6 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_20),
        .\cdf_wr_data_r_reg[4] (\cdf_wr_data_r[4]_i_2_n_0 ),
        .\cdf_wr_data_r_reg[4]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_0),
        .\cdf_wr_data_r_reg[4]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_21),
        .\cdf_wr_data_r_reg[4]_2 (\cdf_wr_data_r[4]_i_9_n_0 ),
        .\cdf_wr_data_r_reg[6] (\cdf_wr_data_r[6]_i_2_n_0 ),
        .\cdf_wr_data_r_reg[6]_0 (raw14_en_r_reg_rep__0_n_0),
        .\cdf_wr_data_r_reg[6]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_11),
        .\cdf_wr_data_r_reg[6]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_22),
        .\cdf_wr_data_r_reg[6]_3 (\cdf_wr_data_r[6]_i_9_n_0 ),
        .\cdf_wr_data_r_reg[6]_4 (raw10_en_r_reg_rep_n_0),
        .\cdf_wr_data_r_reg[6]_i_10_0 ({raw8_data_in_2[6],raw8_data_in_2[3],\sync_fifo_rd_data_r2_reg_n_0_[15] ,\sync_fifo_rd_data_r2_reg_n_0_[14] ,\sync_fifo_rd_data_r2_reg_n_0_[13] ,\sync_fifo_rd_data_r2_reg_n_0_[12] }),
        .\cdf_wr_data_r_reg[6]_i_6_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_24),
        .\cdf_wr_data_r_reg[6]_i_6_1 (\cdf_wr_data_r[6]_i_18_n_0 ),
        .\lsb_pxl_data_r_reg[0]_0 ({pxl_cntr_reg[3:2],pxl_cntr_reg[0]}),
        .\lsb_pxl_data_r_reg[0]_1 ({\pxl_cntr_1_reg_n_0_[3] ,\pxl_cntr_1_reg_n_0_[2] ,\pxl_cntr_1_reg_n_0_[1] ,\pxl_cntr_1_reg_n_0_[0] }),
        .\lsb_pxl_data_r_reg[21]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_7),
        .\lsb_pxl_data_r_reg[21]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_14),
        .\lsb_pxl_data_r_reg[3]_0 ({\sync_fifo_rd_data_r3_reg_n_0_[15] ,\sync_fifo_rd_data_r3_reg_n_0_[14] ,\sync_fifo_rd_data_r3_reg_n_0_[13] ,\sync_fifo_rd_data_r3_reg_n_0_[12] }),
        .\lsb_pxl_data_r_reg[7]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_9),
        .\pxl_cntr_reg[1]_rep (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8),
        .\pxl_cntr_reg[1]_rep__1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_16),
        .\pxl_cntr_reg[2] (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_5),
        .\pxl_cntr_reg[2]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_10),
        .\pxl_cntr_reg[2]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_11),
        .\pxl_cntr_reg[2]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_12),
        .\pxl_cntr_reg[3] (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_6),
        .\pxl_cntr_reg[3]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_13),
        .\pxl_cntr_reg[3]_1 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_15),
        .\pxl_cntr_reg[3]_2 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_23),
        .raw10_en_r(raw10_en_r),
        .raw14_en_r(raw14_en_r),
        .sensr_clk(sensr_clk),
        .sensr_rst_n(sensr_rst_n),
        .\sync_fifo_rd_data_r1_reg[18] (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_22),
        .\sync_fifo_rd_data_r1_reg[19] (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_20),
        .\sync_fifo_rd_data_r1_reg[19]_0 (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_21),
        .\sync_fifo_rd_data_r1_reg[24] (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_19),
        .\sync_fifo_rd_data_r1_reg[25] (u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_18),
        .sync_fifo_rd_en_r1(sync_fifo_rd_en_r1));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \unalgnd_pxl_cntr[0]_i_1 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[10] ),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[0] ),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'hBBBBB8BB88888B88)) 
    \unalgnd_pxl_cntr[10]_i_1 
       (.I0(raw8_data_in_0[2]),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[9] ),
        .I3(\unalgnd_pxl_cntr[10]_i_2_n_0 ),
        .I4(\unalgnd_pxl_cntr_reg_n_0_[8] ),
        .I5(\unalgnd_pxl_cntr_reg_n_0_[10] ),
        .O(p_2_in[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \unalgnd_pxl_cntr[10]_i_2 
       (.I0(\unalgnd_pxl_cntr_reg_n_0_[7] ),
        .I1(\unalgnd_pxl_cntr_reg_n_0_[5] ),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[3] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[2] ),
        .I4(\unalgnd_pxl_cntr_reg_n_0_[4] ),
        .I5(\unalgnd_pxl_cntr_reg_n_0_[6] ),
        .O(\unalgnd_pxl_cntr[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \unalgnd_pxl_cntr[11]_i_1 
       (.I0(raw8_data_in_0[3]),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[11] ),
        .I3(\unalgnd_pxl_cntr[13]_i_2_n_0 ),
        .O(p_2_in[11]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \unalgnd_pxl_cntr[12]_i_1 
       (.I0(raw8_data_in_0[4]),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[12] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[11] ),
        .I4(\unalgnd_pxl_cntr[13]_i_2_n_0 ),
        .O(p_2_in[12]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B88BB8)) 
    \unalgnd_pxl_cntr[13]_i_1 
       (.I0(raw8_data_in_0[5]),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[13] ),
        .I3(\unalgnd_pxl_cntr[13]_i_2_n_0 ),
        .I4(\unalgnd_pxl_cntr_reg_n_0_[11] ),
        .I5(\unalgnd_pxl_cntr_reg_n_0_[12] ),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h0010)) 
    \unalgnd_pxl_cntr[13]_i_2 
       (.I0(\unalgnd_pxl_cntr_reg_n_0_[10] ),
        .I1(\unalgnd_pxl_cntr_reg_n_0_[8] ),
        .I2(\unalgnd_pxl_cntr[10]_i_2_n_0 ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[9] ),
        .O(\unalgnd_pxl_cntr[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \unalgnd_pxl_cntr[14]_i_1 
       (.I0(raw8_data_in_0[6]),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[14] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[13] ),
        .I4(\unalgnd_pxl_cntr[15]_i_6_n_0 ),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h1055FFFF)) 
    \unalgnd_pxl_cntr[15]_i_1 
       (.I0(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I1(\unalgnd_pxl_cntr[15]_i_4_n_0 ),
        .I2(\unalgnd_pxl_cntr[15]_i_5_n_0 ),
        .I3(comb_data_en_c),
        .I4(sensr_rst_n),
        .O(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \unalgnd_pxl_cntr[15]_i_2 
       (.I0(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I1(\unalgnd_pxl_cntr[15]_i_5_n_0 ),
        .O(\unalgnd_pxl_cntr[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B88BB8)) 
    \unalgnd_pxl_cntr[15]_i_3 
       (.I0(raw8_data_in_0[7]),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[15] ),
        .I3(\unalgnd_pxl_cntr[15]_i_6_n_0 ),
        .I4(\unalgnd_pxl_cntr_reg_n_0_[13] ),
        .I5(\unalgnd_pxl_cntr_reg_n_0_[14] ),
        .O(p_2_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFFFFDDD5)) 
    \unalgnd_pxl_cntr[15]_i_4 
       (.I0(\cdf_wr_data_r[32]_i_12_n_0 ),
        .I1(\unalgnd_pxl_cntr_reg_n_0_[2] ),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[1] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[0] ),
        .I4(\unalgnd_pxl_cntr_reg_n_0_[3] ),
        .O(\unalgnd_pxl_cntr[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \unalgnd_pxl_cntr[15]_i_5 
       (.I0(\unalgnd_pxl_cntr[15]_i_7_n_0 ),
        .I1(pixel_valid_c),
        .I2(\cdf_wr_data_r[32]_i_9_n_0 ),
        .I3(\unalgnd_pxl_cntr[15]_i_8_n_0 ),
        .I4(\unalgnd_pxl_cntr[15]_i_9_n_0 ),
        .I5(\cdf_wr_data_r[32]_i_7_n_0 ),
        .O(\unalgnd_pxl_cntr[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \unalgnd_pxl_cntr[15]_i_6 
       (.I0(\unalgnd_pxl_cntr_reg_n_0_[12] ),
        .I1(\unalgnd_pxl_cntr_reg_n_0_[11] ),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[9] ),
        .I3(\unalgnd_pxl_cntr[10]_i_2_n_0 ),
        .I4(\unalgnd_pxl_cntr_reg_n_0_[8] ),
        .I5(\unalgnd_pxl_cntr_reg_n_0_[10] ),
        .O(\unalgnd_pxl_cntr[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h031FFF4F7FDFFF7F)) 
    \unalgnd_pxl_cntr[15]_i_7 
       (.I0(raw10_en_r_reg_rep__0_n_0),
        .I1(pxl_cntr_reg[3]),
        .I2(pxl_cntr_reg[2]),
        .I3(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I4(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I5(raw14_en_r_reg_rep__0_n_0),
        .O(\unalgnd_pxl_cntr[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAF8FAF002200AF00)) 
    \unalgnd_pxl_cntr[15]_i_8 
       (.I0(raw8_en_r),
        .I1(\pxl_cntr_reg[1]_rep__0_n_0 ),
        .I2(sync_fifo_rd_en_INST_0_i_5_n_0),
        .I3(pixel_dn_c),
        .I4(\pxl_cntr_reg[0]_rep__1_n_0 ),
        .I5(pixel_valid_c),
        .O(\unalgnd_pxl_cntr[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF00080008000800)) 
    \unalgnd_pxl_cntr[15]_i_9 
       (.I0(pixel_valid_c),
        .I1(\cdf_wr_data_r[32]_i_24_n_0 ),
        .I2(\cdf_wr_data_r[32]_i_20_n_0 ),
        .I3(raw12_en_r),
        .I4(pixel_dn_1),
        .I5(\cdf_wr_data_r[32]_i_18_n_0 ),
        .O(\unalgnd_pxl_cntr[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \unalgnd_pxl_cntr[1]_i_1 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[11] ),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[1] ),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \unalgnd_pxl_cntr[2]_i_1 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[12] ),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[2] ),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \unalgnd_pxl_cntr[3]_i_1 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[13] ),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[3] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[2] ),
        .O(p_2_in[3]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \unalgnd_pxl_cntr[4]_i_1 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[14] ),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[3] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[2] ),
        .I4(\unalgnd_pxl_cntr_reg_n_0_[4] ),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \unalgnd_pxl_cntr[5]_i_1 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[15] ),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[4] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[2] ),
        .I4(\unalgnd_pxl_cntr_reg_n_0_[3] ),
        .I5(\unalgnd_pxl_cntr_reg_n_0_[5] ),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \unalgnd_pxl_cntr[6]_i_1 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[16] ),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr[6]_i_2_n_0 ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[6] ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \unalgnd_pxl_cntr[6]_i_2 
       (.I0(\unalgnd_pxl_cntr_reg_n_0_[5] ),
        .I1(\unalgnd_pxl_cntr_reg_n_0_[3] ),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[2] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[4] ),
        .O(\unalgnd_pxl_cntr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \unalgnd_pxl_cntr[7]_i_1 
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[17] ),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr[7]_i_2_n_0 ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[7] ),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \unalgnd_pxl_cntr[7]_i_2 
       (.I0(\unalgnd_pxl_cntr_reg_n_0_[6] ),
        .I1(\unalgnd_pxl_cntr_reg_n_0_[4] ),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[2] ),
        .I3(\unalgnd_pxl_cntr_reg_n_0_[3] ),
        .I4(\unalgnd_pxl_cntr_reg_n_0_[5] ),
        .O(\unalgnd_pxl_cntr[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \unalgnd_pxl_cntr[8]_i_1 
       (.I0(raw8_data_in_0[0]),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[8] ),
        .I3(\unalgnd_pxl_cntr[10]_i_2_n_0 ),
        .O(p_2_in[8]));
  LUT5 #(
    .INIT(32'hB8BB8B88)) 
    \unalgnd_pxl_cntr[9]_i_1 
       (.I0(raw8_data_in_0[1]),
        .I1(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I2(\unalgnd_pxl_cntr_reg_n_0_[8] ),
        .I3(\unalgnd_pxl_cntr[10]_i_2_n_0 ),
        .I4(\unalgnd_pxl_cntr_reg_n_0_[9] ),
        .O(p_2_in[9]));
  FDRE \unalgnd_pxl_cntr_reg[0] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[0]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[0] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[10] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[10] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[11] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[11] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[12] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[12]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[12] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[13] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[13]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[13] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[14] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[14]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[14] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[15] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[15]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[15] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[1] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[1] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[2] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[2] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[3] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[3] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[4] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[4] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[5] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[5] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[6] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[6] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[7] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[7] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[8] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[8] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  FDRE \unalgnd_pxl_cntr_reg[9] 
       (.C(sensr_clk),
        .CE(\unalgnd_pxl_cntr[15]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(\unalgnd_pxl_cntr_reg_n_0_[9] ),
        .R(\unalgnd_pxl_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h47440000)) 
    yuv_422_8b_en_r_i_1
       (.I0(pixel_dn_2),
        .I1(yuv_422_8b_en_r),
        .I2(yuv_422_8b_en_r_i_2_n_0),
        .I3(sync_fifo_rd_en_INST_0_i_1_n_0),
        .I4(sensr_rst_n),
        .O(yuv_422_8b_en_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    yuv_422_8b_en_r_i_2
       (.I0(\sync_fifo_rd_data_cr_reg_n_0_[5] ),
        .I1(\sync_fifo_rd_data_cr_reg_n_0_[4] ),
        .I2(\sync_fifo_rd_data_cr_reg_n_0_[7] ),
        .I3(\sync_fifo_rd_data_cr_reg_n_0_[3] ),
        .I4(\sync_fifo_rd_data_cr_reg_n_0_[2] ),
        .I5(\sync_fifo_rd_data_cr_reg_n_0_[6] ),
        .O(yuv_422_8b_en_r_i_2_n_0));
  (* ORIG_CELL_NAME = "yuv_422_8b_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE yuv_422_8b_en_r_reg
       (.C(sensr_clk),
        .CE(1'b1),
        .D(yuv_422_8b_en_r_i_1_n_0),
        .Q(yuv_422_8b_en_r),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "yuv_422_8b_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE yuv_422_8b_en_r_reg_rep
       (.C(sensr_clk),
        .CE(1'b1),
        .D(yuv_422_8b_en_r_i_1_n_0),
        .Q(yuv_422_8b_en_r_reg_rep_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "yuv_422_8b_en_r_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE yuv_422_8b_en_r_reg_rep__0
       (.C(sensr_clk),
        .CE(1'b1),
        .D(yuv_422_8b_en_r_i_1_n_0),
        .Q(yuv_422_8b_en_r_reg_rep__0_n_0),
        .R(1'b0));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk
   (D,
    raw10_en_r_reg_rep,
    \pxl_cntr_reg[0]_rep__0 ,
    \pxl_cntr_reg[3] ,
    \sync_fifo_rd_data_cr_reg[18] ,
    \lsb_pxl_data_r_reg[6]_0 ,
    \sync_fifo_rd_data_cr_reg[25] ,
    \sync_fifo_rd_data_r2_reg[22] ,
    \pxl_cntr_reg[3]_0 ,
    \sync_fifo_rd_data_r1_reg[21] ,
    \sync_fifo_rd_data_r1_reg[20] ,
    \lsb_pxl_data_r_reg[2]_0 ,
    SR,
    E,
    Q,
    sensr_clk,
    \cdf_wr_data_r[6]_i_8_0 ,
    \cdf_wr_data_r[15]_i_4_0 ,
    \cdf_wr_data_r_reg[23] ,
    \cdf_wr_data_r_reg[0] ,
    \cdf_wr_data_r_reg[0]_0 ,
    \cdf_wr_data_r_reg[0]_1 ,
    \cdf_wr_data_r_reg[0]_2 ,
    \cdf_wr_data_r_reg[1] ,
    \cdf_wr_data_r_reg[3] ,
    \cdf_wr_data_r_reg[5] ,
    \cdf_wr_data_r_reg[7] ,
    \cdf_wr_data_r_reg[8] ,
    \cdf_wr_data_r_reg[8]_0 ,
    \cdf_wr_data_r_reg[8]_1 ,
    \cdf_wr_data_r_reg[9] ,
    \cdf_wr_data_r_reg[10] ,
    \cdf_wr_data_r_reg[11] ,
    \cdf_wr_data_r_reg[12] ,
    \cdf_wr_data_r_reg[13] ,
    \cdf_wr_data_r_reg[14] ,
    \cdf_wr_data_r_reg[15] ,
    \cdf_wr_data_r_reg[16] ,
    \cdf_wr_data_r_reg[17] ,
    \cdf_wr_data_r_reg[20] ,
    \cdf_wr_data_r_reg[21] ,
    \cdf_wr_data_r_reg[23]_0 ,
    \cdf_wr_data_r_reg[12]_0 ,
    \cdf_wr_data_r_reg[12]_1 ,
    \cdf_wr_data_r_reg[12]_2 ,
    raw14_en_r,
    \cdf_wr_data_r_reg[11]_0 ,
    \cdf_wr_data_r_reg[11]_1 ,
    raw8_en_r,
    \cdf_wr_data_r_reg[0]_3 ,
    \cdf_wr_data_r_reg[0]_4 ,
    \cdf_wr_data_r_reg[0]_5 ,
    raw10_en_r,
    \cdf_wr_data_r_reg[16]_0 ,
    \cdf_wr_data_r_reg[7]_0 ,
    \cdf_wr_data_r_reg[7]_1 ,
    \cdf_wr_data_r_reg[7]_2 ,
    \cdf_wr_data_r_reg[7]_3 ,
    \cdf_wr_data_r_reg[7]_4 ,
    \cdf_wr_data_r_reg[17]_0 ,
    \cdf_wr_data_r_reg[17]_1 ,
    \cdf_wr_data_r_reg[20]_0 ,
    \cdf_wr_data_r_reg[20]_1 ,
    \cdf_wr_data_r_reg[21]_0 ,
    \cdf_wr_data_r_reg[21]_1 ,
    \cdf_wr_data_r_reg[21]_2 ,
    \cdf_wr_data_r_reg[22] ,
    \cdf_wr_data_r_reg[22]_0 ,
    \cdf_wr_data_r_reg[23]_1 ,
    \cdf_wr_data_r_reg[23]_2 ,
    \cdf_wr_data_r_reg[18] ,
    \cdf_wr_data_r_reg[18]_0 ,
    \cdf_wr_data_r_reg[18]_1 ,
    \cdf_wr_data_r_reg[18]_2 ,
    \cdf_wr_data_r_reg[8]_2 ,
    \cdf_wr_data_r_reg[8]_3 ,
    \cdf_wr_data_r_reg[9]_0 ,
    \cdf_wr_data_r_reg[9]_1 ,
    \cdf_wr_data_r_reg[10]_0 ,
    \cdf_wr_data_r_reg[10]_1 ,
    \cdf_wr_data_r_reg[10]_2 ,
    \cdf_wr_data_r_reg[13]_0 ,
    \cdf_wr_data_r_reg[13]_1 ,
    \cdf_wr_data_r_reg[13]_2 ,
    \cdf_wr_data_r_reg[13]_3 ,
    \cdf_wr_data_r_reg[14]_0 ,
    \cdf_wr_data_r_reg[14]_1 ,
    \cdf_wr_data_r_reg[15]_0 ,
    \cdf_wr_data_r_reg[15]_1 ,
    \cdf_wr_data_r[21]_i_4_0 ,
    \cdf_wr_data_r[2]_i_9_0 ,
    \cdf_wr_data_r_reg[1]_0 ,
    \cdf_wr_data_r[2]_i_3 ,
    \cdf_wr_data_r[21]_i_2_0 ,
    \cdf_wr_data_r[2]_i_3_0 ,
    \cdf_wr_data_r[2]_i_3_1 ,
    \cdf_wr_data_r[2]_i_9_1 ,
    \cdf_wr_data_r[13]_i_4_0 ,
    \cdf_wr_data_r[23]_i_2_0 ,
    \cdf_wr_data_r[20]_i_2_0 ,
    \cdf_wr_data_r[6]_i_3 ,
    \cdf_wr_data_r[6]_i_3_0 ,
    \cdf_wr_data_r[22]_i_2_0 ,
    \cdf_wr_data_r[13]_i_4_1 ,
    \cdf_wr_data_r_reg[1]_1 ,
    \cdf_wr_data_r_reg[1]_2 ,
    \cdf_wr_data_r[1]_i_3_0 ,
    \cdf_wr_data_r[1]_i_3_1 ,
    \cdf_wr_data_r_reg[3]_0 ,
    \cdf_wr_data_r_reg[3]_1 ,
    \cdf_wr_data_r_reg[3]_2 ,
    \cdf_wr_data_r_reg[5]_0 ,
    \cdf_wr_data_r_reg[5]_1 ,
    \cdf_wr_data_r[16]_i_2_0 ,
    \cdf_wr_data_r[16]_i_2_1 ,
    \cdf_wr_data_r[16]_i_2_2 ,
    \cdf_wr_data_r[22]_i_2_1 ,
    \cdf_wr_data_r[22]_i_2_2 ,
    \cdf_wr_data_r[22]_i_2_3 ,
    \cdf_wr_data_r[1]_i_3_2 ,
    \cdf_wr_data_r[1]_i_3_3 ,
    \cdf_wr_data_r[5]_i_3_0 ,
    \cdf_wr_data_r[5]_i_3_1 ,
    \cdf_wr_data_r[8]_i_2_0 ,
    \cdf_wr_data_r[8]_i_2_1 ,
    \cdf_wr_data_r[8]_i_2_2 ,
    \cdf_wr_data_r[16]_i_2_3 ,
    \cdf_wr_data_r[16]_i_2_4 ,
    \cdf_wr_data_r[16]_i_2_5 ,
    \cdf_wr_data_r[9]_i_2_0 ,
    \cdf_wr_data_r[9]_i_2_1 ,
    \cdf_wr_data_r[9]_i_2_2 ,
    \cdf_wr_data_r[9]_i_2_3 ,
    \cdf_wr_data_r[17]_i_2_0 ,
    \cdf_wr_data_r[17]_i_2_1 ,
    \cdf_wr_data_r[17]_i_2_2 ,
    \cdf_wr_data_r[17]_i_2_3 ,
    \cdf_wr_data_r[17]_i_2_4 ,
    \cdf_wr_data_r[3]_i_3_0 ,
    \cdf_wr_data_r[11]_i_2_0 ,
    \cdf_wr_data_r[11]_i_2_1 ,
    \cdf_wr_data_r[11]_i_2_2 ,
    \cdf_wr_data_r[11]_i_2_3 ,
    \cdf_wr_data_r[11]_i_2_4 ,
    \cdf_wr_data_r[20]_i_2_1 ,
    \cdf_wr_data_r[20]_i_2_2 ,
    \cdf_wr_data_r[12]_i_2_0 ,
    \cdf_wr_data_r[12]_i_2_1 ,
    \cdf_wr_data_r[21]_i_2_1 ,
    \cdf_wr_data_r[21]_i_2_2 ,
    \cdf_wr_data_r[21]_i_2_3 ,
    \cdf_wr_data_r[14]_i_2_0 ,
    \cdf_wr_data_r[14]_i_2_1 ,
    \cdf_wr_data_r[14]_i_2_2 ,
    \cdf_wr_data_r[22]_i_2_4 ,
    \cdf_wr_data_r[15]_i_2_0 ,
    \cdf_wr_data_r[15]_i_2_1 ,
    \cdf_wr_data_r[23]_i_2_1 ,
    \cdf_wr_data_r[23]_i_2_2 ,
    \cdf_wr_data_r[18]_i_2_0 ,
    \cdf_wr_data_r[18]_i_2_1 ,
    \cdf_wr_data_r[18]_i_2_2 ,
    \cdf_wr_data_r[5]_i_3_2 ,
    \cdf_wr_data_r[3]_i_3_1 ,
    \cdf_wr_data_r[0]_i_3_0 ,
    \cdf_wr_data_r[0]_i_3_1 ,
    \cdf_wr_data_r[8]_i_2_3 ,
    \cdf_wr_data_r[13]_i_2_0 ,
    \cdf_wr_data_r[14]_i_2_3 ,
    \cdf_wr_data_r[15]_i_2_2 ,
    \cdf_wr_data_r[10]_i_2_0 ,
    \cdf_wr_data_r[10]_i_2_1 ,
    \cdf_wr_data_r[7]_i_3_0 ,
    \cdf_wr_data_r[7]_i_3_1 );
  output [19:0]D;
  output raw10_en_r_reg_rep;
  output \pxl_cntr_reg[0]_rep__0 ;
  output \pxl_cntr_reg[3] ;
  output \sync_fifo_rd_data_cr_reg[18] ;
  output \lsb_pxl_data_r_reg[6]_0 ;
  output \sync_fifo_rd_data_cr_reg[25] ;
  output \sync_fifo_rd_data_r2_reg[22] ;
  output \pxl_cntr_reg[3]_0 ;
  output \sync_fifo_rd_data_r1_reg[21] ;
  output \sync_fifo_rd_data_r1_reg[20] ;
  output \lsb_pxl_data_r_reg[2]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input [1:0]Q;
  input sensr_clk;
  input [6:0]\cdf_wr_data_r[6]_i_8_0 ;
  input [10:0]\cdf_wr_data_r[15]_i_4_0 ;
  input [20:0]\cdf_wr_data_r_reg[23] ;
  input \cdf_wr_data_r_reg[0] ;
  input \cdf_wr_data_r_reg[0]_0 ;
  input \cdf_wr_data_r_reg[0]_1 ;
  input \cdf_wr_data_r_reg[0]_2 ;
  input \cdf_wr_data_r_reg[1] ;
  input \cdf_wr_data_r_reg[3] ;
  input \cdf_wr_data_r_reg[5] ;
  input \cdf_wr_data_r_reg[7] ;
  input \cdf_wr_data_r_reg[8] ;
  input \cdf_wr_data_r_reg[8]_0 ;
  input \cdf_wr_data_r_reg[8]_1 ;
  input \cdf_wr_data_r_reg[9] ;
  input \cdf_wr_data_r_reg[10] ;
  input \cdf_wr_data_r_reg[11] ;
  input \cdf_wr_data_r_reg[12] ;
  input \cdf_wr_data_r_reg[13] ;
  input \cdf_wr_data_r_reg[14] ;
  input \cdf_wr_data_r_reg[15] ;
  input \cdf_wr_data_r_reg[16] ;
  input \cdf_wr_data_r_reg[17] ;
  input \cdf_wr_data_r_reg[20] ;
  input \cdf_wr_data_r_reg[21] ;
  input \cdf_wr_data_r_reg[23]_0 ;
  input \cdf_wr_data_r_reg[12]_0 ;
  input \cdf_wr_data_r_reg[12]_1 ;
  input \cdf_wr_data_r_reg[12]_2 ;
  input raw14_en_r;
  input \cdf_wr_data_r_reg[11]_0 ;
  input \cdf_wr_data_r_reg[11]_1 ;
  input raw8_en_r;
  input \cdf_wr_data_r_reg[0]_3 ;
  input \cdf_wr_data_r_reg[0]_4 ;
  input \cdf_wr_data_r_reg[0]_5 ;
  input raw10_en_r;
  input \cdf_wr_data_r_reg[16]_0 ;
  input \cdf_wr_data_r_reg[7]_0 ;
  input \cdf_wr_data_r_reg[7]_1 ;
  input \cdf_wr_data_r_reg[7]_2 ;
  input \cdf_wr_data_r_reg[7]_3 ;
  input \cdf_wr_data_r_reg[7]_4 ;
  input \cdf_wr_data_r_reg[17]_0 ;
  input \cdf_wr_data_r_reg[17]_1 ;
  input \cdf_wr_data_r_reg[20]_0 ;
  input \cdf_wr_data_r_reg[20]_1 ;
  input \cdf_wr_data_r_reg[21]_0 ;
  input \cdf_wr_data_r_reg[21]_1 ;
  input \cdf_wr_data_r_reg[21]_2 ;
  input \cdf_wr_data_r_reg[22] ;
  input \cdf_wr_data_r_reg[22]_0 ;
  input \cdf_wr_data_r_reg[23]_1 ;
  input \cdf_wr_data_r_reg[23]_2 ;
  input \cdf_wr_data_r_reg[18] ;
  input \cdf_wr_data_r_reg[18]_0 ;
  input \cdf_wr_data_r_reg[18]_1 ;
  input \cdf_wr_data_r_reg[18]_2 ;
  input \cdf_wr_data_r_reg[8]_2 ;
  input \cdf_wr_data_r_reg[8]_3 ;
  input \cdf_wr_data_r_reg[9]_0 ;
  input \cdf_wr_data_r_reg[9]_1 ;
  input \cdf_wr_data_r_reg[10]_0 ;
  input \cdf_wr_data_r_reg[10]_1 ;
  input \cdf_wr_data_r_reg[10]_2 ;
  input \cdf_wr_data_r_reg[13]_0 ;
  input \cdf_wr_data_r_reg[13]_1 ;
  input \cdf_wr_data_r_reg[13]_2 ;
  input \cdf_wr_data_r_reg[13]_3 ;
  input \cdf_wr_data_r_reg[14]_0 ;
  input \cdf_wr_data_r_reg[14]_1 ;
  input \cdf_wr_data_r_reg[15]_0 ;
  input \cdf_wr_data_r_reg[15]_1 ;
  input \cdf_wr_data_r[21]_i_4_0 ;
  input \cdf_wr_data_r[2]_i_9_0 ;
  input [2:0]\cdf_wr_data_r_reg[1]_0 ;
  input \cdf_wr_data_r[2]_i_3 ;
  input \cdf_wr_data_r[21]_i_2_0 ;
  input \cdf_wr_data_r[2]_i_3_0 ;
  input \cdf_wr_data_r[2]_i_3_1 ;
  input \cdf_wr_data_r[2]_i_9_1 ;
  input \cdf_wr_data_r[13]_i_4_0 ;
  input \cdf_wr_data_r[23]_i_2_0 ;
  input \cdf_wr_data_r[20]_i_2_0 ;
  input \cdf_wr_data_r[6]_i_3 ;
  input \cdf_wr_data_r[6]_i_3_0 ;
  input \cdf_wr_data_r[22]_i_2_0 ;
  input \cdf_wr_data_r[13]_i_4_1 ;
  input \cdf_wr_data_r_reg[1]_1 ;
  input \cdf_wr_data_r_reg[1]_2 ;
  input \cdf_wr_data_r[1]_i_3_0 ;
  input \cdf_wr_data_r[1]_i_3_1 ;
  input \cdf_wr_data_r_reg[3]_0 ;
  input \cdf_wr_data_r_reg[3]_1 ;
  input \cdf_wr_data_r_reg[3]_2 ;
  input \cdf_wr_data_r_reg[5]_0 ;
  input \cdf_wr_data_r_reg[5]_1 ;
  input \cdf_wr_data_r[16]_i_2_0 ;
  input \cdf_wr_data_r[16]_i_2_1 ;
  input \cdf_wr_data_r[16]_i_2_2 ;
  input \cdf_wr_data_r[22]_i_2_1 ;
  input \cdf_wr_data_r[22]_i_2_2 ;
  input \cdf_wr_data_r[22]_i_2_3 ;
  input \cdf_wr_data_r[1]_i_3_2 ;
  input \cdf_wr_data_r[1]_i_3_3 ;
  input \cdf_wr_data_r[5]_i_3_0 ;
  input \cdf_wr_data_r[5]_i_3_1 ;
  input \cdf_wr_data_r[8]_i_2_0 ;
  input \cdf_wr_data_r[8]_i_2_1 ;
  input \cdf_wr_data_r[8]_i_2_2 ;
  input \cdf_wr_data_r[16]_i_2_3 ;
  input \cdf_wr_data_r[16]_i_2_4 ;
  input \cdf_wr_data_r[16]_i_2_5 ;
  input \cdf_wr_data_r[9]_i_2_0 ;
  input \cdf_wr_data_r[9]_i_2_1 ;
  input \cdf_wr_data_r[9]_i_2_2 ;
  input \cdf_wr_data_r[9]_i_2_3 ;
  input \cdf_wr_data_r[17]_i_2_0 ;
  input \cdf_wr_data_r[17]_i_2_1 ;
  input \cdf_wr_data_r[17]_i_2_2 ;
  input \cdf_wr_data_r[17]_i_2_3 ;
  input \cdf_wr_data_r[17]_i_2_4 ;
  input \cdf_wr_data_r[3]_i_3_0 ;
  input \cdf_wr_data_r[11]_i_2_0 ;
  input \cdf_wr_data_r[11]_i_2_1 ;
  input \cdf_wr_data_r[11]_i_2_2 ;
  input \cdf_wr_data_r[11]_i_2_3 ;
  input \cdf_wr_data_r[11]_i_2_4 ;
  input \cdf_wr_data_r[20]_i_2_1 ;
  input \cdf_wr_data_r[20]_i_2_2 ;
  input \cdf_wr_data_r[12]_i_2_0 ;
  input \cdf_wr_data_r[12]_i_2_1 ;
  input \cdf_wr_data_r[21]_i_2_1 ;
  input \cdf_wr_data_r[21]_i_2_2 ;
  input \cdf_wr_data_r[21]_i_2_3 ;
  input \cdf_wr_data_r[14]_i_2_0 ;
  input \cdf_wr_data_r[14]_i_2_1 ;
  input \cdf_wr_data_r[14]_i_2_2 ;
  input \cdf_wr_data_r[22]_i_2_4 ;
  input \cdf_wr_data_r[15]_i_2_0 ;
  input \cdf_wr_data_r[15]_i_2_1 ;
  input \cdf_wr_data_r[23]_i_2_1 ;
  input \cdf_wr_data_r[23]_i_2_2 ;
  input \cdf_wr_data_r[18]_i_2_0 ;
  input \cdf_wr_data_r[18]_i_2_1 ;
  input \cdf_wr_data_r[18]_i_2_2 ;
  input \cdf_wr_data_r[5]_i_3_2 ;
  input \cdf_wr_data_r[3]_i_3_1 ;
  input \cdf_wr_data_r[0]_i_3_0 ;
  input \cdf_wr_data_r[0]_i_3_1 ;
  input \cdf_wr_data_r[8]_i_2_3 ;
  input \cdf_wr_data_r[13]_i_2_0 ;
  input \cdf_wr_data_r[14]_i_2_3 ;
  input \cdf_wr_data_r[15]_i_2_2 ;
  input \cdf_wr_data_r[10]_i_2_0 ;
  input \cdf_wr_data_r[10]_i_2_1 ;
  input \cdf_wr_data_r[7]_i_3_0 ;
  input \cdf_wr_data_r[7]_i_3_1 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \cdf_wr_data_r[0]_i_11_n_0 ;
  wire \cdf_wr_data_r[0]_i_3_0 ;
  wire \cdf_wr_data_r[0]_i_3_1 ;
  wire \cdf_wr_data_r[0]_i_3_n_0 ;
  wire \cdf_wr_data_r[0]_i_7_n_0 ;
  wire \cdf_wr_data_r[10]_i_12_n_0 ;
  wire \cdf_wr_data_r[10]_i_2_0 ;
  wire \cdf_wr_data_r[10]_i_2_1 ;
  wire \cdf_wr_data_r[10]_i_2_n_0 ;
  wire \cdf_wr_data_r[10]_i_4_n_0 ;
  wire \cdf_wr_data_r[11]_i_12_n_0 ;
  wire \cdf_wr_data_r[11]_i_15_n_0 ;
  wire \cdf_wr_data_r[11]_i_2_0 ;
  wire \cdf_wr_data_r[11]_i_2_1 ;
  wire \cdf_wr_data_r[11]_i_2_2 ;
  wire \cdf_wr_data_r[11]_i_2_3 ;
  wire \cdf_wr_data_r[11]_i_2_4 ;
  wire \cdf_wr_data_r[11]_i_2_n_0 ;
  wire \cdf_wr_data_r[11]_i_4_n_0 ;
  wire \cdf_wr_data_r[11]_i_7_n_0 ;
  wire \cdf_wr_data_r[12]_i_11_n_0 ;
  wire \cdf_wr_data_r[12]_i_2_0 ;
  wire \cdf_wr_data_r[12]_i_2_1 ;
  wire \cdf_wr_data_r[12]_i_2_n_0 ;
  wire \cdf_wr_data_r[12]_i_4_n_0 ;
  wire \cdf_wr_data_r[13]_i_12_n_0 ;
  wire \cdf_wr_data_r[13]_i_2_0 ;
  wire \cdf_wr_data_r[13]_i_2_n_0 ;
  wire \cdf_wr_data_r[13]_i_4_0 ;
  wire \cdf_wr_data_r[13]_i_4_1 ;
  wire \cdf_wr_data_r[13]_i_4_n_0 ;
  wire \cdf_wr_data_r[14]_i_12_n_0 ;
  wire \cdf_wr_data_r[14]_i_15_n_0 ;
  wire \cdf_wr_data_r[14]_i_2_0 ;
  wire \cdf_wr_data_r[14]_i_2_1 ;
  wire \cdf_wr_data_r[14]_i_2_2 ;
  wire \cdf_wr_data_r[14]_i_2_3 ;
  wire \cdf_wr_data_r[14]_i_2_n_0 ;
  wire \cdf_wr_data_r[14]_i_4_n_0 ;
  wire \cdf_wr_data_r[14]_i_7_n_0 ;
  wire \cdf_wr_data_r[15]_i_11_n_0 ;
  wire \cdf_wr_data_r[15]_i_14_n_0 ;
  wire \cdf_wr_data_r[15]_i_2_0 ;
  wire \cdf_wr_data_r[15]_i_2_1 ;
  wire \cdf_wr_data_r[15]_i_2_2 ;
  wire \cdf_wr_data_r[15]_i_2_n_0 ;
  wire [10:0]\cdf_wr_data_r[15]_i_4_0 ;
  wire \cdf_wr_data_r[15]_i_4_n_0 ;
  wire \cdf_wr_data_r[15]_i_7_n_0 ;
  wire \cdf_wr_data_r[16]_i_10_n_0 ;
  wire \cdf_wr_data_r[16]_i_15_n_0 ;
  wire \cdf_wr_data_r[16]_i_2_0 ;
  wire \cdf_wr_data_r[16]_i_2_1 ;
  wire \cdf_wr_data_r[16]_i_2_2 ;
  wire \cdf_wr_data_r[16]_i_2_3 ;
  wire \cdf_wr_data_r[16]_i_2_4 ;
  wire \cdf_wr_data_r[16]_i_2_5 ;
  wire \cdf_wr_data_r[16]_i_2_n_0 ;
  wire \cdf_wr_data_r[16]_i_4_n_0 ;
  wire \cdf_wr_data_r[16]_i_6_n_0 ;
  wire \cdf_wr_data_r[17]_i_11_n_0 ;
  wire \cdf_wr_data_r[17]_i_16_n_0 ;
  wire \cdf_wr_data_r[17]_i_2_0 ;
  wire \cdf_wr_data_r[17]_i_2_1 ;
  wire \cdf_wr_data_r[17]_i_2_2 ;
  wire \cdf_wr_data_r[17]_i_2_3 ;
  wire \cdf_wr_data_r[17]_i_2_4 ;
  wire \cdf_wr_data_r[17]_i_2_n_0 ;
  wire \cdf_wr_data_r[17]_i_4_n_0 ;
  wire \cdf_wr_data_r[17]_i_6_n_0 ;
  wire \cdf_wr_data_r[18]_i_2_0 ;
  wire \cdf_wr_data_r[18]_i_2_1 ;
  wire \cdf_wr_data_r[18]_i_2_2 ;
  wire \cdf_wr_data_r[18]_i_2_n_0 ;
  wire \cdf_wr_data_r[18]_i_4_n_0 ;
  wire \cdf_wr_data_r[18]_i_9_n_0 ;
  wire \cdf_wr_data_r[1]_i_13_n_0 ;
  wire \cdf_wr_data_r[1]_i_3_0 ;
  wire \cdf_wr_data_r[1]_i_3_1 ;
  wire \cdf_wr_data_r[1]_i_3_2 ;
  wire \cdf_wr_data_r[1]_i_3_3 ;
  wire \cdf_wr_data_r[1]_i_3_n_0 ;
  wire \cdf_wr_data_r[1]_i_7_n_0 ;
  wire \cdf_wr_data_r[1]_i_9_n_0 ;
  wire \cdf_wr_data_r[20]_i_11_n_0 ;
  wire \cdf_wr_data_r[20]_i_2_0 ;
  wire \cdf_wr_data_r[20]_i_2_1 ;
  wire \cdf_wr_data_r[20]_i_2_2 ;
  wire \cdf_wr_data_r[20]_i_2_n_0 ;
  wire \cdf_wr_data_r[20]_i_4_n_0 ;
  wire \cdf_wr_data_r[21]_i_11_n_0 ;
  wire \cdf_wr_data_r[21]_i_2_0 ;
  wire \cdf_wr_data_r[21]_i_2_1 ;
  wire \cdf_wr_data_r[21]_i_2_2 ;
  wire \cdf_wr_data_r[21]_i_2_3 ;
  wire \cdf_wr_data_r[21]_i_2_n_0 ;
  wire \cdf_wr_data_r[21]_i_4_0 ;
  wire \cdf_wr_data_r[21]_i_4_n_0 ;
  wire \cdf_wr_data_r[22]_i_13_n_0 ;
  wire \cdf_wr_data_r[22]_i_2_0 ;
  wire \cdf_wr_data_r[22]_i_2_1 ;
  wire \cdf_wr_data_r[22]_i_2_2 ;
  wire \cdf_wr_data_r[22]_i_2_3 ;
  wire \cdf_wr_data_r[22]_i_2_4 ;
  wire \cdf_wr_data_r[22]_i_2_n_0 ;
  wire \cdf_wr_data_r[22]_i_4_n_0 ;
  wire \cdf_wr_data_r[22]_i_6_n_0 ;
  wire \cdf_wr_data_r[23]_i_11_n_0 ;
  wire \cdf_wr_data_r[23]_i_16_n_0 ;
  wire \cdf_wr_data_r[23]_i_2_0 ;
  wire \cdf_wr_data_r[23]_i_2_1 ;
  wire \cdf_wr_data_r[23]_i_2_2 ;
  wire \cdf_wr_data_r[23]_i_2_n_0 ;
  wire \cdf_wr_data_r[23]_i_4_n_0 ;
  wire \cdf_wr_data_r[23]_i_6_n_0 ;
  wire \cdf_wr_data_r[2]_i_18_n_0 ;
  wire \cdf_wr_data_r[2]_i_3 ;
  wire \cdf_wr_data_r[2]_i_3_0 ;
  wire \cdf_wr_data_r[2]_i_3_1 ;
  wire \cdf_wr_data_r[2]_i_9_0 ;
  wire \cdf_wr_data_r[2]_i_9_1 ;
  wire \cdf_wr_data_r[3]_i_10_n_0 ;
  wire \cdf_wr_data_r[3]_i_3_0 ;
  wire \cdf_wr_data_r[3]_i_3_1 ;
  wire \cdf_wr_data_r[3]_i_3_n_0 ;
  wire \cdf_wr_data_r[3]_i_6_n_0 ;
  wire \cdf_wr_data_r[4]_i_17_n_0 ;
  wire \cdf_wr_data_r[5]_i_13_n_0 ;
  wire \cdf_wr_data_r[5]_i_3_0 ;
  wire \cdf_wr_data_r[5]_i_3_1 ;
  wire \cdf_wr_data_r[5]_i_3_2 ;
  wire \cdf_wr_data_r[5]_i_3_n_0 ;
  wire \cdf_wr_data_r[5]_i_7_n_0 ;
  wire \cdf_wr_data_r[5]_i_8_n_0 ;
  wire \cdf_wr_data_r[6]_i_17_n_0 ;
  wire \cdf_wr_data_r[6]_i_3 ;
  wire \cdf_wr_data_r[6]_i_3_0 ;
  wire [6:0]\cdf_wr_data_r[6]_i_8_0 ;
  wire \cdf_wr_data_r[7]_i_13_n_0 ;
  wire \cdf_wr_data_r[7]_i_3_0 ;
  wire \cdf_wr_data_r[7]_i_3_1 ;
  wire \cdf_wr_data_r[7]_i_3_n_0 ;
  wire \cdf_wr_data_r[7]_i_7_n_0 ;
  wire \cdf_wr_data_r[8]_i_13_n_0 ;
  wire \cdf_wr_data_r[8]_i_16_n_0 ;
  wire \cdf_wr_data_r[8]_i_2_0 ;
  wire \cdf_wr_data_r[8]_i_2_1 ;
  wire \cdf_wr_data_r[8]_i_2_2 ;
  wire \cdf_wr_data_r[8]_i_2_3 ;
  wire \cdf_wr_data_r[8]_i_2_n_0 ;
  wire \cdf_wr_data_r[8]_i_4_n_0 ;
  wire \cdf_wr_data_r[8]_i_7_n_0 ;
  wire \cdf_wr_data_r[9]_i_12_n_0 ;
  wire \cdf_wr_data_r[9]_i_17_n_0 ;
  wire \cdf_wr_data_r[9]_i_2_0 ;
  wire \cdf_wr_data_r[9]_i_2_1 ;
  wire \cdf_wr_data_r[9]_i_2_2 ;
  wire \cdf_wr_data_r[9]_i_2_3 ;
  wire \cdf_wr_data_r[9]_i_2_n_0 ;
  wire \cdf_wr_data_r[9]_i_4_n_0 ;
  wire \cdf_wr_data_r[9]_i_7_n_0 ;
  wire \cdf_wr_data_r_reg[0] ;
  wire \cdf_wr_data_r_reg[0]_0 ;
  wire \cdf_wr_data_r_reg[0]_1 ;
  wire \cdf_wr_data_r_reg[0]_2 ;
  wire \cdf_wr_data_r_reg[0]_3 ;
  wire \cdf_wr_data_r_reg[0]_4 ;
  wire \cdf_wr_data_r_reg[0]_5 ;
  wire \cdf_wr_data_r_reg[10] ;
  wire \cdf_wr_data_r_reg[10]_0 ;
  wire \cdf_wr_data_r_reg[10]_1 ;
  wire \cdf_wr_data_r_reg[10]_2 ;
  wire \cdf_wr_data_r_reg[11] ;
  wire \cdf_wr_data_r_reg[11]_0 ;
  wire \cdf_wr_data_r_reg[11]_1 ;
  wire \cdf_wr_data_r_reg[12] ;
  wire \cdf_wr_data_r_reg[12]_0 ;
  wire \cdf_wr_data_r_reg[12]_1 ;
  wire \cdf_wr_data_r_reg[12]_2 ;
  wire \cdf_wr_data_r_reg[13] ;
  wire \cdf_wr_data_r_reg[13]_0 ;
  wire \cdf_wr_data_r_reg[13]_1 ;
  wire \cdf_wr_data_r_reg[13]_2 ;
  wire \cdf_wr_data_r_reg[13]_3 ;
  wire \cdf_wr_data_r_reg[14] ;
  wire \cdf_wr_data_r_reg[14]_0 ;
  wire \cdf_wr_data_r_reg[14]_1 ;
  wire \cdf_wr_data_r_reg[15] ;
  wire \cdf_wr_data_r_reg[15]_0 ;
  wire \cdf_wr_data_r_reg[15]_1 ;
  wire \cdf_wr_data_r_reg[16] ;
  wire \cdf_wr_data_r_reg[16]_0 ;
  wire \cdf_wr_data_r_reg[17] ;
  wire \cdf_wr_data_r_reg[17]_0 ;
  wire \cdf_wr_data_r_reg[17]_1 ;
  wire \cdf_wr_data_r_reg[18] ;
  wire \cdf_wr_data_r_reg[18]_0 ;
  wire \cdf_wr_data_r_reg[18]_1 ;
  wire \cdf_wr_data_r_reg[18]_2 ;
  wire \cdf_wr_data_r_reg[1] ;
  wire [2:0]\cdf_wr_data_r_reg[1]_0 ;
  wire \cdf_wr_data_r_reg[1]_1 ;
  wire \cdf_wr_data_r_reg[1]_2 ;
  wire \cdf_wr_data_r_reg[20] ;
  wire \cdf_wr_data_r_reg[20]_0 ;
  wire \cdf_wr_data_r_reg[20]_1 ;
  wire \cdf_wr_data_r_reg[21] ;
  wire \cdf_wr_data_r_reg[21]_0 ;
  wire \cdf_wr_data_r_reg[21]_1 ;
  wire \cdf_wr_data_r_reg[21]_2 ;
  wire \cdf_wr_data_r_reg[22] ;
  wire \cdf_wr_data_r_reg[22]_0 ;
  wire [20:0]\cdf_wr_data_r_reg[23] ;
  wire \cdf_wr_data_r_reg[23]_0 ;
  wire \cdf_wr_data_r_reg[23]_1 ;
  wire \cdf_wr_data_r_reg[23]_2 ;
  wire \cdf_wr_data_r_reg[3] ;
  wire \cdf_wr_data_r_reg[3]_0 ;
  wire \cdf_wr_data_r_reg[3]_1 ;
  wire \cdf_wr_data_r_reg[3]_2 ;
  wire \cdf_wr_data_r_reg[5] ;
  wire \cdf_wr_data_r_reg[5]_0 ;
  wire \cdf_wr_data_r_reg[5]_1 ;
  wire \cdf_wr_data_r_reg[7] ;
  wire \cdf_wr_data_r_reg[7]_0 ;
  wire \cdf_wr_data_r_reg[7]_1 ;
  wire \cdf_wr_data_r_reg[7]_2 ;
  wire \cdf_wr_data_r_reg[7]_3 ;
  wire \cdf_wr_data_r_reg[7]_4 ;
  wire \cdf_wr_data_r_reg[8] ;
  wire \cdf_wr_data_r_reg[8]_0 ;
  wire \cdf_wr_data_r_reg[8]_1 ;
  wire \cdf_wr_data_r_reg[8]_2 ;
  wire \cdf_wr_data_r_reg[8]_3 ;
  wire \cdf_wr_data_r_reg[9] ;
  wire \cdf_wr_data_r_reg[9]_0 ;
  wire \cdf_wr_data_r_reg[9]_1 ;
  wire [7:0]data4;
  wire \lsb_pxl_data_r_reg[2]_0 ;
  wire \lsb_pxl_data_r_reg[6]_0 ;
  wire \pxl_cntr_reg[0]_rep__0 ;
  wire \pxl_cntr_reg[3] ;
  wire \pxl_cntr_reg[3]_0 ;
  wire raw10_en_r;
  wire raw10_en_r_reg_rep;
  wire raw14_en_r;
  wire raw8_en_r;
  wire sensr_clk;
  wire \sync_fifo_rd_data_cr_reg[18] ;
  wire \sync_fifo_rd_data_cr_reg[25] ;
  wire \sync_fifo_rd_data_r1_reg[20] ;
  wire \sync_fifo_rd_data_r1_reg[21] ;
  wire \sync_fifo_rd_data_r2_reg[22] ;

  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \cdf_wr_data_r[0]_i_1 
       (.I0(\cdf_wr_data_r_reg[0] ),
        .I1(\cdf_wr_data_r[0]_i_3_n_0 ),
        .I2(\cdf_wr_data_r_reg[0]_0 ),
        .I3(\cdf_wr_data_r_reg[0]_1 ),
        .I4(\cdf_wr_data_r_reg[0]_2 ),
        .I5(\cdf_wr_data_r_reg[23] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00BF000000800000)) 
    \cdf_wr_data_r[0]_i_11 
       (.I0(\cdf_wr_data_r_reg[23] [13]),
        .I1(\cdf_wr_data_r[21]_i_4_0 ),
        .I2(\cdf_wr_data_r[2]_i_9_0 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(data4[0]),
        .O(\cdf_wr_data_r[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBF80000000000000)) 
    \cdf_wr_data_r[0]_i_16 
       (.I0(\cdf_wr_data_r_reg[23] [13]),
        .I1(\cdf_wr_data_r[2]_i_9_1 ),
        .I2(\cdf_wr_data_r[13]_i_4_1 ),
        .I3(data4[4]),
        .I4(\cdf_wr_data_r_reg[1]_0 [2]),
        .I5(\cdf_wr_data_r_reg[1]_0 [1]),
        .O(\sync_fifo_rd_data_cr_reg[18] ));
  LUT6 #(
    .INIT(64'h002A002A0000002A)) 
    \cdf_wr_data_r[0]_i_3 
       (.I0(\cdf_wr_data_r[0]_i_7_n_0 ),
        .I1(raw8_en_r),
        .I2(\cdf_wr_data_r_reg[0]_3 ),
        .I3(\cdf_wr_data_r_reg[0]_4 ),
        .I4(raw14_en_r),
        .I5(\cdf_wr_data_r_reg[0]_5 ),
        .O(\cdf_wr_data_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00010101FFFFFFFF)) 
    \cdf_wr_data_r[0]_i_7 
       (.I0(\cdf_wr_data_r[16]_i_2_1 ),
        .I1(\cdf_wr_data_r[0]_i_11_n_0 ),
        .I2(\cdf_wr_data_r[0]_i_3_0 ),
        .I3(\cdf_wr_data_r[21]_i_2_0 ),
        .I4(\cdf_wr_data_r[0]_i_3_1 ),
        .I5(\cdf_wr_data_r_reg[18]_0 ),
        .O(\cdf_wr_data_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8A8A8A8A8A)) 
    \cdf_wr_data_r[10]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[10]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[10] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[8]_1 ),
        .I5(\cdf_wr_data_r_reg[23] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBC803B3BBC800808)) 
    \cdf_wr_data_r[10]_i_12 
       (.I0(\cdf_wr_data_r[15]_i_4_0 [5]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[2]_i_9_1 ),
        .I3(\cdf_wr_data_r_reg[23] [15]),
        .I4(\cdf_wr_data_r[13]_i_4_1 ),
        .I5(data4[2]),
        .O(\cdf_wr_data_r[10]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hACAC0F00)) 
    \cdf_wr_data_r[10]_i_16 
       (.I0(\cdf_wr_data_r[15]_i_4_0 [5]),
        .I1(\cdf_wr_data_r_reg[23] [15]),
        .I2(\cdf_wr_data_r[2]_i_9_1 ),
        .I3(data4[2]),
        .I4(\cdf_wr_data_r[13]_i_4_1 ),
        .O(\sync_fifo_rd_data_r1_reg[20] ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAA8)) 
    \cdf_wr_data_r[10]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[10]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[10]_0 ),
        .I3(\cdf_wr_data_r_reg[10]_1 ),
        .I4(\cdf_wr_data_r_reg[7]_1 ),
        .I5(\cdf_wr_data_r_reg[10]_2 ),
        .O(\cdf_wr_data_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \cdf_wr_data_r[10]_i_4 
       (.I0(\cdf_wr_data_r[10]_i_2_0 ),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[10]_i_2_1 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r[10]_i_12_n_0 ),
        .I5(\cdf_wr_data_r[3]_i_3_0 ),
        .O(\cdf_wr_data_r[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8A8A8A8A8A)) 
    \cdf_wr_data_r[11]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[11]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[11] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[8]_1 ),
        .I5(\cdf_wr_data_r_reg[23] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h4440004000400040)) 
    \cdf_wr_data_r[11]_i_12 
       (.I0(\cdf_wr_data_r_reg[1]_0 [1]),
        .I1(\cdf_wr_data_r_reg[1]_0 [2]),
        .I2(data4[3]),
        .I3(\cdf_wr_data_r[2]_i_9_0 ),
        .I4(\cdf_wr_data_r[21]_i_4_0 ),
        .I5(\cdf_wr_data_r_reg[23] [16]),
        .O(\cdf_wr_data_r[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hACAC0F00)) 
    \cdf_wr_data_r[11]_i_15 
       (.I0(\cdf_wr_data_r[15]_i_4_0 [6]),
        .I1(\cdf_wr_data_r_reg[23] [16]),
        .I2(\cdf_wr_data_r[21]_i_4_0 ),
        .I3(data4[3]),
        .I4(\cdf_wr_data_r[2]_i_9_0 ),
        .O(\cdf_wr_data_r[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    \cdf_wr_data_r[11]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[11]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[11]_0 ),
        .I3(\cdf_wr_data_r_reg[11]_1 ),
        .I4(\cdf_wr_data_r[11]_i_7_n_0 ),
        .I5(raw14_en_r),
        .O(\cdf_wr_data_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0800AAAA)) 
    \cdf_wr_data_r[11]_i_4 
       (.I0(\cdf_wr_data_r[3]_i_3_0 ),
        .I1(\cdf_wr_data_r[11]_i_2_0 ),
        .I2(\cdf_wr_data_r_reg[1]_0 [2]),
        .I3(\cdf_wr_data_r_reg[1]_0 [1]),
        .I4(\cdf_wr_data_r[11]_i_2_1 ),
        .I5(\cdf_wr_data_r[11]_i_12_n_0 ),
        .O(\cdf_wr_data_r[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000053FF)) 
    \cdf_wr_data_r[11]_i_7 
       (.I0(\cdf_wr_data_r[11]_i_2_2 ),
        .I1(\cdf_wr_data_r[11]_i_15_n_0 ),
        .I2(\cdf_wr_data_r_reg[1]_0 [2]),
        .I3(\cdf_wr_data_r_reg[1]_0 [1]),
        .I4(\cdf_wr_data_r[11]_i_2_3 ),
        .I5(\cdf_wr_data_r[11]_i_2_4 ),
        .O(\cdf_wr_data_r[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8A8A8A8A8A)) 
    \cdf_wr_data_r[12]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[12]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[12] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[8]_1 ),
        .I5(\cdf_wr_data_r_reg[23] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFF1DDDFFFFFFFF)) 
    \cdf_wr_data_r[12]_i_11 
       (.I0(data4[4]),
        .I1(\cdf_wr_data_r[2]_i_9_0 ),
        .I2(\cdf_wr_data_r_reg[1]_0 [0]),
        .I3(\cdf_wr_data_r_reg[23] [17]),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r_reg[1]_0 [2]),
        .O(\cdf_wr_data_r[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    \cdf_wr_data_r[12]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[12]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[12]_0 ),
        .I3(\cdf_wr_data_r_reg[12]_1 ),
        .I4(\cdf_wr_data_r_reg[12]_2 ),
        .I5(raw14_en_r),
        .O(\cdf_wr_data_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0800AAAA)) 
    \cdf_wr_data_r[12]_i_4 
       (.I0(\cdf_wr_data_r[3]_i_3_0 ),
        .I1(\cdf_wr_data_r[12]_i_2_0 ),
        .I2(\cdf_wr_data_r_reg[1]_0 [2]),
        .I3(\cdf_wr_data_r_reg[1]_0 [1]),
        .I4(\cdf_wr_data_r[12]_i_11_n_0 ),
        .I5(\cdf_wr_data_r[12]_i_2_1 ),
        .O(\cdf_wr_data_r[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB0B0B0B0B0)) 
    \cdf_wr_data_r[13]_i_1 
       (.I0(\cdf_wr_data_r[13]_i_2_n_0 ),
        .I1(\cdf_wr_data_r_reg[13] ),
        .I2(\cdf_wr_data_r_reg[0]_1 ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[8]_1 ),
        .I5(\cdf_wr_data_r_reg[23] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBC803B3BBC800808)) 
    \cdf_wr_data_r[13]_i_12 
       (.I0(\cdf_wr_data_r[15]_i_4_0 [8]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[13]_i_4_0 ),
        .I3(\cdf_wr_data_r_reg[23] [18]),
        .I4(\cdf_wr_data_r[13]_i_4_1 ),
        .I5(data4[5]),
        .O(\cdf_wr_data_r[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAA8)) 
    \cdf_wr_data_r[13]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[13]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[13]_0 ),
        .I3(\cdf_wr_data_r_reg[13]_1 ),
        .I4(\cdf_wr_data_r_reg[13]_2 ),
        .I5(\cdf_wr_data_r_reg[13]_3 ),
        .O(\cdf_wr_data_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \cdf_wr_data_r[13]_i_4 
       (.I0(\cdf_wr_data_r[5]_i_3_2 ),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[13]_i_2_0 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r[13]_i_12_n_0 ),
        .I5(\cdf_wr_data_r[3]_i_3_0 ),
        .O(\cdf_wr_data_r[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8A8A8A8A8A)) 
    \cdf_wr_data_r[14]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[14]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[14] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[8]_1 ),
        .I5(\cdf_wr_data_r_reg[23] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBC803B3BBC800808)) 
    \cdf_wr_data_r[14]_i_12 
       (.I0(\cdf_wr_data_r[15]_i_4_0 [9]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[2]_i_9_1 ),
        .I3(\cdf_wr_data_r_reg[23] [19]),
        .I4(\cdf_wr_data_r[13]_i_4_1 ),
        .I5(data4[6]),
        .O(\cdf_wr_data_r[14]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \cdf_wr_data_r[14]_i_15 
       (.I0(\cdf_wr_data_r[2]_i_9_1 ),
        .I1(\cdf_wr_data_r_reg[23] [19]),
        .I2(\cdf_wr_data_r[13]_i_4_1 ),
        .I3(data4[6]),
        .O(\cdf_wr_data_r[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAA8)) 
    \cdf_wr_data_r[14]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[14]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[14]_0 ),
        .I3(\cdf_wr_data_r_reg[14]_1 ),
        .I4(\cdf_wr_data_r_reg[13]_2 ),
        .I5(\cdf_wr_data_r[14]_i_7_n_0 ),
        .O(\cdf_wr_data_r[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \cdf_wr_data_r[14]_i_4 
       (.I0(\cdf_wr_data_r[14]_i_2_2 ),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[14]_i_2_3 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r[14]_i_12_n_0 ),
        .I5(\cdf_wr_data_r[3]_i_3_0 ),
        .O(\cdf_wr_data_r[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[14]_i_7 
       (.I0(\cdf_wr_data_r[14]_i_2_0 ),
        .I1(\cdf_wr_data_r[14]_i_15_n_0 ),
        .I2(\cdf_wr_data_r_reg[1]_0 [2]),
        .I3(\cdf_wr_data_r[14]_i_2_1 ),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r[14]_i_2_2 ),
        .O(\cdf_wr_data_r[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A8AFF8A8A8A)) 
    \cdf_wr_data_r[15]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[15]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[15] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[23] [12]),
        .I5(\cdf_wr_data_r_reg[8]_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBC803B3BBC800808)) 
    \cdf_wr_data_r[15]_i_11 
       (.I0(\cdf_wr_data_r[15]_i_4_0 [10]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[21]_i_4_0 ),
        .I3(\cdf_wr_data_r_reg[23] [20]),
        .I4(\cdf_wr_data_r[2]_i_9_0 ),
        .I5(data4[7]),
        .O(\cdf_wr_data_r[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \cdf_wr_data_r[15]_i_14 
       (.I0(\cdf_wr_data_r[21]_i_4_0 ),
        .I1(\cdf_wr_data_r_reg[23] [20]),
        .I2(\cdf_wr_data_r[2]_i_9_0 ),
        .I3(data4[7]),
        .O(\cdf_wr_data_r[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAA8)) 
    \cdf_wr_data_r[15]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[15]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[15]_0 ),
        .I3(\cdf_wr_data_r_reg[15]_1 ),
        .I4(\cdf_wr_data_r_reg[13]_2 ),
        .I5(\cdf_wr_data_r[15]_i_7_n_0 ),
        .O(\cdf_wr_data_r[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \cdf_wr_data_r[15]_i_4 
       (.I0(\cdf_wr_data_r_reg[7]_4 ),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[15]_i_2_2 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r[15]_i_11_n_0 ),
        .I5(\cdf_wr_data_r[3]_i_3_0 ),
        .O(\cdf_wr_data_r[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[15]_i_7 
       (.I0(\cdf_wr_data_r[15]_i_2_0 ),
        .I1(\cdf_wr_data_r[15]_i_14_n_0 ),
        .I2(\cdf_wr_data_r_reg[1]_0 [2]),
        .I3(\cdf_wr_data_r[15]_i_2_1 ),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r_reg[7]_4 ),
        .O(\cdf_wr_data_r[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A8AFF8A8A8A)) 
    \cdf_wr_data_r[16]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[16]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[16] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[23] [13]),
        .I5(\cdf_wr_data_r_reg[8]_1 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h8800008000000080)) 
    \cdf_wr_data_r[16]_i_10 
       (.I0(\cdf_wr_data_r_reg[1]_0 [2]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(data4[0]),
        .I3(\cdf_wr_data_r[13]_i_4_0 ),
        .I4(\cdf_wr_data_r[1]_i_3_0 ),
        .I5(\cdf_wr_data_r_reg[23] [13]),
        .O(\cdf_wr_data_r[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C2020000)) 
    \cdf_wr_data_r[16]_i_15 
       (.I0(data4[4]),
        .I1(\cdf_wr_data_r[21]_i_4_0 ),
        .I2(\cdf_wr_data_r[2]_i_9_0 ),
        .I3(\cdf_wr_data_r_reg[23] [13]),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r_reg[1]_0 [2]),
        .O(\cdf_wr_data_r[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cdf_wr_data_r[16]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[16]_i_4_n_0 ),
        .I2(raw10_en_r),
        .I3(\cdf_wr_data_r_reg[16]_0 ),
        .I4(\cdf_wr_data_r[16]_i_6_n_0 ),
        .I5(raw14_en_r),
        .O(\cdf_wr_data_r[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F010F0F00010F)) 
    \cdf_wr_data_r[16]_i_4 
       (.I0(\cdf_wr_data_r[16]_i_2_3 ),
        .I1(\cdf_wr_data_r[16]_i_2_4 ),
        .I2(\cdf_wr_data_r[16]_i_10_n_0 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r[16]_i_2_5 ),
        .O(\cdf_wr_data_r[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    \cdf_wr_data_r[16]_i_6 
       (.I0(\cdf_wr_data_r[21]_i_2_0 ),
        .I1(\cdf_wr_data_r[16]_i_2_0 ),
        .I2(\cdf_wr_data_r[16]_i_15_n_0 ),
        .I3(\cdf_wr_data_r[16]_i_2_1 ),
        .I4(\cdf_wr_data_r[6]_i_8_0 [0]),
        .I5(\cdf_wr_data_r[16]_i_2_2 ),
        .O(\cdf_wr_data_r[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A8AFF8A8A8A)) 
    \cdf_wr_data_r[17]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[17]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[17] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[23] [14]),
        .I5(\cdf_wr_data_r_reg[8]_1 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h8800008000000080)) 
    \cdf_wr_data_r[17]_i_11 
       (.I0(\cdf_wr_data_r_reg[1]_0 [2]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(data4[1]),
        .I3(\cdf_wr_data_r[21]_i_4_0 ),
        .I4(\cdf_wr_data_r[2]_i_9_0 ),
        .I5(\cdf_wr_data_r_reg[23] [14]),
        .O(\cdf_wr_data_r[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4400004000000040)) 
    \cdf_wr_data_r[17]_i_16 
       (.I0(\cdf_wr_data_r_reg[1]_0 [2]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(data4[5]),
        .I3(\cdf_wr_data_r[21]_i_4_0 ),
        .I4(\cdf_wr_data_r[2]_i_9_0 ),
        .I5(\cdf_wr_data_r_reg[23] [14]),
        .O(\cdf_wr_data_r[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    \cdf_wr_data_r[17]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[17]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[17]_0 ),
        .I3(\cdf_wr_data_r[17]_i_6_n_0 ),
        .I4(\cdf_wr_data_r_reg[17]_1 ),
        .I5(\cdf_wr_data_r_reg[7]_1 ),
        .O(\cdf_wr_data_r[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8A8A8)) 
    \cdf_wr_data_r[17]_i_4 
       (.I0(\cdf_wr_data_r_reg[18]_0 ),
        .I1(\cdf_wr_data_r[17]_i_2_0 ),
        .I2(\cdf_wr_data_r[17]_i_11_n_0 ),
        .I3(\cdf_wr_data_r[21]_i_2_0 ),
        .I4(\cdf_wr_data_r[17]_i_2_1 ),
        .I5(\cdf_wr_data_r[17]_i_2_2 ),
        .O(\cdf_wr_data_r[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAFFAAAAAA)) 
    \cdf_wr_data_r[17]_i_6 
       (.I0(\cdf_wr_data_r[17]_i_16_n_0 ),
        .I1(\cdf_wr_data_r[6]_i_8_0 [1]),
        .I2(\cdf_wr_data_r[17]_i_2_3 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [1]),
        .I4(\cdf_wr_data_r_reg[1]_0 [2]),
        .I5(\cdf_wr_data_r[17]_i_2_4 ),
        .O(\cdf_wr_data_r[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF22F222)) 
    \cdf_wr_data_r[18]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[18]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[8]_0 ),
        .I3(\cdf_wr_data_r_reg[23] [15]),
        .I4(\cdf_wr_data_r_reg[8]_1 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0000002AAAAAAAAA)) 
    \cdf_wr_data_r[18]_i_2 
       (.I0(\cdf_wr_data_r_reg[18] ),
        .I1(\cdf_wr_data_r[18]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[18]_0 ),
        .I3(\cdf_wr_data_r_reg[18]_1 ),
        .I4(\cdf_wr_data_r_reg[18]_2 ),
        .I5(\cdf_wr_data_r_reg[0]_0 ),
        .O(\cdf_wr_data_r[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \cdf_wr_data_r[18]_i_4 
       (.I0(\cdf_wr_data_r[18]_i_9_n_0 ),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[18]_i_2_0 ),
        .I3(\cdf_wr_data_r[18]_i_2_1 ),
        .I4(\cdf_wr_data_r_reg[1]_0 [2]),
        .I5(\cdf_wr_data_r[18]_i_2_2 ),
        .O(\cdf_wr_data_r[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8380)) 
    \cdf_wr_data_r[18]_i_9 
       (.I0(\cdf_wr_data_r_reg[23] [15]),
        .I1(\cdf_wr_data_r[13]_i_4_1 ),
        .I2(\cdf_wr_data_r[2]_i_9_1 ),
        .I3(data4[2]),
        .O(\cdf_wr_data_r[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h77FFFF7FFFFFFF7F)) 
    \cdf_wr_data_r[19]_i_7 
       (.I0(\cdf_wr_data_r_reg[1]_0 [2]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(data4[3]),
        .I3(\cdf_wr_data_r[13]_i_4_0 ),
        .I4(\cdf_wr_data_r[1]_i_3_0 ),
        .I5(\cdf_wr_data_r_reg[23] [16]),
        .O(\pxl_cntr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \cdf_wr_data_r[1]_i_1 
       (.I0(\cdf_wr_data_r_reg[1] ),
        .I1(\cdf_wr_data_r[1]_i_3_n_0 ),
        .I2(\cdf_wr_data_r_reg[0]_0 ),
        .I3(\cdf_wr_data_r_reg[0]_1 ),
        .I4(\cdf_wr_data_r_reg[0]_2 ),
        .I5(\cdf_wr_data_r_reg[23] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h8CCC8000)) 
    \cdf_wr_data_r[1]_i_13 
       (.I0(\cdf_wr_data_r_reg[23] [14]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[13]_i_4_0 ),
        .I3(\cdf_wr_data_r[1]_i_3_0 ),
        .I4(data4[1]),
        .O(\cdf_wr_data_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000047FF0000)) 
    \cdf_wr_data_r[1]_i_3 
       (.I0(\cdf_wr_data_r[1]_i_7_n_0 ),
        .I1(\cdf_wr_data_r_reg[1]_0 [2]),
        .I2(\cdf_wr_data_r_reg[1]_1 ),
        .I3(\cdf_wr_data_r_reg[13]_2 ),
        .I4(\cdf_wr_data_r[1]_i_9_n_0 ),
        .I5(\cdf_wr_data_r_reg[1]_2 ),
        .O(\cdf_wr_data_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \cdf_wr_data_r[1]_i_7 
       (.I0(data4[5]),
        .I1(\cdf_wr_data_r[1]_i_3_0 ),
        .I2(\cdf_wr_data_r[13]_i_4_0 ),
        .I3(\cdf_wr_data_r_reg[23] [14]),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r[1]_i_3_1 ),
        .O(\cdf_wr_data_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55557757FFFF7757)) 
    \cdf_wr_data_r[1]_i_9 
       (.I0(\cdf_wr_data_r_reg[18]_0 ),
        .I1(\cdf_wr_data_r[1]_i_13_n_0 ),
        .I2(\cdf_wr_data_r[1]_i_3_2 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [1]),
        .I4(\cdf_wr_data_r_reg[1]_0 [2]),
        .I5(\cdf_wr_data_r[1]_i_3_3 ),
        .O(\cdf_wr_data_r[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A8AFF8A8A8A)) 
    \cdf_wr_data_r[20]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[20]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[20] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[23] [17]),
        .I5(\cdf_wr_data_r_reg[8]_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h8800008000000080)) 
    \cdf_wr_data_r[20]_i_11 
       (.I0(\cdf_wr_data_r_reg[1]_0 [2]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(data4[4]),
        .I3(\cdf_wr_data_r[13]_i_4_0 ),
        .I4(\cdf_wr_data_r[2]_i_9_0 ),
        .I5(\cdf_wr_data_r_reg[23] [17]),
        .O(\cdf_wr_data_r[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cdf_wr_data_r[20]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[20]_i_4_n_0 ),
        .I2(raw10_en_r),
        .I3(\cdf_wr_data_r_reg[20]_0 ),
        .I4(\cdf_wr_data_r_reg[20]_1 ),
        .I5(\cdf_wr_data_r_reg[7]_1 ),
        .O(\cdf_wr_data_r[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F010F0F00010F)) 
    \cdf_wr_data_r[20]_i_4 
       (.I0(\cdf_wr_data_r[20]_i_2_1 ),
        .I1(\cdf_wr_data_r[20]_i_2_2 ),
        .I2(\cdf_wr_data_r[20]_i_11_n_0 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r[20]_i_2_0 ),
        .O(\cdf_wr_data_r[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A8AFF8A8A8A)) 
    \cdf_wr_data_r[21]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[21]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[21] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[23] [18]),
        .I5(\cdf_wr_data_r_reg[8]_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h8800008000000080)) 
    \cdf_wr_data_r[21]_i_11 
       (.I0(\cdf_wr_data_r_reg[1]_0 [2]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(data4[5]),
        .I3(\cdf_wr_data_r[21]_i_4_0 ),
        .I4(\cdf_wr_data_r[2]_i_9_0 ),
        .I5(\cdf_wr_data_r_reg[23] [18]),
        .O(\cdf_wr_data_r[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    \cdf_wr_data_r[21]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[21]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[21]_0 ),
        .I3(\cdf_wr_data_r_reg[21]_1 ),
        .I4(\cdf_wr_data_r_reg[21]_2 ),
        .I5(\cdf_wr_data_r_reg[7]_1 ),
        .O(\cdf_wr_data_r[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8A8A8)) 
    \cdf_wr_data_r[21]_i_4 
       (.I0(\cdf_wr_data_r[3]_i_3_0 ),
        .I1(\cdf_wr_data_r[21]_i_2_1 ),
        .I2(\cdf_wr_data_r[21]_i_11_n_0 ),
        .I3(\cdf_wr_data_r[21]_i_2_0 ),
        .I4(\cdf_wr_data_r[21]_i_2_2 ),
        .I5(\cdf_wr_data_r[21]_i_2_3 ),
        .O(\cdf_wr_data_r[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF22F222)) 
    \cdf_wr_data_r[22]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[22]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[8]_0 ),
        .I3(\cdf_wr_data_r_reg[23] [19]),
        .I4(\cdf_wr_data_r_reg[8]_1 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7C7F)) 
    \cdf_wr_data_r[22]_i_13 
       (.I0(\cdf_wr_data_r_reg[23] [19]),
        .I1(\cdf_wr_data_r[13]_i_4_1 ),
        .I2(\cdf_wr_data_r[2]_i_9_1 ),
        .I3(data4[6]),
        .O(\cdf_wr_data_r[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000A2AAAAAAAA)) 
    \cdf_wr_data_r[22]_i_2 
       (.I0(\cdf_wr_data_r_reg[22] ),
        .I1(\cdf_wr_data_r_reg[7]_1 ),
        .I2(\cdf_wr_data_r[22]_i_4_n_0 ),
        .I3(\cdf_wr_data_r_reg[22]_0 ),
        .I4(\cdf_wr_data_r[22]_i_6_n_0 ),
        .I5(\cdf_wr_data_r_reg[0]_0 ),
        .O(\cdf_wr_data_r[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55553030FF00FFFF)) 
    \cdf_wr_data_r[22]_i_4 
       (.I0(\cdf_wr_data_r[22]_i_2_1 ),
        .I1(\cdf_wr_data_r[22]_i_2_2 ),
        .I2(\cdf_wr_data_r[22]_i_2_3 ),
        .I3(\cdf_wr_data_r[22]_i_13_n_0 ),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r_reg[1]_0 [2]),
        .O(\cdf_wr_data_r[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0AAA22000A002200)) 
    \cdf_wr_data_r[22]_i_6 
       (.I0(\cdf_wr_data_r[3]_i_3_0 ),
        .I1(\cdf_wr_data_r[22]_i_2_0 ),
        .I2(\cdf_wr_data_r[22]_i_13_n_0 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [1]),
        .I4(\cdf_wr_data_r_reg[1]_0 [2]),
        .I5(\cdf_wr_data_r[22]_i_2_4 ),
        .O(\cdf_wr_data_r[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A8AFF8A8A8A)) 
    \cdf_wr_data_r[23]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[23]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[23]_0 ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[23] [20]),
        .I5(\cdf_wr_data_r_reg[8]_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h8800008000000080)) 
    \cdf_wr_data_r[23]_i_11 
       (.I0(\cdf_wr_data_r_reg[1]_0 [2]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(data4[7]),
        .I3(\cdf_wr_data_r[2]_i_9_1 ),
        .I4(\cdf_wr_data_r[13]_i_4_1 ),
        .I5(\cdf_wr_data_r_reg[23] [20]),
        .O(\cdf_wr_data_r[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4040040000000400)) 
    \cdf_wr_data_r[23]_i_16 
       (.I0(\cdf_wr_data_r_reg[1]_0 [2]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[13]_i_4_1 ),
        .I3(data4[7]),
        .I4(\cdf_wr_data_r[2]_i_9_1 ),
        .I5(\cdf_wr_data_r_reg[23] [20]),
        .O(\cdf_wr_data_r[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    \cdf_wr_data_r[23]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[23]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[23]_1 ),
        .I3(\cdf_wr_data_r[23]_i_6_n_0 ),
        .I4(\cdf_wr_data_r_reg[23]_2 ),
        .I5(\cdf_wr_data_r_reg[7]_1 ),
        .O(\cdf_wr_data_r[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2820AAAA0800)) 
    \cdf_wr_data_r[23]_i_4 
       (.I0(\cdf_wr_data_r[3]_i_3_0 ),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r_reg[1]_0 [2]),
        .I3(\cdf_wr_data_r[23]_i_2_1 ),
        .I4(\cdf_wr_data_r[23]_i_11_n_0 ),
        .I5(\cdf_wr_data_r[23]_i_2_2 ),
        .O(\cdf_wr_data_r[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBAAAAAAA)) 
    \cdf_wr_data_r[23]_i_6 
       (.I0(\cdf_wr_data_r[23]_i_16_n_0 ),
        .I1(\cdf_wr_data_r[23]_i_2_0 ),
        .I2(\cdf_wr_data_r[2]_i_9_1 ),
        .I3(\cdf_wr_data_r[15]_i_4_0 [0]),
        .I4(\cdf_wr_data_r[13]_i_4_1 ),
        .I5(\cdf_wr_data_r[23]_i_2_1 ),
        .O(\cdf_wr_data_r[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cdf_wr_data_r[2]_i_11 
       (.I0(data4[2]),
        .I1(\cdf_wr_data_r[13]_i_4_1 ),
        .O(\lsb_pxl_data_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h823F000082000000)) 
    \cdf_wr_data_r[2]_i_18 
       (.I0(\cdf_wr_data_r[6]_i_8_0 [4]),
        .I1(\cdf_wr_data_r[2]_i_9_1 ),
        .I2(\cdf_wr_data_r[2]_i_9_0 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(data4[2]),
        .O(\cdf_wr_data_r[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8A8A8)) 
    \cdf_wr_data_r[2]_i_9 
       (.I0(\cdf_wr_data_r_reg[18]_0 ),
        .I1(\cdf_wr_data_r[2]_i_3 ),
        .I2(\cdf_wr_data_r[2]_i_18_n_0 ),
        .I3(\cdf_wr_data_r[21]_i_2_0 ),
        .I4(\cdf_wr_data_r[2]_i_3_0 ),
        .I5(\cdf_wr_data_r[2]_i_3_1 ),
        .O(raw10_en_r_reg_rep));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \cdf_wr_data_r[3]_i_1 
       (.I0(\cdf_wr_data_r_reg[3] ),
        .I1(\cdf_wr_data_r[3]_i_3_n_0 ),
        .I2(\cdf_wr_data_r_reg[0]_0 ),
        .I3(\cdf_wr_data_r_reg[0]_1 ),
        .I4(\cdf_wr_data_r_reg[0]_2 ),
        .I5(\cdf_wr_data_r_reg[23] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \cdf_wr_data_r[3]_i_10 
       (.I0(\cdf_wr_data_r_reg[23] [16]),
        .I1(\cdf_wr_data_r_reg[1]_0 [0]),
        .I2(\cdf_wr_data_r[2]_i_9_0 ),
        .I3(data4[3]),
        .O(\cdf_wr_data_r[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cdf_wr_data_r[3]_i_15 
       (.I0(\cdf_wr_data_r[15]_i_4_0 [6]),
        .I1(\cdf_wr_data_r_reg[1]_0 [0]),
        .I2(\cdf_wr_data_r_reg[23] [16]),
        .I3(\cdf_wr_data_r[2]_i_9_0 ),
        .I4(data4[3]),
        .O(\sync_fifo_rd_data_r1_reg[21] ));
  LUT6 #(
    .INIT(64'h0000002A002A002A)) 
    \cdf_wr_data_r[3]_i_3 
       (.I0(\cdf_wr_data_r[3]_i_6_n_0 ),
        .I1(raw8_en_r),
        .I2(\cdf_wr_data_r_reg[3]_0 ),
        .I3(\cdf_wr_data_r_reg[3]_1 ),
        .I4(\cdf_wr_data_r_reg[3]_2 ),
        .I5(\cdf_wr_data_r_reg[13]_2 ),
        .O(\cdf_wr_data_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555557F7FFFF57F7)) 
    \cdf_wr_data_r[3]_i_6 
       (.I0(\cdf_wr_data_r[3]_i_3_0 ),
        .I1(\cdf_wr_data_r_reg[3]_0 ),
        .I2(\cdf_wr_data_r_reg[1]_0 [1]),
        .I3(\cdf_wr_data_r[3]_i_10_n_0 ),
        .I4(\cdf_wr_data_r_reg[1]_0 [2]),
        .I5(\cdf_wr_data_r[3]_i_3_1 ),
        .O(\cdf_wr_data_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    \cdf_wr_data_r[4]_i_13 
       (.I0(\cdf_wr_data_r[6]_i_8_0 [5]),
        .I1(\cdf_wr_data_r_reg[23] [17]),
        .I2(\cdf_wr_data_r[15]_i_4_0 [7]),
        .I3(\cdf_wr_data_r[1]_i_3_0 ),
        .I4(\cdf_wr_data_r[13]_i_4_0 ),
        .I5(data4[0]),
        .O(\sync_fifo_rd_data_r2_reg[22] ));
  LUT6 #(
    .INIT(64'h00BF000000800000)) 
    \cdf_wr_data_r[4]_i_17 
       (.I0(\cdf_wr_data_r_reg[23] [17]),
        .I1(\cdf_wr_data_r[13]_i_4_0 ),
        .I2(\cdf_wr_data_r[2]_i_9_0 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(data4[4]),
        .O(\cdf_wr_data_r[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF90FF00FFFF)) 
    \cdf_wr_data_r[4]_i_8 
       (.I0(\cdf_wr_data_r[13]_i_4_0 ),
        .I1(\cdf_wr_data_r[2]_i_9_0 ),
        .I2(\cdf_wr_data_r[6]_i_8_0 [5]),
        .I3(\cdf_wr_data_r[4]_i_17_n_0 ),
        .I4(\cdf_wr_data_r[23]_i_2_0 ),
        .I5(\cdf_wr_data_r[20]_i_2_0 ),
        .O(\pxl_cntr_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \cdf_wr_data_r[5]_i_1 
       (.I0(\cdf_wr_data_r_reg[5] ),
        .I1(\cdf_wr_data_r[5]_i_3_n_0 ),
        .I2(\cdf_wr_data_r_reg[0]_0 ),
        .I3(\cdf_wr_data_r_reg[0]_1 ),
        .I4(\cdf_wr_data_r_reg[0]_2 ),
        .I5(\cdf_wr_data_r_reg[23] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hE2AA0000)) 
    \cdf_wr_data_r[5]_i_13 
       (.I0(data4[5]),
        .I1(\cdf_wr_data_r[13]_i_4_1 ),
        .I2(\cdf_wr_data_r_reg[23] [18]),
        .I3(\cdf_wr_data_r[13]_i_4_0 ),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .O(\cdf_wr_data_r[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000047FF0000)) 
    \cdf_wr_data_r[5]_i_3 
       (.I0(\cdf_wr_data_r_reg[5]_0 ),
        .I1(\cdf_wr_data_r_reg[1]_0 [2]),
        .I2(\cdf_wr_data_r[5]_i_7_n_0 ),
        .I3(\cdf_wr_data_r_reg[13]_2 ),
        .I4(\cdf_wr_data_r[5]_i_8_n_0 ),
        .I5(\cdf_wr_data_r_reg[5]_1 ),
        .O(\cdf_wr_data_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \cdf_wr_data_r[5]_i_7 
       (.I0(\cdf_wr_data_r[5]_i_3_2 ),
        .I1(\cdf_wr_data_r[1]_i_3_0 ),
        .I2(\cdf_wr_data_r[2]_i_9_1 ),
        .I3(data4[1]),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r[5]_i_3_0 ),
        .O(\cdf_wr_data_r[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55557757FFFF7757)) 
    \cdf_wr_data_r[5]_i_8 
       (.I0(\cdf_wr_data_r_reg[18]_0 ),
        .I1(\cdf_wr_data_r[5]_i_13_n_0 ),
        .I2(\cdf_wr_data_r[5]_i_3_0 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [1]),
        .I4(\cdf_wr_data_r_reg[1]_0 [2]),
        .I5(\cdf_wr_data_r[5]_i_3_1 ),
        .O(\cdf_wr_data_r[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC02020E000202020)) 
    \cdf_wr_data_r[6]_i_17 
       (.I0(data4[6]),
        .I1(\cdf_wr_data_r_reg[1]_0 [2]),
        .I2(\cdf_wr_data_r_reg[1]_0 [1]),
        .I3(\cdf_wr_data_r[2]_i_9_1 ),
        .I4(\cdf_wr_data_r[13]_i_4_1 ),
        .I5(\cdf_wr_data_r[6]_i_8_0 [6]),
        .O(\cdf_wr_data_r[6]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \cdf_wr_data_r[6]_i_21 
       (.I0(data4[6]),
        .I1(\cdf_wr_data_r[1]_i_3_0 ),
        .I2(\cdf_wr_data_r[13]_i_4_0 ),
        .I3(\cdf_wr_data_r_reg[23] [19]),
        .O(\lsb_pxl_data_r_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hF0F0FEF0FFF0FEF0)) 
    \cdf_wr_data_r[6]_i_8 
       (.I0(\cdf_wr_data_r[6]_i_3 ),
        .I1(\cdf_wr_data_r[6]_i_3_0 ),
        .I2(\cdf_wr_data_r[6]_i_17_n_0 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r[22]_i_2_0 ),
        .O(\pxl_cntr_reg[3] ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \cdf_wr_data_r[7]_i_1 
       (.I0(\cdf_wr_data_r_reg[7] ),
        .I1(\cdf_wr_data_r[7]_i_3_n_0 ),
        .I2(\cdf_wr_data_r_reg[0]_0 ),
        .I3(\cdf_wr_data_r_reg[0]_1 ),
        .I4(\cdf_wr_data_r_reg[0]_2 ),
        .I5(\cdf_wr_data_r_reg[23] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h4555400000000000)) 
    \cdf_wr_data_r[7]_i_13 
       (.I0(\cdf_wr_data_r_reg[1]_0 [2]),
        .I1(\cdf_wr_data_r_reg[23] [20]),
        .I2(\cdf_wr_data_r[21]_i_4_0 ),
        .I3(\cdf_wr_data_r[2]_i_9_0 ),
        .I4(data4[7]),
        .I5(\cdf_wr_data_r_reg[1]_0 [1]),
        .O(\cdf_wr_data_r[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBF80000000000000)) 
    \cdf_wr_data_r[7]_i_19 
       (.I0(\cdf_wr_data_r_reg[23] [20]),
        .I1(\cdf_wr_data_r[13]_i_4_0 ),
        .I2(\cdf_wr_data_r[13]_i_4_1 ),
        .I3(data4[7]),
        .I4(\cdf_wr_data_r_reg[1]_0 [2]),
        .I5(\cdf_wr_data_r_reg[1]_0 [1]),
        .O(\sync_fifo_rd_data_cr_reg[25] ));
  LUT6 #(
    .INIT(64'h0202022202220222)) 
    \cdf_wr_data_r[7]_i_3 
       (.I0(\cdf_wr_data_r[7]_i_7_n_0 ),
        .I1(\cdf_wr_data_r_reg[7]_0 ),
        .I2(\cdf_wr_data_r_reg[7]_1 ),
        .I3(\cdf_wr_data_r_reg[7]_2 ),
        .I4(\cdf_wr_data_r_reg[7]_3 ),
        .I5(\cdf_wr_data_r_reg[7]_4 ),
        .O(\cdf_wr_data_r[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h005700DFFFFFFFFF)) 
    \cdf_wr_data_r[7]_i_7 
       (.I0(\cdf_wr_data_r_reg[1]_0 [2]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[7]_i_3_0 ),
        .I3(\cdf_wr_data_r[7]_i_13_n_0 ),
        .I4(\cdf_wr_data_r[7]_i_3_1 ),
        .I5(\cdf_wr_data_r[3]_i_3_0 ),
        .O(\cdf_wr_data_r[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8A8A8A8A8A)) 
    \cdf_wr_data_r[8]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[8]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[8] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[8]_1 ),
        .I5(\cdf_wr_data_r_reg[23] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBC803B3BBC800808)) 
    \cdf_wr_data_r[8]_i_13 
       (.I0(\cdf_wr_data_r[15]_i_4_0 [3]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[2]_i_9_1 ),
        .I3(\cdf_wr_data_r_reg[23] [13]),
        .I4(\cdf_wr_data_r[13]_i_4_1 ),
        .I5(data4[0]),
        .O(\cdf_wr_data_r[8]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \cdf_wr_data_r[8]_i_16 
       (.I0(\cdf_wr_data_r[2]_i_9_1 ),
        .I1(\cdf_wr_data_r_reg[23] [13]),
        .I2(\cdf_wr_data_r[13]_i_4_1 ),
        .I3(data4[4]),
        .O(\cdf_wr_data_r[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAA8)) 
    \cdf_wr_data_r[8]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r[8]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[8]_2 ),
        .I3(\cdf_wr_data_r_reg[8]_3 ),
        .I4(\cdf_wr_data_r_reg[7]_1 ),
        .I5(\cdf_wr_data_r[8]_i_7_n_0 ),
        .O(\cdf_wr_data_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \cdf_wr_data_r[8]_i_4 
       (.I0(\cdf_wr_data_r[8]_i_2_2 ),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[8]_i_2_3 ),
        .I3(\cdf_wr_data_r_reg[1]_0 [2]),
        .I4(\cdf_wr_data_r[8]_i_13_n_0 ),
        .I5(\cdf_wr_data_r_reg[18]_0 ),
        .O(\cdf_wr_data_r[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[8]_i_7 
       (.I0(\cdf_wr_data_r[8]_i_2_0 ),
        .I1(\cdf_wr_data_r[8]_i_16_n_0 ),
        .I2(\cdf_wr_data_r_reg[1]_0 [2]),
        .I3(\cdf_wr_data_r[8]_i_2_1 ),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r[8]_i_2_2 ),
        .O(\cdf_wr_data_r[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8A8A8A8A8A)) 
    \cdf_wr_data_r[9]_i_1 
       (.I0(\cdf_wr_data_r_reg[0]_1 ),
        .I1(\cdf_wr_data_r[9]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[9] ),
        .I3(\cdf_wr_data_r_reg[8]_0 ),
        .I4(\cdf_wr_data_r_reg[8]_1 ),
        .I5(\cdf_wr_data_r_reg[23] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \cdf_wr_data_r[9]_i_12 
       (.I0(\cdf_wr_data_r[13]_i_4_0 ),
        .I1(\cdf_wr_data_r_reg[23] [14]),
        .I2(\cdf_wr_data_r[1]_i_3_0 ),
        .I3(data4[5]),
        .O(\cdf_wr_data_r[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBC803B3BBC800808)) 
    \cdf_wr_data_r[9]_i_17 
       (.I0(\cdf_wr_data_r[15]_i_4_0 [4]),
        .I1(\cdf_wr_data_r_reg[1]_0 [1]),
        .I2(\cdf_wr_data_r[13]_i_4_0 ),
        .I3(\cdf_wr_data_r_reg[23] [14]),
        .I4(\cdf_wr_data_r[1]_i_3_0 ),
        .I5(data4[1]),
        .O(\cdf_wr_data_r[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AAAAAAAA)) 
    \cdf_wr_data_r[9]_i_2 
       (.I0(\cdf_wr_data_r_reg[0]_0 ),
        .I1(\cdf_wr_data_r_reg[7]_1 ),
        .I2(\cdf_wr_data_r[9]_i_4_n_0 ),
        .I3(\cdf_wr_data_r_reg[9]_0 ),
        .I4(\cdf_wr_data_r_reg[9]_1 ),
        .I5(\cdf_wr_data_r[9]_i_7_n_0 ),
        .O(\cdf_wr_data_r[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[9]_i_4 
       (.I0(\cdf_wr_data_r[9]_i_2_0 ),
        .I1(\cdf_wr_data_r[9]_i_12_n_0 ),
        .I2(\cdf_wr_data_r_reg[1]_0 [2]),
        .I3(\cdf_wr_data_r[9]_i_2_1 ),
        .I4(\cdf_wr_data_r_reg[1]_0 [1]),
        .I5(\cdf_wr_data_r[9]_i_2_2 ),
        .O(\cdf_wr_data_r[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555557F7FFFF57F7)) 
    \cdf_wr_data_r[9]_i_7 
       (.I0(\cdf_wr_data_r_reg[18]_0 ),
        .I1(\cdf_wr_data_r[9]_i_2_2 ),
        .I2(\cdf_wr_data_r_reg[1]_0 [1]),
        .I3(\cdf_wr_data_r[9]_i_2_3 ),
        .I4(\cdf_wr_data_r_reg[1]_0 [2]),
        .I5(\cdf_wr_data_r[9]_i_17_n_0 ),
        .O(\cdf_wr_data_r[9]_i_7_n_0 ));
  FDRE \lsb_pxl_data_r_reg[0] 
       (.C(sensr_clk),
        .CE(E),
        .D(Q[0]),
        .Q(data4[0]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[1] 
       (.C(sensr_clk),
        .CE(E),
        .D(Q[1]),
        .Q(data4[1]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[2] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r[6]_i_8_0 [2]),
        .Q(data4[2]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[3] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r[6]_i_8_0 [3]),
        .Q(data4[3]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[4] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r[15]_i_4_0 [1]),
        .Q(data4[4]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[5] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r[15]_i_4_0 [2]),
        .Q(data4[5]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[6] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r_reg[23] [11]),
        .Q(data4[6]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[7] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r_reg[23] [12]),
        .Q(data4[7]),
        .R(SR));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk
   (raw12_en_r_reg,
    raw12_en_r_reg_0,
    \pxl_cntr_reg[1]_rep__1 ,
    raw12_en_r_reg_1,
    raw12_en_r_reg_2,
    \pxl_cntr_reg[2] ,
    \pxl_cntr_reg[2]_0 ,
    \pxl_cntr_reg[2]_1 ,
    \pxl_cntr_reg[2]_2 ,
    \pxl_cntr_reg[2]_3 ,
    \pxl_cntr_reg[1]_rep__1_0 ,
    raw8_en_r_reg_rep,
    raw8_en_r_reg_rep_0,
    raw8_en_r_reg_rep_1,
    raw8_en_r_reg_rep_2,
    \pxl_cntr_reg[2]_4 ,
    \pxl_cntr_reg[2]_5 ,
    \pxl_cntr_reg[2]_6 ,
    \pxl_cntr_reg[2]_7 ,
    \pxl_cntr_reg[2]_8 ,
    \pxl_cntr_reg[2]_9 ,
    \pxl_cntr_reg[2]_10 ,
    \pxl_cntr_reg[2]_11 ,
    \pxl_cntr_reg[2]_12 ,
    raw12_en_r,
    \cdf_wr_data_r[4]_i_3 ,
    \cdf_wr_data_r[4]_i_3_0 ,
    \cdf_wr_data_r[23]_i_2 ,
    raw8_en_r,
    Q,
    \cdf_wr_data_r[0]_i_3 ,
    \cdf_wr_data_r[0]_i_3_0 ,
    \cdf_wr_data_r[16]_i_2 ,
    \cdf_wr_data_r[8]_i_2 ,
    \cdf_wr_data_r[0]_i_9_0 ,
    \cdf_wr_data_r[2]_i_3 ,
    \cdf_wr_data_r[2]_i_3_0 ,
    \cdf_wr_data_r[22]_i_2 ,
    \cdf_wr_data_r[7]_i_3 ,
    \cdf_wr_data_r[7]_i_3_0 ,
    \cdf_wr_data_r[17]_i_2 ,
    \cdf_wr_data_r[9]_i_2 ,
    \cdf_wr_data_r[19]_i_2 ,
    \cdf_wr_data_r[11]_i_2 ,
    \cdf_wr_data_r[20]_i_2 ,
    \cdf_wr_data_r[20]_i_2_0 ,
    \cdf_wr_data_r[12]_i_2 ,
    \cdf_wr_data_r[21]_i_2 ,
    \cdf_wr_data_r[13]_i_2 ,
    \lsb_pxl_data_r_reg[0]_0 ,
    \cdf_wr_data_r[22]_i_2_0 ,
    \cdf_wr_data_r[14]_i_2 ,
    \cdf_wr_data_r[23]_i_2_0 ,
    \cdf_wr_data_r[15]_i_2 ,
    \lsb_pxl_data_r_reg[7]_0 ,
    sync_fifo_rd_en_r1,
    \cdf_wr_data_r[6]_i_3 ,
    \cdf_wr_data_r[1]_i_3 ,
    \cdf_wr_data_r[6]_i_3_0 ,
    \cdf_wr_data_r[10]_i_2 ,
    \cdf_wr_data_r[18]_i_2 ,
    \cdf_wr_data_r[23]_i_5_0 ,
    \cdf_wr_data_r[7]_i_8_0 ,
    \lsb_pxl_data_r_reg[0]_1 ,
    \cdf_wr_data_r[1]_i_3_0 ,
    \lsb_pxl_data_r_reg[0]_2 ,
    \cdf_wr_data_r[7]_i_8_1 ,
    \cdf_wr_data_r[5]_i_3 ,
    \cdf_wr_data_r[5]_i_3_0 ,
    \cdf_wr_data_r[1]_i_3_1 ,
    \cdf_wr_data_r[1]_i_3_2 ,
    \cdf_wr_data_r[9]_i_2_0 ,
    \cdf_wr_data_r[15]_i_2_0 ,
    \cdf_wr_data_r[14]_i_2_0 ,
    \cdf_wr_data_r[8]_i_2_0 ,
    \cdf_wr_data_r[13]_i_2_0 ,
    \cdf_wr_data_r[12]_i_2_0 ,
    \cdf_wr_data_r[11]_i_2_0 ,
    \cdf_wr_data_r[3]_i_3 ,
    \cdf_wr_data_r[3]_i_3_0 ,
    \cdf_wr_data_r[10]_i_2_0 ,
    SR,
    sensr_clk);
  output raw12_en_r_reg;
  output raw12_en_r_reg_0;
  output \pxl_cntr_reg[1]_rep__1 ;
  output raw12_en_r_reg_1;
  output raw12_en_r_reg_2;
  output \pxl_cntr_reg[2] ;
  output \pxl_cntr_reg[2]_0 ;
  output \pxl_cntr_reg[2]_1 ;
  output \pxl_cntr_reg[2]_2 ;
  output \pxl_cntr_reg[2]_3 ;
  output \pxl_cntr_reg[1]_rep__1_0 ;
  output raw8_en_r_reg_rep;
  output raw8_en_r_reg_rep_0;
  output raw8_en_r_reg_rep_1;
  output raw8_en_r_reg_rep_2;
  output \pxl_cntr_reg[2]_4 ;
  output \pxl_cntr_reg[2]_5 ;
  output \pxl_cntr_reg[2]_6 ;
  output \pxl_cntr_reg[2]_7 ;
  output \pxl_cntr_reg[2]_8 ;
  output \pxl_cntr_reg[2]_9 ;
  output \pxl_cntr_reg[2]_10 ;
  output \pxl_cntr_reg[2]_11 ;
  output \pxl_cntr_reg[2]_12 ;
  input raw12_en_r;
  input \cdf_wr_data_r[4]_i_3 ;
  input \cdf_wr_data_r[4]_i_3_0 ;
  input \cdf_wr_data_r[23]_i_2 ;
  input raw8_en_r;
  input [0:0]Q;
  input \cdf_wr_data_r[0]_i_3 ;
  input \cdf_wr_data_r[0]_i_3_0 ;
  input \cdf_wr_data_r[16]_i_2 ;
  input \cdf_wr_data_r[8]_i_2 ;
  input \cdf_wr_data_r[0]_i_9_0 ;
  input \cdf_wr_data_r[2]_i_3 ;
  input \cdf_wr_data_r[2]_i_3_0 ;
  input \cdf_wr_data_r[22]_i_2 ;
  input \cdf_wr_data_r[7]_i_3 ;
  input \cdf_wr_data_r[7]_i_3_0 ;
  input \cdf_wr_data_r[17]_i_2 ;
  input \cdf_wr_data_r[9]_i_2 ;
  input \cdf_wr_data_r[19]_i_2 ;
  input \cdf_wr_data_r[11]_i_2 ;
  input \cdf_wr_data_r[20]_i_2 ;
  input \cdf_wr_data_r[20]_i_2_0 ;
  input \cdf_wr_data_r[12]_i_2 ;
  input \cdf_wr_data_r[21]_i_2 ;
  input \cdf_wr_data_r[13]_i_2 ;
  input \lsb_pxl_data_r_reg[0]_0 ;
  input \cdf_wr_data_r[22]_i_2_0 ;
  input \cdf_wr_data_r[14]_i_2 ;
  input \cdf_wr_data_r[23]_i_2_0 ;
  input \cdf_wr_data_r[15]_i_2 ;
  input [5:0]\lsb_pxl_data_r_reg[7]_0 ;
  input sync_fifo_rd_en_r1;
  input \cdf_wr_data_r[6]_i_3 ;
  input \cdf_wr_data_r[1]_i_3 ;
  input \cdf_wr_data_r[6]_i_3_0 ;
  input \cdf_wr_data_r[10]_i_2 ;
  input \cdf_wr_data_r[18]_i_2 ;
  input \cdf_wr_data_r[23]_i_5_0 ;
  input [10:0]\cdf_wr_data_r[7]_i_8_0 ;
  input \lsb_pxl_data_r_reg[0]_1 ;
  input \cdf_wr_data_r[1]_i_3_0 ;
  input [2:0]\lsb_pxl_data_r_reg[0]_2 ;
  input [6:0]\cdf_wr_data_r[7]_i_8_1 ;
  input \cdf_wr_data_r[5]_i_3 ;
  input \cdf_wr_data_r[5]_i_3_0 ;
  input \cdf_wr_data_r[1]_i_3_1 ;
  input \cdf_wr_data_r[1]_i_3_2 ;
  input \cdf_wr_data_r[9]_i_2_0 ;
  input \cdf_wr_data_r[15]_i_2_0 ;
  input \cdf_wr_data_r[14]_i_2_0 ;
  input \cdf_wr_data_r[8]_i_2_0 ;
  input \cdf_wr_data_r[13]_i_2_0 ;
  input \cdf_wr_data_r[12]_i_2_0 ;
  input \cdf_wr_data_r[11]_i_2_0 ;
  input \cdf_wr_data_r[3]_i_3 ;
  input \cdf_wr_data_r[3]_i_3_0 ;
  input \cdf_wr_data_r[10]_i_2_0 ;
  input [0:0]SR;
  input sensr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \cdf_wr_data_r[0]_i_14_n_0 ;
  wire \cdf_wr_data_r[0]_i_3 ;
  wire \cdf_wr_data_r[0]_i_3_0 ;
  wire \cdf_wr_data_r[0]_i_9_0 ;
  wire \cdf_wr_data_r[10]_i_2 ;
  wire \cdf_wr_data_r[10]_i_2_0 ;
  wire \cdf_wr_data_r[11]_i_2 ;
  wire \cdf_wr_data_r[11]_i_2_0 ;
  wire \cdf_wr_data_r[12]_i_2 ;
  wire \cdf_wr_data_r[12]_i_2_0 ;
  wire \cdf_wr_data_r[13]_i_2 ;
  wire \cdf_wr_data_r[13]_i_2_0 ;
  wire \cdf_wr_data_r[14]_i_2 ;
  wire \cdf_wr_data_r[14]_i_2_0 ;
  wire \cdf_wr_data_r[15]_i_2 ;
  wire \cdf_wr_data_r[15]_i_2_0 ;
  wire \cdf_wr_data_r[16]_i_12_n_0 ;
  wire \cdf_wr_data_r[16]_i_2 ;
  wire \cdf_wr_data_r[17]_i_14_n_0 ;
  wire \cdf_wr_data_r[17]_i_2 ;
  wire \cdf_wr_data_r[18]_i_13_n_0 ;
  wire \cdf_wr_data_r[18]_i_2 ;
  wire \cdf_wr_data_r[19]_i_14_n_0 ;
  wire \cdf_wr_data_r[19]_i_2 ;
  wire \cdf_wr_data_r[1]_i_15_n_0 ;
  wire \cdf_wr_data_r[1]_i_3 ;
  wire \cdf_wr_data_r[1]_i_3_0 ;
  wire \cdf_wr_data_r[1]_i_3_1 ;
  wire \cdf_wr_data_r[1]_i_3_2 ;
  wire \cdf_wr_data_r[20]_i_13_n_0 ;
  wire \cdf_wr_data_r[20]_i_2 ;
  wire \cdf_wr_data_r[20]_i_2_0 ;
  wire \cdf_wr_data_r[21]_i_14_n_0 ;
  wire \cdf_wr_data_r[21]_i_2 ;
  wire \cdf_wr_data_r[22]_i_14_n_0 ;
  wire \cdf_wr_data_r[22]_i_2 ;
  wire \cdf_wr_data_r[22]_i_2_0 ;
  wire \cdf_wr_data_r[23]_i_13_n_0 ;
  wire \cdf_wr_data_r[23]_i_2 ;
  wire \cdf_wr_data_r[23]_i_2_0 ;
  wire \cdf_wr_data_r[23]_i_5_0 ;
  wire \cdf_wr_data_r[2]_i_14_n_0 ;
  wire \cdf_wr_data_r[2]_i_3 ;
  wire \cdf_wr_data_r[2]_i_3_0 ;
  wire \cdf_wr_data_r[3]_i_3 ;
  wire \cdf_wr_data_r[3]_i_3_0 ;
  wire \cdf_wr_data_r[4]_i_14_n_0 ;
  wire \cdf_wr_data_r[4]_i_3 ;
  wire \cdf_wr_data_r[4]_i_3_0 ;
  wire \cdf_wr_data_r[5]_i_15_n_0 ;
  wire \cdf_wr_data_r[5]_i_3 ;
  wire \cdf_wr_data_r[5]_i_3_0 ;
  wire \cdf_wr_data_r[6]_i_13_n_0 ;
  wire \cdf_wr_data_r[6]_i_3 ;
  wire \cdf_wr_data_r[6]_i_3_0 ;
  wire \cdf_wr_data_r[7]_i_15_n_0 ;
  wire \cdf_wr_data_r[7]_i_3 ;
  wire \cdf_wr_data_r[7]_i_3_0 ;
  wire [10:0]\cdf_wr_data_r[7]_i_8_0 ;
  wire [6:0]\cdf_wr_data_r[7]_i_8_1 ;
  wire \cdf_wr_data_r[8]_i_2 ;
  wire \cdf_wr_data_r[8]_i_2_0 ;
  wire \cdf_wr_data_r[9]_i_2 ;
  wire \cdf_wr_data_r[9]_i_2_0 ;
  wire [23:16]data2;
  wire \lsb_pxl_data_r[7]_i_2_n_0 ;
  wire \lsb_pxl_data_r_reg[0]_0 ;
  wire \lsb_pxl_data_r_reg[0]_1 ;
  wire [2:0]\lsb_pxl_data_r_reg[0]_2 ;
  wire [5:0]\lsb_pxl_data_r_reg[7]_0 ;
  wire lsb_vld_c;
  wire \pxl_cntr_reg[1]_rep__1 ;
  wire \pxl_cntr_reg[1]_rep__1_0 ;
  wire \pxl_cntr_reg[2] ;
  wire \pxl_cntr_reg[2]_0 ;
  wire \pxl_cntr_reg[2]_1 ;
  wire \pxl_cntr_reg[2]_10 ;
  wire \pxl_cntr_reg[2]_11 ;
  wire \pxl_cntr_reg[2]_12 ;
  wire \pxl_cntr_reg[2]_2 ;
  wire \pxl_cntr_reg[2]_3 ;
  wire \pxl_cntr_reg[2]_4 ;
  wire \pxl_cntr_reg[2]_5 ;
  wire \pxl_cntr_reg[2]_6 ;
  wire \pxl_cntr_reg[2]_7 ;
  wire \pxl_cntr_reg[2]_8 ;
  wire \pxl_cntr_reg[2]_9 ;
  wire raw12_en_r;
  wire raw12_en_r_reg;
  wire raw12_en_r_reg_0;
  wire raw12_en_r_reg_1;
  wire raw12_en_r_reg_2;
  wire raw8_en_r;
  wire raw8_en_r_reg_rep;
  wire raw8_en_r_reg_rep_0;
  wire raw8_en_r_reg_rep_1;
  wire raw8_en_r_reg_rep_2;
  wire sensr_clk;
  wire sync_fifo_rd_en_r1;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cdf_wr_data_r[0]_i_14 
       (.I0(data2[16]),
        .I1(\cdf_wr_data_r[0]_i_9_0 ),
        .I2(\cdf_wr_data_r[7]_i_8_1 [0]),
        .I3(\cdf_wr_data_r[23]_i_5_0 ),
        .I4(\cdf_wr_data_r[7]_i_8_0 [4]),
        .O(\cdf_wr_data_r[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \cdf_wr_data_r[0]_i_9 
       (.I0(raw12_en_r),
        .I1(\cdf_wr_data_r[0]_i_14_n_0 ),
        .I2(Q),
        .I3(\cdf_wr_data_r[0]_i_3 ),
        .I4(\cdf_wr_data_r[23]_i_2 ),
        .I5(\cdf_wr_data_r[0]_i_3_0 ),
        .O(raw12_en_r_reg_0));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \cdf_wr_data_r[10]_i_6 
       (.I0(\cdf_wr_data_r[10]_i_2_0 ),
        .I1(Q),
        .I2(data2[18]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[10]_i_2 ),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\pxl_cntr_reg[2]_12 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \cdf_wr_data_r[11]_i_6 
       (.I0(\cdf_wr_data_r[11]_i_2_0 ),
        .I1(Q),
        .I2(data2[19]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[11]_i_2 ),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\pxl_cntr_reg[2]_10 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \cdf_wr_data_r[12]_i_6 
       (.I0(\cdf_wr_data_r[12]_i_2_0 ),
        .I1(Q),
        .I2(data2[20]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[12]_i_2 ),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\pxl_cntr_reg[2]_9 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \cdf_wr_data_r[13]_i_5 
       (.I0(\cdf_wr_data_r[13]_i_2_0 ),
        .I1(Q),
        .I2(data2[21]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[13]_i_2 ),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\pxl_cntr_reg[2]_8 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \cdf_wr_data_r[14]_i_5 
       (.I0(\cdf_wr_data_r[14]_i_2_0 ),
        .I1(Q),
        .I2(data2[22]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[14]_i_2 ),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\pxl_cntr_reg[2]_6 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \cdf_wr_data_r[15]_i_5 
       (.I0(\cdf_wr_data_r[15]_i_2_0 ),
        .I1(Q),
        .I2(data2[23]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[15]_i_2 ),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\pxl_cntr_reg[2]_5 ));
  LUT6 #(
    .INIT(64'h7755577777775777)) 
    \cdf_wr_data_r[16]_i_12 
       (.I0(raw12_en_r),
        .I1(Q),
        .I2(data2[16]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[23]_i_5_0 ),
        .I5(\cdf_wr_data_r[7]_i_8_0 [0]),
        .O(\cdf_wr_data_r[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF444444F4444444)) 
    \cdf_wr_data_r[16]_i_5 
       (.I0(\cdf_wr_data_r[16]_i_12_n_0 ),
        .I1(\cdf_wr_data_r[16]_i_2 ),
        .I2(\cdf_wr_data_r[23]_i_2 ),
        .I3(\cdf_wr_data_r[8]_i_2 ),
        .I4(\cdf_wr_data_r[0]_i_9_0 ),
        .I5(raw8_en_r),
        .O(\pxl_cntr_reg[1]_rep__1 ));
  LUT6 #(
    .INIT(64'h7755577777775777)) 
    \cdf_wr_data_r[17]_i_14 
       (.I0(raw12_en_r),
        .I1(Q),
        .I2(data2[17]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[23]_i_5_0 ),
        .I5(\cdf_wr_data_r[7]_i_8_0 [1]),
        .O(\cdf_wr_data_r[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF15551515155515)) 
    \cdf_wr_data_r[17]_i_5 
       (.I0(\cdf_wr_data_r[17]_i_14_n_0 ),
        .I1(Q),
        .I2(\cdf_wr_data_r[17]_i_2 ),
        .I3(\cdf_wr_data_r[9]_i_2 ),
        .I4(\cdf_wr_data_r[0]_i_9_0 ),
        .I5(\cdf_wr_data_r[22]_i_2 ),
        .O(\pxl_cntr_reg[2] ));
  LUT6 #(
    .INIT(64'h7755577777775777)) 
    \cdf_wr_data_r[18]_i_13 
       (.I0(raw12_en_r),
        .I1(Q),
        .I2(data2[18]),
        .I3(\lsb_pxl_data_r_reg[0]_0 ),
        .I4(\lsb_pxl_data_r_reg[0]_1 ),
        .I5(\cdf_wr_data_r[7]_i_8_0 [2]),
        .O(\cdf_wr_data_r[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB333B333A300B333)) 
    \cdf_wr_data_r[18]_i_5 
       (.I0(\cdf_wr_data_r[1]_i_3 ),
        .I1(\cdf_wr_data_r[18]_i_13_n_0 ),
        .I2(\lsb_pxl_data_r_reg[0]_0 ),
        .I3(\cdf_wr_data_r[10]_i_2 ),
        .I4(Q),
        .I5(\cdf_wr_data_r[18]_i_2 ),
        .O(raw8_en_r_reg_rep_0));
  LUT6 #(
    .INIT(64'h7755577777775777)) 
    \cdf_wr_data_r[19]_i_14 
       (.I0(raw12_en_r),
        .I1(Q),
        .I2(data2[19]),
        .I3(\cdf_wr_data_r[20]_i_2 ),
        .I4(\lsb_pxl_data_r_reg[0]_1 ),
        .I5(\cdf_wr_data_r[7]_i_8_0 [3]),
        .O(\cdf_wr_data_r[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF15551515155515)) 
    \cdf_wr_data_r[19]_i_5 
       (.I0(\cdf_wr_data_r[19]_i_14_n_0 ),
        .I1(\cdf_wr_data_r[19]_i_2 ),
        .I2(Q),
        .I3(\cdf_wr_data_r[11]_i_2 ),
        .I4(\cdf_wr_data_r[20]_i_2 ),
        .I5(\cdf_wr_data_r[22]_i_2 ),
        .O(\pxl_cntr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \cdf_wr_data_r[1]_i_10 
       (.I0(\cdf_wr_data_r[1]_i_3 ),
        .I1(\cdf_wr_data_r[1]_i_3_1 ),
        .I2(\cdf_wr_data_r[1]_i_3_0 ),
        .I3(\cdf_wr_data_r[1]_i_15_n_0 ),
        .I4(Q),
        .I5(\cdf_wr_data_r[1]_i_3_2 ),
        .O(raw8_en_r_reg_rep_2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cdf_wr_data_r[1]_i_15 
       (.I0(data2[17]),
        .I1(\cdf_wr_data_r[0]_i_9_0 ),
        .I2(\cdf_wr_data_r[7]_i_8_1 [1]),
        .I3(\lsb_pxl_data_r_reg[0]_1 ),
        .I4(\cdf_wr_data_r[7]_i_8_0 [5]),
        .O(\cdf_wr_data_r[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7755577777775777)) 
    \cdf_wr_data_r[20]_i_13 
       (.I0(raw12_en_r),
        .I1(Q),
        .I2(data2[20]),
        .I3(\cdf_wr_data_r[20]_i_2 ),
        .I4(\lsb_pxl_data_r_reg[0]_1 ),
        .I5(\lsb_pxl_data_r_reg[7]_0 [2]),
        .O(\cdf_wr_data_r[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF15551515155515)) 
    \cdf_wr_data_r[20]_i_5 
       (.I0(\cdf_wr_data_r[20]_i_13_n_0 ),
        .I1(Q),
        .I2(\cdf_wr_data_r[20]_i_2_0 ),
        .I3(\cdf_wr_data_r[12]_i_2 ),
        .I4(\cdf_wr_data_r[20]_i_2 ),
        .I5(\cdf_wr_data_r[22]_i_2 ),
        .O(\pxl_cntr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h7755577777775777)) 
    \cdf_wr_data_r[21]_i_14 
       (.I0(\cdf_wr_data_r[1]_i_3_0 ),
        .I1(Q),
        .I2(data2[21]),
        .I3(\lsb_pxl_data_r_reg[0]_0 ),
        .I4(\lsb_pxl_data_r_reg[0]_1 ),
        .I5(\lsb_pxl_data_r_reg[7]_0 [3]),
        .O(\cdf_wr_data_r[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF15551515155515)) 
    \cdf_wr_data_r[21]_i_5 
       (.I0(\cdf_wr_data_r[21]_i_14_n_0 ),
        .I1(Q),
        .I2(\cdf_wr_data_r[21]_i_2 ),
        .I3(\cdf_wr_data_r[13]_i_2 ),
        .I4(\lsb_pxl_data_r_reg[0]_0 ),
        .I5(\cdf_wr_data_r[22]_i_2 ),
        .O(\pxl_cntr_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h7755577777775777)) 
    \cdf_wr_data_r[22]_i_14 
       (.I0(\cdf_wr_data_r[1]_i_3_0 ),
        .I1(Q),
        .I2(data2[22]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[23]_i_5_0 ),
        .I5(\lsb_pxl_data_r_reg[7]_0 [4]),
        .O(\cdf_wr_data_r[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF15151555551515)) 
    \cdf_wr_data_r[22]_i_5 
       (.I0(\cdf_wr_data_r[22]_i_14_n_0 ),
        .I1(Q),
        .I2(\cdf_wr_data_r[22]_i_2_0 ),
        .I3(\cdf_wr_data_r[22]_i_2 ),
        .I4(\cdf_wr_data_r[14]_i_2 ),
        .I5(\cdf_wr_data_r[0]_i_9_0 ),
        .O(\pxl_cntr_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h0F05030FFFFFFFFF)) 
    \cdf_wr_data_r[23]_i_13 
       (.I0(data2[23]),
        .I1(\lsb_pxl_data_r_reg[7]_0 [5]),
        .I2(Q),
        .I3(\cdf_wr_data_r[23]_i_5_0 ),
        .I4(\cdf_wr_data_r[0]_i_9_0 ),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\cdf_wr_data_r[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444F4444444)) 
    \cdf_wr_data_r[23]_i_5 
       (.I0(\cdf_wr_data_r[23]_i_13_n_0 ),
        .I1(\cdf_wr_data_r[23]_i_2_0 ),
        .I2(\cdf_wr_data_r[0]_i_9_0 ),
        .I3(\cdf_wr_data_r[15]_i_2 ),
        .I4(\cdf_wr_data_r[23]_i_2 ),
        .I5(raw8_en_r),
        .O(\pxl_cntr_reg[1]_rep__1_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cdf_wr_data_r[2]_i_14 
       (.I0(data2[18]),
        .I1(\cdf_wr_data_r[20]_i_2 ),
        .I2(\cdf_wr_data_r[7]_i_8_1 [2]),
        .I3(\cdf_wr_data_r[23]_i_5_0 ),
        .I4(\cdf_wr_data_r[7]_i_8_0 [6]),
        .O(\cdf_wr_data_r[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \cdf_wr_data_r[2]_i_8 
       (.I0(raw12_en_r),
        .I1(\cdf_wr_data_r[2]_i_14_n_0 ),
        .I2(Q),
        .I3(\cdf_wr_data_r[2]_i_3 ),
        .I4(\cdf_wr_data_r[2]_i_3_0 ),
        .I5(\cdf_wr_data_r[22]_i_2 ),
        .O(raw12_en_r_reg_1));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \cdf_wr_data_r[3]_i_8 
       (.I0(\cdf_wr_data_r[3]_i_3 ),
        .I1(Q),
        .I2(\cdf_wr_data_r[3]_i_3_0 ),
        .I3(\cdf_wr_data_r[20]_i_2 ),
        .I4(data2[19]),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\pxl_cntr_reg[2]_11 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \cdf_wr_data_r[4]_i_14 
       (.I0(Q),
        .I1(\cdf_wr_data_r[7]_i_8_0 [7]),
        .I2(\lsb_pxl_data_r_reg[0]_1 ),
        .I3(\cdf_wr_data_r[7]_i_8_1 [3]),
        .I4(\cdf_wr_data_r[0]_i_9_0 ),
        .I5(data2[20]),
        .O(\cdf_wr_data_r[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF40FF40FF404040)) 
    \cdf_wr_data_r[4]_i_7 
       (.I0(\cdf_wr_data_r[4]_i_14_n_0 ),
        .I1(raw12_en_r),
        .I2(\cdf_wr_data_r[4]_i_3 ),
        .I3(\cdf_wr_data_r[4]_i_3_0 ),
        .I4(\cdf_wr_data_r[23]_i_2 ),
        .I5(raw8_en_r),
        .O(raw12_en_r_reg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cdf_wr_data_r[5]_i_15 
       (.I0(data2[21]),
        .I1(\lsb_pxl_data_r_reg[0]_0 ),
        .I2(\cdf_wr_data_r[7]_i_8_1 [4]),
        .I3(\lsb_pxl_data_r_reg[0]_1 ),
        .I4(\cdf_wr_data_r[7]_i_8_0 [8]),
        .O(\cdf_wr_data_r[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \cdf_wr_data_r[5]_i_9 
       (.I0(\cdf_wr_data_r[1]_i_3 ),
        .I1(\cdf_wr_data_r[5]_i_3 ),
        .I2(\cdf_wr_data_r[1]_i_3_0 ),
        .I3(\cdf_wr_data_r[5]_i_15_n_0 ),
        .I4(Q),
        .I5(\cdf_wr_data_r[5]_i_3_0 ),
        .O(raw8_en_r_reg_rep_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cdf_wr_data_r[6]_i_13 
       (.I0(data2[22]),
        .I1(\cdf_wr_data_r[0]_i_9_0 ),
        .I2(\cdf_wr_data_r[7]_i_8_1 [5]),
        .I3(\lsb_pxl_data_r_reg[0]_1 ),
        .I4(\cdf_wr_data_r[7]_i_8_0 [9]),
        .O(\cdf_wr_data_r[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \cdf_wr_data_r[6]_i_7 
       (.I0(\cdf_wr_data_r[6]_i_3 ),
        .I1(\cdf_wr_data_r[1]_i_3 ),
        .I2(raw12_en_r),
        .I3(\cdf_wr_data_r[6]_i_13_n_0 ),
        .I4(Q),
        .I5(\cdf_wr_data_r[6]_i_3_0 ),
        .O(raw8_en_r_reg_rep));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cdf_wr_data_r[7]_i_15 
       (.I0(data2[23]),
        .I1(\cdf_wr_data_r[20]_i_2 ),
        .I2(\cdf_wr_data_r[7]_i_8_1 [6]),
        .I3(\cdf_wr_data_r[23]_i_5_0 ),
        .I4(\cdf_wr_data_r[7]_i_8_0 [10]),
        .O(\cdf_wr_data_r[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \cdf_wr_data_r[7]_i_8 
       (.I0(raw12_en_r),
        .I1(\cdf_wr_data_r[7]_i_15_n_0 ),
        .I2(Q),
        .I3(\cdf_wr_data_r[7]_i_3 ),
        .I4(\cdf_wr_data_r[7]_i_3_0 ),
        .I5(\cdf_wr_data_r[22]_i_2 ),
        .O(raw12_en_r_reg_2));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \cdf_wr_data_r[8]_i_5 
       (.I0(\cdf_wr_data_r[8]_i_2_0 ),
        .I1(Q),
        .I2(data2[16]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[8]_i_2 ),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\pxl_cntr_reg[2]_7 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \cdf_wr_data_r[9]_i_5 
       (.I0(\cdf_wr_data_r[9]_i_2_0 ),
        .I1(Q),
        .I2(data2[17]),
        .I3(\cdf_wr_data_r[0]_i_9_0 ),
        .I4(\cdf_wr_data_r[9]_i_2 ),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\pxl_cntr_reg[2]_4 ));
  LUT4 #(
    .INIT(16'h0090)) 
    \lsb_pxl_data_r[7]_i_1 
       (.I0(\lsb_pxl_data_r_reg[7]_0 [0]),
        .I1(\lsb_pxl_data_r_reg[7]_0 [1]),
        .I2(sync_fifo_rd_en_r1),
        .I3(\lsb_pxl_data_r[7]_i_2_n_0 ),
        .O(lsb_vld_c));
  LUT6 #(
    .INIT(64'hFFFDFFFFEFFEFFFF)) 
    \lsb_pxl_data_r[7]_i_2 
       (.I0(\lsb_pxl_data_r_reg[0]_2 [1]),
        .I1(\lsb_pxl_data_r_reg[0]_2 [0]),
        .I2(\lsb_pxl_data_r_reg[0]_2 [2]),
        .I3(Q),
        .I4(\lsb_pxl_data_r_reg[0]_1 ),
        .I5(\lsb_pxl_data_r_reg[0]_0 ),
        .O(\lsb_pxl_data_r[7]_i_2_n_0 ));
  FDRE \lsb_pxl_data_r_reg[0] 
       (.C(sensr_clk),
        .CE(lsb_vld_c),
        .D(\cdf_wr_data_r[7]_i_8_0 [0]),
        .Q(data2[16]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[1] 
       (.C(sensr_clk),
        .CE(lsb_vld_c),
        .D(\cdf_wr_data_r[7]_i_8_0 [1]),
        .Q(data2[17]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[2] 
       (.C(sensr_clk),
        .CE(lsb_vld_c),
        .D(\cdf_wr_data_r[7]_i_8_0 [2]),
        .Q(data2[18]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[3] 
       (.C(sensr_clk),
        .CE(lsb_vld_c),
        .D(\cdf_wr_data_r[7]_i_8_0 [3]),
        .Q(data2[19]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[4] 
       (.C(sensr_clk),
        .CE(lsb_vld_c),
        .D(\lsb_pxl_data_r_reg[7]_0 [2]),
        .Q(data2[20]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[5] 
       (.C(sensr_clk),
        .CE(lsb_vld_c),
        .D(\lsb_pxl_data_r_reg[7]_0 [3]),
        .Q(data2[21]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[6] 
       (.C(sensr_clk),
        .CE(lsb_vld_c),
        .D(\lsb_pxl_data_r_reg[7]_0 [4]),
        .Q(data2[22]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[7] 
       (.C(sensr_clk),
        .CE(lsb_vld_c),
        .D(\lsb_pxl_data_r_reg[7]_0 [5]),
        .Q(data2[23]),
        .R(SR));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk
   (D,
    E,
    \pxl_cntr_reg[2] ,
    \pxl_cntr_reg[3] ,
    \lsb_pxl_data_r_reg[21]_0 ,
    \pxl_cntr_reg[1]_rep ,
    \lsb_pxl_data_r_reg[7]_0 ,
    \pxl_cntr_reg[2]_0 ,
    \pxl_cntr_reg[2]_1 ,
    \pxl_cntr_reg[2]_2 ,
    \pxl_cntr_reg[3]_0 ,
    \lsb_pxl_data_r_reg[21]_1 ,
    \pxl_cntr_reg[3]_1 ,
    \pxl_cntr_reg[1]_rep__1 ,
    SR,
    \sync_fifo_rd_data_r1_reg[25] ,
    \sync_fifo_rd_data_r1_reg[24] ,
    \sync_fifo_rd_data_r1_reg[19] ,
    \sync_fifo_rd_data_r1_reg[19]_0 ,
    \sync_fifo_rd_data_r1_reg[18] ,
    \pxl_cntr_reg[3]_2 ,
    \cdf_wr_data_r_reg[2] ,
    \cdf_wr_data_r_reg[2]_0 ,
    \cdf_wr_data_r_reg[2]_1 ,
    \cdf_wr_data_r_reg[2]_2 ,
    Q,
    \cdf_wr_data_r_reg[4] ,
    \cdf_wr_data_r_reg[6] ,
    \cdf_wr_data_r_reg[19] ,
    \cdf_wr_data_r_reg[19]_0 ,
    \cdf_wr_data_r_reg[19]_1 ,
    raw14_en_r,
    \cdf_wr_data_r_reg[4]_0 ,
    raw10_en_r,
    \cdf_wr_data_r_reg[4]_1 ,
    \cdf_wr_data_r_reg[4]_2 ,
    \cdf_wr_data_r_reg[2]_3 ,
    \cdf_wr_data_r_reg[2]_4 ,
    \cdf_wr_data_r_reg[2]_5 ,
    \cdf_wr_data_r_reg[2]_6 ,
    \cdf_wr_data_r_reg[19]_2 ,
    \cdf_wr_data_r_reg[19]_3 ,
    \cdf_wr_data_r_reg[19]_4 ,
    sync_fifo_rd_en_r1,
    \cdf_wr_data_r_reg[6]_0 ,
    \cdf_wr_data_r_reg[6]_1 ,
    \cdf_wr_data_r_reg[6]_2 ,
    \cdf_wr_data_r_reg[6]_3 ,
    \cdf_wr_data_r_reg[6]_4 ,
    \cdf_wr_data_r[0]_i_3 ,
    \cdf_wr_data_r[0]_i_3_0 ,
    \lsb_pxl_data_r_reg[0]_0 ,
    \cdf_wr_data_r[2]_i_3_0 ,
    \cdf_wr_data_r[2]_i_3_1 ,
    \cdf_wr_data_r[2]_i_3_2 ,
    \cdf_wr_data_r[2]_i_3_3 ,
    \cdf_wr_data_r[2]_i_7_0 ,
    \cdf_wr_data_r[2]_i_7_1 ,
    \cdf_wr_data_r[3]_i_3 ,
    \cdf_wr_data_r[3]_i_3_0 ,
    \cdf_wr_data_r[5]_i_3 ,
    \cdf_wr_data_r_reg[6]_i_6_0 ,
    \cdf_wr_data_r_reg[6]_i_6_1 ,
    \cdf_wr_data_r[21]_i_2 ,
    \cdf_wr_data_r[7]_i_3 ,
    \cdf_wr_data_r[4]_i_3_0 ,
    \cdf_wr_data_r[4]_i_3_1 ,
    \cdf_wr_data_r[19]_i_2_0 ,
    \cdf_wr_data_r[19]_i_2_1 ,
    \cdf_wr_data_r[11]_i_7 ,
    \cdf_wr_data_r[12]_i_2 ,
    \cdf_wr_data_r[20]_i_2 ,
    \cdf_wr_data_r[13]_i_7_0 ,
    \cdf_wr_data_r[1]_i_7 ,
    \cdf_wr_data_r[20]_i_2_0 ,
    \cdf_wr_data_r[20]_i_2_1 ,
    \cdf_wr_data_r[13]_i_2 ,
    \cdf_wr_data_r[13]_i_2_0 ,
    \cdf_wr_data_r[13]_i_7_1 ,
    \cdf_wr_data_r[21]_i_2_0 ,
    \cdf_wr_data_r[21]_i_2_1 ,
    \cdf_wr_data_r[10]_i_2 ,
    \cdf_wr_data_r[10]_i_2_0 ,
    \cdf_wr_data_r[15]_i_7 ,
    \lsb_pxl_data_r_reg[0]_1 ,
    \cdf_wr_data_r[1]_i_3 ,
    \cdf_wr_data_r[1]_i_3_0 ,
    \cdf_wr_data_r_reg[6]_i_10_0 ,
    sensr_rst_n,
    \cdf_wr_data_r[18]_i_2 ,
    \cdf_wr_data_r[18]_i_2_0 ,
    sensr_clk,
    \lsb_pxl_data_r_reg[3]_0 );
  output [3:0]D;
  output [0:0]E;
  output \pxl_cntr_reg[2] ;
  output \pxl_cntr_reg[3] ;
  output \lsb_pxl_data_r_reg[21]_0 ;
  output \pxl_cntr_reg[1]_rep ;
  output \lsb_pxl_data_r_reg[7]_0 ;
  output \pxl_cntr_reg[2]_0 ;
  output \pxl_cntr_reg[2]_1 ;
  output \pxl_cntr_reg[2]_2 ;
  output \pxl_cntr_reg[3]_0 ;
  output \lsb_pxl_data_r_reg[21]_1 ;
  output \pxl_cntr_reg[3]_1 ;
  output \pxl_cntr_reg[1]_rep__1 ;
  output [0:0]SR;
  output \sync_fifo_rd_data_r1_reg[25] ;
  output \sync_fifo_rd_data_r1_reg[24] ;
  output \sync_fifo_rd_data_r1_reg[19] ;
  output \sync_fifo_rd_data_r1_reg[19]_0 ;
  output \sync_fifo_rd_data_r1_reg[18] ;
  output \pxl_cntr_reg[3]_2 ;
  input \cdf_wr_data_r_reg[2] ;
  input \cdf_wr_data_r_reg[2]_0 ;
  input \cdf_wr_data_r_reg[2]_1 ;
  input \cdf_wr_data_r_reg[2]_2 ;
  input [16:0]Q;
  input \cdf_wr_data_r_reg[4] ;
  input \cdf_wr_data_r_reg[6] ;
  input \cdf_wr_data_r_reg[19] ;
  input \cdf_wr_data_r_reg[19]_0 ;
  input \cdf_wr_data_r_reg[19]_1 ;
  input raw14_en_r;
  input \cdf_wr_data_r_reg[4]_0 ;
  input raw10_en_r;
  input \cdf_wr_data_r_reg[4]_1 ;
  input \cdf_wr_data_r_reg[4]_2 ;
  input \cdf_wr_data_r_reg[2]_3 ;
  input \cdf_wr_data_r_reg[2]_4 ;
  input \cdf_wr_data_r_reg[2]_5 ;
  input \cdf_wr_data_r_reg[2]_6 ;
  input \cdf_wr_data_r_reg[19]_2 ;
  input \cdf_wr_data_r_reg[19]_3 ;
  input \cdf_wr_data_r_reg[19]_4 ;
  input sync_fifo_rd_en_r1;
  input \cdf_wr_data_r_reg[6]_0 ;
  input \cdf_wr_data_r_reg[6]_1 ;
  input \cdf_wr_data_r_reg[6]_2 ;
  input \cdf_wr_data_r_reg[6]_3 ;
  input \cdf_wr_data_r_reg[6]_4 ;
  input \cdf_wr_data_r[0]_i_3 ;
  input \cdf_wr_data_r[0]_i_3_0 ;
  input [2:0]\lsb_pxl_data_r_reg[0]_0 ;
  input \cdf_wr_data_r[2]_i_3_0 ;
  input \cdf_wr_data_r[2]_i_3_1 ;
  input \cdf_wr_data_r[2]_i_3_2 ;
  input \cdf_wr_data_r[2]_i_3_3 ;
  input \cdf_wr_data_r[2]_i_7_0 ;
  input \cdf_wr_data_r[2]_i_7_1 ;
  input \cdf_wr_data_r[3]_i_3 ;
  input \cdf_wr_data_r[3]_i_3_0 ;
  input \cdf_wr_data_r[5]_i_3 ;
  input \cdf_wr_data_r_reg[6]_i_6_0 ;
  input \cdf_wr_data_r_reg[6]_i_6_1 ;
  input \cdf_wr_data_r[21]_i_2 ;
  input \cdf_wr_data_r[7]_i_3 ;
  input \cdf_wr_data_r[4]_i_3_0 ;
  input \cdf_wr_data_r[4]_i_3_1 ;
  input \cdf_wr_data_r[19]_i_2_0 ;
  input \cdf_wr_data_r[19]_i_2_1 ;
  input \cdf_wr_data_r[11]_i_7 ;
  input \cdf_wr_data_r[12]_i_2 ;
  input \cdf_wr_data_r[20]_i_2 ;
  input \cdf_wr_data_r[13]_i_7_0 ;
  input \cdf_wr_data_r[1]_i_7 ;
  input \cdf_wr_data_r[20]_i_2_0 ;
  input \cdf_wr_data_r[20]_i_2_1 ;
  input \cdf_wr_data_r[13]_i_2 ;
  input \cdf_wr_data_r[13]_i_2_0 ;
  input \cdf_wr_data_r[13]_i_7_1 ;
  input \cdf_wr_data_r[21]_i_2_0 ;
  input \cdf_wr_data_r[21]_i_2_1 ;
  input \cdf_wr_data_r[10]_i_2 ;
  input \cdf_wr_data_r[10]_i_2_0 ;
  input [11:0]\cdf_wr_data_r[15]_i_7 ;
  input [3:0]\lsb_pxl_data_r_reg[0]_1 ;
  input \cdf_wr_data_r[1]_i_3 ;
  input \cdf_wr_data_r[1]_i_3_0 ;
  input [5:0]\cdf_wr_data_r_reg[6]_i_10_0 ;
  input sensr_rst_n;
  input \cdf_wr_data_r[18]_i_2 ;
  input \cdf_wr_data_r[18]_i_2_0 ;
  input sensr_clk;
  input [3:0]\lsb_pxl_data_r_reg[3]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [0:0]SR;
  wire \cdf_wr_data_r[0]_i_17_n_0 ;
  wire \cdf_wr_data_r[0]_i_18_n_0 ;
  wire \cdf_wr_data_r[0]_i_3 ;
  wire \cdf_wr_data_r[0]_i_3_0 ;
  wire \cdf_wr_data_r[10]_i_15_n_0 ;
  wire \cdf_wr_data_r[10]_i_2 ;
  wire \cdf_wr_data_r[10]_i_2_0 ;
  wire \cdf_wr_data_r[11]_i_7 ;
  wire \cdf_wr_data_r[12]_i_15_n_0 ;
  wire \cdf_wr_data_r[12]_i_17_n_0 ;
  wire \cdf_wr_data_r[12]_i_2 ;
  wire \cdf_wr_data_r[13]_i_15_n_0 ;
  wire \cdf_wr_data_r[13]_i_16_n_0 ;
  wire \cdf_wr_data_r[13]_i_2 ;
  wire \cdf_wr_data_r[13]_i_2_0 ;
  wire \cdf_wr_data_r[13]_i_7_0 ;
  wire \cdf_wr_data_r[13]_i_7_1 ;
  wire [11:0]\cdf_wr_data_r[15]_i_7 ;
  wire \cdf_wr_data_r[18]_i_14_n_0 ;
  wire \cdf_wr_data_r[18]_i_2 ;
  wire \cdf_wr_data_r[18]_i_2_0 ;
  wire \cdf_wr_data_r[19]_i_11_n_0 ;
  wire \cdf_wr_data_r[19]_i_2_0 ;
  wire \cdf_wr_data_r[19]_i_2_1 ;
  wire \cdf_wr_data_r[19]_i_2_n_0 ;
  wire \cdf_wr_data_r[19]_i_4_n_0 ;
  wire \cdf_wr_data_r[1]_i_3 ;
  wire \cdf_wr_data_r[1]_i_3_0 ;
  wire \cdf_wr_data_r[1]_i_7 ;
  wire \cdf_wr_data_r[20]_i_16_n_0 ;
  wire \cdf_wr_data_r[20]_i_2 ;
  wire \cdf_wr_data_r[20]_i_2_0 ;
  wire \cdf_wr_data_r[20]_i_2_1 ;
  wire \cdf_wr_data_r[21]_i_2 ;
  wire \cdf_wr_data_r[21]_i_2_0 ;
  wire \cdf_wr_data_r[21]_i_2_1 ;
  wire \cdf_wr_data_r[2]_i_13_n_0 ;
  wire \cdf_wr_data_r[2]_i_3_0 ;
  wire \cdf_wr_data_r[2]_i_3_1 ;
  wire \cdf_wr_data_r[2]_i_3_2 ;
  wire \cdf_wr_data_r[2]_i_3_3 ;
  wire \cdf_wr_data_r[2]_i_3_n_0 ;
  wire \cdf_wr_data_r[2]_i_7_0 ;
  wire \cdf_wr_data_r[2]_i_7_1 ;
  wire \cdf_wr_data_r[2]_i_7_n_0 ;
  wire \cdf_wr_data_r[3]_i_14_n_0 ;
  wire \cdf_wr_data_r[3]_i_16_n_0 ;
  wire \cdf_wr_data_r[3]_i_3 ;
  wire \cdf_wr_data_r[3]_i_3_0 ;
  wire \cdf_wr_data_r[4]_i_10_n_0 ;
  wire \cdf_wr_data_r[4]_i_11_n_0 ;
  wire \cdf_wr_data_r[4]_i_3_0 ;
  wire \cdf_wr_data_r[4]_i_3_1 ;
  wire \cdf_wr_data_r[4]_i_3_n_0 ;
  wire \cdf_wr_data_r[4]_i_6_n_0 ;
  wire \cdf_wr_data_r[5]_i_11_n_0 ;
  wire \cdf_wr_data_r[5]_i_3 ;
  wire \cdf_wr_data_r[6]_i_19_n_0 ;
  wire \cdf_wr_data_r[6]_i_20_n_0 ;
  wire \cdf_wr_data_r[6]_i_3_n_0 ;
  wire \cdf_wr_data_r[7]_i_18_n_0 ;
  wire \cdf_wr_data_r[7]_i_3 ;
  wire \cdf_wr_data_r_reg[19] ;
  wire \cdf_wr_data_r_reg[19]_0 ;
  wire \cdf_wr_data_r_reg[19]_1 ;
  wire \cdf_wr_data_r_reg[19]_2 ;
  wire \cdf_wr_data_r_reg[19]_3 ;
  wire \cdf_wr_data_r_reg[19]_4 ;
  wire \cdf_wr_data_r_reg[2] ;
  wire \cdf_wr_data_r_reg[2]_0 ;
  wire \cdf_wr_data_r_reg[2]_1 ;
  wire \cdf_wr_data_r_reg[2]_2 ;
  wire \cdf_wr_data_r_reg[2]_3 ;
  wire \cdf_wr_data_r_reg[2]_4 ;
  wire \cdf_wr_data_r_reg[2]_5 ;
  wire \cdf_wr_data_r_reg[2]_6 ;
  wire \cdf_wr_data_r_reg[4] ;
  wire \cdf_wr_data_r_reg[4]_0 ;
  wire \cdf_wr_data_r_reg[4]_1 ;
  wire \cdf_wr_data_r_reg[4]_2 ;
  wire \cdf_wr_data_r_reg[6] ;
  wire \cdf_wr_data_r_reg[6]_0 ;
  wire \cdf_wr_data_r_reg[6]_1 ;
  wire \cdf_wr_data_r_reg[6]_2 ;
  wire \cdf_wr_data_r_reg[6]_3 ;
  wire \cdf_wr_data_r_reg[6]_4 ;
  wire [5:0]\cdf_wr_data_r_reg[6]_i_10_0 ;
  wire \cdf_wr_data_r_reg[6]_i_10_n_0 ;
  wire \cdf_wr_data_r_reg[6]_i_11_n_0 ;
  wire \cdf_wr_data_r_reg[6]_i_6_0 ;
  wire \cdf_wr_data_r_reg[6]_i_6_1 ;
  wire \cdf_wr_data_r_reg[6]_i_6_n_0 ;
  wire [21:0]data4;
  wire \lsb_pxl_data_r[21]_i_2_n_0 ;
  wire \lsb_pxl_data_r[21]_i_3_n_0 ;
  wire [2:0]\lsb_pxl_data_r_reg[0]_0 ;
  wire [3:0]\lsb_pxl_data_r_reg[0]_1 ;
  wire \lsb_pxl_data_r_reg[21]_0 ;
  wire \lsb_pxl_data_r_reg[21]_1 ;
  wire [3:0]\lsb_pxl_data_r_reg[3]_0 ;
  wire \lsb_pxl_data_r_reg[7]_0 ;
  wire \pxl_cntr_reg[1]_rep ;
  wire \pxl_cntr_reg[1]_rep__1 ;
  wire \pxl_cntr_reg[2] ;
  wire \pxl_cntr_reg[2]_0 ;
  wire \pxl_cntr_reg[2]_1 ;
  wire \pxl_cntr_reg[2]_2 ;
  wire \pxl_cntr_reg[3] ;
  wire \pxl_cntr_reg[3]_0 ;
  wire \pxl_cntr_reg[3]_1 ;
  wire \pxl_cntr_reg[3]_2 ;
  wire raw10_en_r;
  wire raw14_en_r;
  wire sensr_clk;
  wire sensr_rst_n;
  wire \sync_fifo_rd_data_r1_reg[18] ;
  wire \sync_fifo_rd_data_r1_reg[19] ;
  wire \sync_fifo_rd_data_r1_reg[19]_0 ;
  wire \sync_fifo_rd_data_r1_reg[24] ;
  wire \sync_fifo_rd_data_r1_reg[25] ;
  wire sync_fifo_rd_en_r1;

  LUT6 #(
    .INIT(64'h0303000301010303)) 
    \cdf_wr_data_r[0]_i_10 
       (.I0(\cdf_wr_data_r[0]_i_3 ),
        .I1(\cdf_wr_data_r[0]_i_3_0 ),
        .I2(\cdf_wr_data_r[0]_i_17_n_0 ),
        .I3(\cdf_wr_data_r[0]_i_18_n_0 ),
        .I4(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I5(\lsb_pxl_data_r_reg[0]_0 [2]),
        .O(\pxl_cntr_reg[2] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \cdf_wr_data_r[0]_i_17 
       (.I0(data4[0]),
        .I1(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I2(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I3(\cdf_wr_data_r[13]_i_7_1 ),
        .I4(\cdf_wr_data_r[2]_i_7_0 ),
        .O(\cdf_wr_data_r[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cdf_wr_data_r[0]_i_18 
       (.I0(\cdf_wr_data_r[15]_i_7 [4]),
        .I1(\cdf_wr_data_r[2]_i_7_0 ),
        .I2(Q[9]),
        .I3(\cdf_wr_data_r[13]_i_7_1 ),
        .I4(data4[8]),
        .O(\cdf_wr_data_r[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \cdf_wr_data_r[10]_i_15 
       (.I0(\cdf_wr_data_r[2]_i_7_0 ),
        .I1(Q[11]),
        .I2(\cdf_wr_data_r[13]_i_7_1 ),
        .I3(data4[18]),
        .O(\cdf_wr_data_r[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[10]_i_7 
       (.I0(\cdf_wr_data_r[10]_i_2 ),
        .I1(\cdf_wr_data_r[10]_i_15_n_0 ),
        .I2(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I3(\cdf_wr_data_r[10]_i_2_0 ),
        .I4(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I5(\cdf_wr_data_r_reg[2]_3 ),
        .O(\pxl_cntr_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h4440004000400040)) 
    \cdf_wr_data_r[11]_i_16 
       (.I0(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I1(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I2(data4[19]),
        .I3(\cdf_wr_data_r[2]_i_7_1 ),
        .I4(\cdf_wr_data_r[11]_i_7 ),
        .I5(Q[12]),
        .O(\pxl_cntr_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \cdf_wr_data_r[12]_i_15 
       (.I0(\cdf_wr_data_r[13]_i_7_0 ),
        .I1(Q[13]),
        .I2(\cdf_wr_data_r[2]_i_7_1 ),
        .I3(data4[20]),
        .O(\cdf_wr_data_r[12]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hACAC0F00)) 
    \cdf_wr_data_r[12]_i_17 
       (.I0(\cdf_wr_data_r[15]_i_7 [8]),
        .I1(Q[13]),
        .I2(\cdf_wr_data_r[13]_i_7_0 ),
        .I3(data4[12]),
        .I4(\cdf_wr_data_r[2]_i_7_1 ),
        .O(\cdf_wr_data_r[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h035500FF0355FFFF)) 
    \cdf_wr_data_r[12]_i_7 
       (.I0(\cdf_wr_data_r[12]_i_15_n_0 ),
        .I1(\cdf_wr_data_r[12]_i_2 ),
        .I2(\cdf_wr_data_r[20]_i_2 ),
        .I3(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I4(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I5(\cdf_wr_data_r[12]_i_17_n_0 ),
        .O(\pxl_cntr_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \cdf_wr_data_r[13]_i_15 
       (.I0(\cdf_wr_data_r[13]_i_7_0 ),
        .I1(Q[14]),
        .I2(\cdf_wr_data_r[13]_i_7_1 ),
        .I3(data4[21]),
        .O(\cdf_wr_data_r[13]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \cdf_wr_data_r[13]_i_16 
       (.I0(\cdf_wr_data_r[15]_i_7 [9]),
        .I1(Q[14]),
        .I2(\cdf_wr_data_r[13]_i_7_1 ),
        .I3(data4[13]),
        .I4(\cdf_wr_data_r[13]_i_7_0 ),
        .O(\cdf_wr_data_r[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[13]_i_7 
       (.I0(\cdf_wr_data_r[13]_i_2 ),
        .I1(\cdf_wr_data_r[13]_i_15_n_0 ),
        .I2(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I3(\cdf_wr_data_r[13]_i_16_n_0 ),
        .I4(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I5(\cdf_wr_data_r[13]_i_2_0 ),
        .O(\pxl_cntr_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \cdf_wr_data_r[14]_i_16 
       (.I0(\cdf_wr_data_r[15]_i_7 [10]),
        .I1(Q[15]),
        .I2(\cdf_wr_data_r[13]_i_7_1 ),
        .I3(data4[14]),
        .I4(\cdf_wr_data_r[2]_i_7_0 ),
        .O(\sync_fifo_rd_data_r1_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \cdf_wr_data_r[15]_i_15 
       (.I0(\cdf_wr_data_r[15]_i_7 [11]),
        .I1(Q[16]),
        .I2(\cdf_wr_data_r[2]_i_7_1 ),
        .I3(data4[15]),
        .I4(\cdf_wr_data_r[11]_i_7 ),
        .O(\sync_fifo_rd_data_r1_reg[25] ));
  LUT6 #(
    .INIT(64'hF330C03000880088)) 
    \cdf_wr_data_r[18]_i_14 
       (.I0(data4[18]),
        .I1(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I2(Q[11]),
        .I3(\cdf_wr_data_r[2]_i_7_0 ),
        .I4(\cdf_wr_data_r[15]_i_7 [6]),
        .I5(\cdf_wr_data_r[13]_i_7_1 ),
        .O(\cdf_wr_data_r[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \cdf_wr_data_r[18]_i_6 
       (.I0(\cdf_wr_data_r[18]_i_14_n_0 ),
        .I1(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I2(\cdf_wr_data_r[18]_i_2 ),
        .I3(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I4(\cdf_wr_data_r[18]_i_2_0 ),
        .I5(\cdf_wr_data_r_reg[6]_0 ),
        .O(\pxl_cntr_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFF8A8AFF8A8A8A)) 
    \cdf_wr_data_r[19]_i_1 
       (.I0(\cdf_wr_data_r_reg[2]_1 ),
        .I1(\cdf_wr_data_r[19]_i_2_n_0 ),
        .I2(\cdf_wr_data_r_reg[19] ),
        .I3(\cdf_wr_data_r_reg[19]_0 ),
        .I4(Q[12]),
        .I5(\cdf_wr_data_r_reg[19]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h4400004000000040)) 
    \cdf_wr_data_r[19]_i_11 
       (.I0(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I1(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I2(data4[19]),
        .I3(\cdf_wr_data_r[11]_i_7 ),
        .I4(\cdf_wr_data_r[2]_i_7_1 ),
        .I5(Q[12]),
        .O(\cdf_wr_data_r[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    \cdf_wr_data_r[19]_i_2 
       (.I0(\cdf_wr_data_r_reg[2]_0 ),
        .I1(\cdf_wr_data_r[19]_i_4_n_0 ),
        .I2(\cdf_wr_data_r_reg[19]_2 ),
        .I3(\cdf_wr_data_r_reg[19]_3 ),
        .I4(\cdf_wr_data_r_reg[19]_4 ),
        .I5(raw10_en_r),
        .O(\cdf_wr_data_r[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA888A88A8888888)) 
    \cdf_wr_data_r[19]_i_4 
       (.I0(\cdf_wr_data_r_reg[6]_0 ),
        .I1(\cdf_wr_data_r[19]_i_11_n_0 ),
        .I2(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I3(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I4(\cdf_wr_data_r[19]_i_2_0 ),
        .I5(\cdf_wr_data_r[19]_i_2_1 ),
        .O(\cdf_wr_data_r[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cdf_wr_data_r[1]_i_11 
       (.I0(\cdf_wr_data_r[15]_i_7 [5]),
        .I1(\cdf_wr_data_r[13]_i_7_0 ),
        .I2(Q[10]),
        .I3(\cdf_wr_data_r[1]_i_7 ),
        .I4(data4[9]),
        .O(\sync_fifo_rd_data_r1_reg[19] ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \cdf_wr_data_r[1]_i_8 
       (.I0(\cdf_wr_data_r[1]_i_3 ),
        .I1(\cdf_wr_data_r[1]_i_7 ),
        .I2(\cdf_wr_data_r[13]_i_7_0 ),
        .I3(data4[1]),
        .I4(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I5(\cdf_wr_data_r[1]_i_3_0 ),
        .O(\pxl_cntr_reg[1]_rep__1 ));
  LUT6 #(
    .INIT(64'hC0000000000A0000)) 
    \cdf_wr_data_r[20]_i_16 
       (.I0(data4[20]),
        .I1(\cdf_wr_data_r[15]_i_7 [0]),
        .I2(\cdf_wr_data_r[2]_i_7_1 ),
        .I3(\cdf_wr_data_r[13]_i_7_0 ),
        .I4(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I5(\lsb_pxl_data_r_reg[0]_0 [2]),
        .O(\cdf_wr_data_r[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000F5CF000005CF)) 
    \cdf_wr_data_r[20]_i_6 
       (.I0(\cdf_wr_data_r[20]_i_2 ),
        .I1(\cdf_wr_data_r[20]_i_2_0 ),
        .I2(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I3(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I4(\cdf_wr_data_r[20]_i_16_n_0 ),
        .I5(\cdf_wr_data_r[20]_i_2_1 ),
        .O(\pxl_cntr_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFF00750000007500)) 
    \cdf_wr_data_r[21]_i_6 
       (.I0(\cdf_wr_data_r[21]_i_2_0 ),
        .I1(\cdf_wr_data_r[21]_i_2 ),
        .I2(data4[21]),
        .I3(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I4(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I5(\cdf_wr_data_r[21]_i_2_1 ),
        .O(\lsb_pxl_data_r_reg[21]_1 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \cdf_wr_data_r[2]_i_1 
       (.I0(\cdf_wr_data_r_reg[2] ),
        .I1(\cdf_wr_data_r[2]_i_3_n_0 ),
        .I2(\cdf_wr_data_r_reg[2]_0 ),
        .I3(\cdf_wr_data_r_reg[2]_1 ),
        .I4(\cdf_wr_data_r_reg[2]_2 ),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBF80000000000000)) 
    \cdf_wr_data_r[2]_i_13 
       (.I0(Q[11]),
        .I1(\cdf_wr_data_r[2]_i_7_0 ),
        .I2(\cdf_wr_data_r[2]_i_7_1 ),
        .I3(data4[18]),
        .I4(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I5(\lsb_pxl_data_r_reg[0]_0 [1]),
        .O(\cdf_wr_data_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000557F)) 
    \cdf_wr_data_r[2]_i_3 
       (.I0(raw14_en_r),
        .I1(\cdf_wr_data_r_reg[2]_3 ),
        .I2(\cdf_wr_data_r_reg[2]_4 ),
        .I3(\cdf_wr_data_r[2]_i_7_n_0 ),
        .I4(\cdf_wr_data_r_reg[2]_5 ),
        .I5(\cdf_wr_data_r_reg[2]_6 ),
        .O(\cdf_wr_data_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8A8FFA8)) 
    \cdf_wr_data_r[2]_i_7 
       (.I0(\cdf_wr_data_r[2]_i_3_0 ),
        .I1(\cdf_wr_data_r[2]_i_3_1 ),
        .I2(\cdf_wr_data_r[2]_i_3_2 ),
        .I3(data4[2]),
        .I4(\cdf_wr_data_r[2]_i_3_3 ),
        .I5(\cdf_wr_data_r[2]_i_13_n_0 ),
        .O(\cdf_wr_data_r[2]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data_r[32]_i_1 
       (.I0(sensr_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cdf_wr_data_r[32]_i_16 
       (.I0(\cdf_wr_data_r[2]_i_7_1 ),
        .I1(\cdf_wr_data_r[11]_i_7 ),
        .O(\pxl_cntr_reg[1]_rep ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \cdf_wr_data_r[3]_i_14 
       (.I0(data4[19]),
        .I1(\cdf_wr_data_r[2]_i_7_1 ),
        .I2(\lsb_pxl_data_r_reg[0]_0 [0]),
        .I3(Q[12]),
        .O(\cdf_wr_data_r[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[3]_i_16 
       (.I0(\cdf_wr_data_r_reg[6]_i_10_0 [4]),
        .I1(\cdf_wr_data_r[15]_i_7 [7]),
        .I2(\cdf_wr_data_r[2]_i_7_1 ),
        .I3(Q[12]),
        .I4(\lsb_pxl_data_r_reg[0]_0 [0]),
        .I5(data4[3]),
        .O(\cdf_wr_data_r[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_wr_data_r[3]_i_9 
       (.I0(\cdf_wr_data_r[3]_i_14_n_0 ),
        .I1(\cdf_wr_data_r[3]_i_3 ),
        .I2(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I3(\cdf_wr_data_r[3]_i_16_n_0 ),
        .I4(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I5(\cdf_wr_data_r[3]_i_3_0 ),
        .O(\pxl_cntr_reg[3] ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \cdf_wr_data_r[4]_i_1 
       (.I0(\cdf_wr_data_r_reg[4] ),
        .I1(\cdf_wr_data_r[4]_i_3_n_0 ),
        .I2(\cdf_wr_data_r_reg[2]_0 ),
        .I3(\cdf_wr_data_r_reg[2]_1 ),
        .I4(\cdf_wr_data_r_reg[2]_2 ),
        .I5(Q[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDF80000000000000)) 
    \cdf_wr_data_r[4]_i_10 
       (.I0(\cdf_wr_data_r[13]_i_7_0 ),
        .I1(Q[13]),
        .I2(\cdf_wr_data_r[1]_i_7 ),
        .I3(data4[20]),
        .I4(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I5(\lsb_pxl_data_r_reg[0]_0 [1]),
        .O(\cdf_wr_data_r[4]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cdf_wr_data_r[4]_i_11 
       (.I0(data4[12]),
        .I1(\cdf_wr_data_r[1]_i_7 ),
        .O(\cdf_wr_data_r[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D000D000D)) 
    \cdf_wr_data_r[4]_i_3 
       (.I0(raw14_en_r),
        .I1(\cdf_wr_data_r[4]_i_6_n_0 ),
        .I2(\cdf_wr_data_r_reg[4]_0 ),
        .I3(raw10_en_r),
        .I4(\cdf_wr_data_r_reg[4]_1 ),
        .I5(\cdf_wr_data_r_reg[4]_2 ),
        .O(\cdf_wr_data_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5501005555015555)) 
    \cdf_wr_data_r[4]_i_6 
       (.I0(\cdf_wr_data_r[4]_i_10_n_0 ),
        .I1(\cdf_wr_data_r[4]_i_11_n_0 ),
        .I2(\cdf_wr_data_r[4]_i_3_0 ),
        .I3(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I4(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I5(\cdf_wr_data_r[4]_i_3_1 ),
        .O(\cdf_wr_data_r[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cdf_wr_data_r[5]_i_11 
       (.I0(\cdf_wr_data_r[2]_i_7_1 ),
        .I1(data4[13]),
        .O(\cdf_wr_data_r[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B8FFB8FF)) 
    \cdf_wr_data_r[5]_i_6 
       (.I0(data4[21]),
        .I1(\pxl_cntr_reg[1]_rep ),
        .I2(Q[14]),
        .I3(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I4(\cdf_wr_data_r[5]_i_3 ),
        .I5(\cdf_wr_data_r[5]_i_11_n_0 ),
        .O(\lsb_pxl_data_r_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \cdf_wr_data_r[6]_i_1 
       (.I0(\cdf_wr_data_r_reg[6] ),
        .I1(\cdf_wr_data_r[6]_i_3_n_0 ),
        .I2(\cdf_wr_data_r_reg[2]_0 ),
        .I3(\cdf_wr_data_r_reg[2]_1 ),
        .I4(\cdf_wr_data_r_reg[2]_2 ),
        .I5(Q[4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0CCAAFFF0CCAA00)) 
    \cdf_wr_data_r[6]_i_19 
       (.I0(\cdf_wr_data_r[15]_i_7 [10]),
        .I1(Q[15]),
        .I2(\cdf_wr_data_r_reg[6]_i_10_0 [5]),
        .I3(\cdf_wr_data_r[1]_i_7 ),
        .I4(\cdf_wr_data_r[13]_i_7_0 ),
        .I5(data4[6]),
        .O(\cdf_wr_data_r[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \cdf_wr_data_r[6]_i_20 
       (.I0(\cdf_wr_data_r[15]_i_7 [10]),
        .I1(\cdf_wr_data_r[13]_i_7_0 ),
        .I2(Q[15]),
        .I3(data4[14]),
        .I4(\cdf_wr_data_r[1]_i_7 ),
        .O(\cdf_wr_data_r[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000707070707)) 
    \cdf_wr_data_r[6]_i_3 
       (.I0(\cdf_wr_data_r_reg[6]_i_6_n_0 ),
        .I1(\cdf_wr_data_r_reg[6]_0 ),
        .I2(\cdf_wr_data_r_reg[6]_1 ),
        .I3(\cdf_wr_data_r_reg[6]_2 ),
        .I4(\cdf_wr_data_r_reg[6]_3 ),
        .I5(\cdf_wr_data_r_reg[6]_4 ),
        .O(\cdf_wr_data_r[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cdf_wr_data_r[7]_i_18 
       (.I0(\cdf_wr_data_r[15]_i_7 [11]),
        .I1(\cdf_wr_data_r[13]_i_7_0 ),
        .I2(Q[16]),
        .I3(\cdf_wr_data_r[13]_i_7_1 ),
        .I4(data4[15]),
        .O(\cdf_wr_data_r[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A000AC0)) 
    \cdf_wr_data_r[7]_i_9 
       (.I0(\cdf_wr_data_r[7]_i_18_n_0 ),
        .I1(data4[7]),
        .I2(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I3(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I4(\cdf_wr_data_r[21]_i_2 ),
        .I5(\cdf_wr_data_r[7]_i_3 ),
        .O(\lsb_pxl_data_r_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \cdf_wr_data_r[8]_i_17 
       (.I0(\cdf_wr_data_r[15]_i_7 [4]),
        .I1(Q[9]),
        .I2(\cdf_wr_data_r[13]_i_7_1 ),
        .I3(data4[8]),
        .I4(\cdf_wr_data_r[2]_i_7_0 ),
        .O(\sync_fifo_rd_data_r1_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \cdf_wr_data_r[9]_i_13 
       (.I0(\cdf_wr_data_r[15]_i_7 [5]),
        .I1(Q[10]),
        .I2(\cdf_wr_data_r[1]_i_7 ),
        .I3(data4[9]),
        .I4(\cdf_wr_data_r[13]_i_7_0 ),
        .O(\sync_fifo_rd_data_r1_reg[19]_0 ));
  MUXF7 \cdf_wr_data_r_reg[6]_i_10 
       (.I0(\cdf_wr_data_r_reg[6]_i_6_1 ),
        .I1(\cdf_wr_data_r[6]_i_19_n_0 ),
        .O(\cdf_wr_data_r_reg[6]_i_10_n_0 ),
        .S(\lsb_pxl_data_r_reg[0]_0 [1]));
  MUXF7 \cdf_wr_data_r_reg[6]_i_11 
       (.I0(\cdf_wr_data_r[6]_i_20_n_0 ),
        .I1(\cdf_wr_data_r_reg[6]_i_6_0 ),
        .O(\cdf_wr_data_r_reg[6]_i_11_n_0 ),
        .S(\lsb_pxl_data_r_reg[0]_0 [1]));
  MUXF8 \cdf_wr_data_r_reg[6]_i_6 
       (.I0(\cdf_wr_data_r_reg[6]_i_10_n_0 ),
        .I1(\cdf_wr_data_r_reg[6]_i_11_n_0 ),
        .O(\cdf_wr_data_r_reg[6]_i_6_n_0 ),
        .S(\lsb_pxl_data_r_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'h0090)) 
    \lsb_pxl_data_r[21]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sync_fifo_rd_en_r1),
        .I3(\lsb_pxl_data_r[21]_i_2_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFBFE)) 
    \lsb_pxl_data_r[21]_i_2 
       (.I0(\pxl_cntr_reg[1]_rep ),
        .I1(\lsb_pxl_data_r_reg[0]_0 [1]),
        .I2(\lsb_pxl_data_r_reg[0]_0 [2]),
        .I3(\lsb_pxl_data_r_reg[0]_1 [2]),
        .I4(\lsb_pxl_data_r[21]_i_3_n_0 ),
        .I5(\lsb_pxl_data_r_reg[0]_1 [3]),
        .O(\lsb_pxl_data_r[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \lsb_pxl_data_r[21]_i_3 
       (.I0(\lsb_pxl_data_r_reg[0]_1 [0]),
        .I1(\lsb_pxl_data_r_reg[0]_1 [1]),
        .O(\lsb_pxl_data_r[21]_i_3_n_0 ));
  FDRE \lsb_pxl_data_r_reg[0] 
       (.C(sensr_clk),
        .CE(E),
        .D(\lsb_pxl_data_r_reg[3]_0 [0]),
        .Q(data4[0]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[12] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r[15]_i_7 [0]),
        .Q(data4[12]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[13] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r[15]_i_7 [1]),
        .Q(data4[13]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[14] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r[15]_i_7 [2]),
        .Q(data4[14]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[15] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r[15]_i_7 [3]),
        .Q(data4[15]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[18] 
       (.C(sensr_clk),
        .CE(E),
        .D(Q[5]),
        .Q(data4[18]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[19] 
       (.C(sensr_clk),
        .CE(E),
        .D(Q[6]),
        .Q(data4[19]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[1] 
       (.C(sensr_clk),
        .CE(E),
        .D(\lsb_pxl_data_r_reg[3]_0 [1]),
        .Q(data4[1]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[20] 
       (.C(sensr_clk),
        .CE(E),
        .D(Q[7]),
        .Q(data4[20]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[21] 
       (.C(sensr_clk),
        .CE(E),
        .D(Q[8]),
        .Q(data4[21]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[2] 
       (.C(sensr_clk),
        .CE(E),
        .D(\lsb_pxl_data_r_reg[3]_0 [2]),
        .Q(data4[2]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[3] 
       (.C(sensr_clk),
        .CE(E),
        .D(\lsb_pxl_data_r_reg[3]_0 [3]),
        .Q(data4[3]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[6] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r_reg[6]_i_10_0 [0]),
        .Q(data4[6]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[7] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r_reg[6]_i_10_0 [1]),
        .Q(data4[7]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[8] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r_reg[6]_i_10_0 [2]),
        .Q(data4[8]),
        .R(SR));
  FDRE \lsb_pxl_data_r_reg[9] 
       (.C(sensr_clk),
        .CE(E),
        .D(\cdf_wr_data_r_reg[6]_i_10_0 [3]),
        .Q(data4[9]),
        .R(SR));
endmodule

(* ADDR_WIDTH = "7" *) (* C_CSI_EN_ACTIVELANES = "1" *) (* C_CSI_LANES = "3" *) 
(* C_CSI_PIXEL_MODE = "1" *) (* C_EN_REG_BASED_FE_GEN = "0" *) (* DATA_WIDTH = "32" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ISR_BITS = "5'b10000" *) (* RESP_WIDTH = "2" *) 
(* STB_WIDTH = "4" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface
   (s_axis_aclk,
    s_axis_aresetn,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_araddr,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_wvalid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_bvalid,
    ulps_entry_axis_clk,
    csi2_tx_rdy_axis_clk,
    line_sync_gen_axis_clk,
    active_lanes_axis_clk,
    gsp_fifo_full_axis_clk,
    ulps_exited_axis_clk,
    line_buffr_full_axis_clk,
    unsup_rsvd_err_axis_clk,
    pixel_under_run_axis_clk,
    dphy_init_done_snsr_clk,
    no_lines_vc0_axis_clk,
    no_lines_vc1_axis_clk,
    no_lines_vc2_axis_clk,
    no_lines_vc3_axis_clk,
    no_line_status_vc0_axis_clk,
    no_line_status_vc1_axis_clk,
    no_line_status_vc2_axis_clk,
    no_line_status_vc3_axis_clk,
    frm_blkng_axis_clk,
    gsp_fifo_valid_axis_clk,
    gsp_fifo_data_axis_clk,
    gsp_fill_status_axis_clk,
    master_resetn,
    clk_mode_axis_clk,
    interrupt);
  input s_axis_aclk;
  input s_axis_aresetn;
  input [6:0]s_axi_awaddr;
  output s_axi_awready;
  input s_axi_awvalid;
  input [6:0]s_axi_araddr;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  output s_axi_wready;
  input s_axi_wvalid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  output s_axi_rvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  output s_axi_bvalid;
  output ulps_entry_axis_clk;
  input csi2_tx_rdy_axis_clk;
  output line_sync_gen_axis_clk;
  output [1:0]active_lanes_axis_clk;
  input gsp_fifo_full_axis_clk;
  input ulps_exited_axis_clk;
  input line_buffr_full_axis_clk;
  input unsup_rsvd_err_axis_clk;
  input pixel_under_run_axis_clk;
  input dphy_init_done_snsr_clk;
  output [15:0]no_lines_vc0_axis_clk;
  output [15:0]no_lines_vc1_axis_clk;
  output [15:0]no_lines_vc2_axis_clk;
  output [15:0]no_lines_vc3_axis_clk;
  input [1:0]no_line_status_vc0_axis_clk;
  input [1:0]no_line_status_vc1_axis_clk;
  input [1:0]no_line_status_vc2_axis_clk;
  input [1:0]no_line_status_vc3_axis_clk;
  output [7:0]frm_blkng_axis_clk;
  output gsp_fifo_valid_axis_clk;
  output [23:0]gsp_fifo_data_axis_clk;
  input [5:0]gsp_fill_status_axis_clk;
  output master_resetn;
  output clk_mode_axis_clk;
  output interrupt;

  wire \<const0> ;
  wire [1:0]active_lanes_axis_clk;
  wire clk_mode_axis_clk;
  wire core_config0;
  wire \core_config[2]_i_2_n_0 ;
  wire \core_config_reg_n_0_[0] ;
  wire core_init_in_prgrs_r;
  wire core_init_in_prgrs_r_i_1_n_0;
  wire csi2_tx_rdy_axis_clk;
  wire csi2_tx_rdy_axis_clk_c1;
  wire dphy_init_done_snsr_clk;
  wire err_gsp_id_r;
  wire gie;
  wire gie2;
  wire gie_i_1_n_0;
  wire [23:0]gsp_fifo_data_axis_clk;
  wire gsp_fifo_full_axis_clk;
  wire gsp_fifo_valid_axis_clk;
  wire [5:0]gsp_fill_status_axis_clk;
  wire gsp_wr_data_r;
  wire \gsp_wr_data_r[23]_i_1_n_0 ;
  wire gsp_wr_en_r0;
  wire gsp_wr_en_r_i_1_n_0;
  wire [5:0]ier;
  wire ier0;
  wire \ier[5]_i_3_n_0 ;
  wire interrupt;
  wire interrupt_INST_0_i_1_n_0;
  wire interrupt_INST_0_i_5_n_0;
  wire interrupt_INST_0_i_6_n_0;
  wire [5:0]isr_i;
  wire \isr_i[0]_i_1_n_0 ;
  wire \isr_i[1]_i_1_n_0 ;
  wire \isr_i[2]_i_1_n_0 ;
  wire \isr_i[3]_i_1_n_0 ;
  wire \isr_i[4]_i_1_n_0 ;
  wire \isr_i[5]_i_1_n_0 ;
  wire \isr_i[5]_i_2_n_0 ;
  wire line_buffr_full_axis_clk;
  wire line_sync_gen_axis_clk;
  wire master_resetn;
  wire [4:0]p_0_in;
  wire p_10_in;
  wire p_1_in;
  wire [5:0]p_2_in;
  wire pixel_under_run_axis_clk;
  wire prot_config0;
  wire \prot_config[2]_i_2_n_0 ;
  wire rd_req;
  wire rd_req0;
  wire rd_req_i_1_n_0;
  wire reset_released;
  wire [6:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [6:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_bvalid_r_i_1_n_0;
  wire s_axi_bvalid_r_i_2_n_0;
  wire [23:0]\^s_axi_rdata ;
  wire [23:0]s_axi_rdata_r;
  wire \s_axi_rdata_r[0]_i_2_n_0 ;
  wire \s_axi_rdata_r[0]_i_3_n_0 ;
  wire \s_axi_rdata_r[15]_i_2_n_0 ;
  wire \s_axi_rdata_r[15]_i_3_n_0 ;
  wire \s_axi_rdata_r[15]_i_4_n_0 ;
  wire \s_axi_rdata_r[1]_i_2_n_0 ;
  wire \s_axi_rdata_r[1]_i_3_n_0 ;
  wire \s_axi_rdata_r[1]_i_4_n_0 ;
  wire \s_axi_rdata_r[23]_i_1_n_0 ;
  wire \s_axi_rdata_r[23]_i_2_n_0 ;
  wire \s_axi_rdata_r[2]_i_2_n_0 ;
  wire \s_axi_rdata_r[2]_i_3_n_0 ;
  wire \s_axi_rdata_r[2]_i_5_n_0 ;
  wire \s_axi_rdata_r[3]_i_2_n_0 ;
  wire \s_axi_rdata_r[3]_i_4_n_0 ;
  wire \s_axi_rdata_r[4]_i_2_n_0 ;
  wire \s_axi_rdata_r[4]_i_4_n_0 ;
  wire \s_axi_rdata_r[5]_i_2_n_0 ;
  wire \s_axi_rdata_r[5]_i_4_n_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_r_i_1_n_0;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [4:0]sel0;
  wire soft_rst;
  wire [1:1]sts_new;
  wire [4:4]sts_new__0;
  wire ulps_entry_axis_clk;
  wire ulps_exited_axis_clk;
  wire unsup_rsvd_err_axis_clk;
  wire wr2_isr;
  wire \wr_addr[2]_i_1_n_0 ;
  wire \wr_addr[3]_i_1_n_0 ;
  wire \wr_addr[4]_i_1_n_0 ;
  wire \wr_addr[5]_i_1_n_0 ;
  wire \wr_addr[6]_i_1_n_0 ;
  wire \wr_addr[6]_i_2_n_0 ;
  wire wr_req;
  wire wr_req013_out;

  assign frm_blkng_axis_clk[7] = \<const0> ;
  assign frm_blkng_axis_clk[6] = \<const0> ;
  assign frm_blkng_axis_clk[5] = \<const0> ;
  assign frm_blkng_axis_clk[4] = \<const0> ;
  assign frm_blkng_axis_clk[3] = \<const0> ;
  assign frm_blkng_axis_clk[2] = \<const0> ;
  assign frm_blkng_axis_clk[1] = \<const0> ;
  assign frm_blkng_axis_clk[0] = \<const0> ;
  assign no_lines_vc0_axis_clk[15] = \<const0> ;
  assign no_lines_vc0_axis_clk[14] = \<const0> ;
  assign no_lines_vc0_axis_clk[13] = \<const0> ;
  assign no_lines_vc0_axis_clk[12] = \<const0> ;
  assign no_lines_vc0_axis_clk[11] = \<const0> ;
  assign no_lines_vc0_axis_clk[10] = \<const0> ;
  assign no_lines_vc0_axis_clk[9] = \<const0> ;
  assign no_lines_vc0_axis_clk[8] = \<const0> ;
  assign no_lines_vc0_axis_clk[7] = \<const0> ;
  assign no_lines_vc0_axis_clk[6] = \<const0> ;
  assign no_lines_vc0_axis_clk[5] = \<const0> ;
  assign no_lines_vc0_axis_clk[4] = \<const0> ;
  assign no_lines_vc0_axis_clk[3] = \<const0> ;
  assign no_lines_vc0_axis_clk[2] = \<const0> ;
  assign no_lines_vc0_axis_clk[1] = \<const0> ;
  assign no_lines_vc0_axis_clk[0] = \<const0> ;
  assign no_lines_vc1_axis_clk[15] = \<const0> ;
  assign no_lines_vc1_axis_clk[14] = \<const0> ;
  assign no_lines_vc1_axis_clk[13] = \<const0> ;
  assign no_lines_vc1_axis_clk[12] = \<const0> ;
  assign no_lines_vc1_axis_clk[11] = \<const0> ;
  assign no_lines_vc1_axis_clk[10] = \<const0> ;
  assign no_lines_vc1_axis_clk[9] = \<const0> ;
  assign no_lines_vc1_axis_clk[8] = \<const0> ;
  assign no_lines_vc1_axis_clk[7] = \<const0> ;
  assign no_lines_vc1_axis_clk[6] = \<const0> ;
  assign no_lines_vc1_axis_clk[5] = \<const0> ;
  assign no_lines_vc1_axis_clk[4] = \<const0> ;
  assign no_lines_vc1_axis_clk[3] = \<const0> ;
  assign no_lines_vc1_axis_clk[2] = \<const0> ;
  assign no_lines_vc1_axis_clk[1] = \<const0> ;
  assign no_lines_vc1_axis_clk[0] = \<const0> ;
  assign no_lines_vc2_axis_clk[15] = \<const0> ;
  assign no_lines_vc2_axis_clk[14] = \<const0> ;
  assign no_lines_vc2_axis_clk[13] = \<const0> ;
  assign no_lines_vc2_axis_clk[12] = \<const0> ;
  assign no_lines_vc2_axis_clk[11] = \<const0> ;
  assign no_lines_vc2_axis_clk[10] = \<const0> ;
  assign no_lines_vc2_axis_clk[9] = \<const0> ;
  assign no_lines_vc2_axis_clk[8] = \<const0> ;
  assign no_lines_vc2_axis_clk[7] = \<const0> ;
  assign no_lines_vc2_axis_clk[6] = \<const0> ;
  assign no_lines_vc2_axis_clk[5] = \<const0> ;
  assign no_lines_vc2_axis_clk[4] = \<const0> ;
  assign no_lines_vc2_axis_clk[3] = \<const0> ;
  assign no_lines_vc2_axis_clk[2] = \<const0> ;
  assign no_lines_vc2_axis_clk[1] = \<const0> ;
  assign no_lines_vc2_axis_clk[0] = \<const0> ;
  assign no_lines_vc3_axis_clk[15] = \<const0> ;
  assign no_lines_vc3_axis_clk[14] = \<const0> ;
  assign no_lines_vc3_axis_clk[13] = \<const0> ;
  assign no_lines_vc3_axis_clk[12] = \<const0> ;
  assign no_lines_vc3_axis_clk[11] = \<const0> ;
  assign no_lines_vc3_axis_clk[10] = \<const0> ;
  assign no_lines_vc3_axis_clk[9] = \<const0> ;
  assign no_lines_vc3_axis_clk[8] = \<const0> ;
  assign no_lines_vc3_axis_clk[7] = \<const0> ;
  assign no_lines_vc3_axis_clk[6] = \<const0> ;
  assign no_lines_vc3_axis_clk[5] = \<const0> ;
  assign no_lines_vc3_axis_clk[4] = \<const0> ;
  assign no_lines_vc3_axis_clk[3] = \<const0> ;
  assign no_lines_vc3_axis_clk[2] = \<const0> ;
  assign no_lines_vc3_axis_clk[1] = \<const0> ;
  assign no_lines_vc3_axis_clk[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23:0] = \^s_axi_rdata [23:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'h80)) 
    \core_config[2]_i_1 
       (.I0(wr_req),
        .I1(s_axi_wvalid),
        .I2(\core_config[2]_i_2_n_0 ),
        .O(core_config0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \core_config[2]_i_2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[4]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .I5(s_axi_bvalid),
        .O(\core_config[2]_i_2_n_0 ));
  FDRE \core_config_reg[0] 
       (.C(s_axis_aclk),
        .CE(core_config0),
        .D(s_axi_wdata[0]),
        .Q(\core_config_reg_n_0_[0] ),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \core_config_reg[1] 
       (.C(s_axis_aclk),
        .CE(core_config0),
        .D(s_axi_wdata[1]),
        .Q(soft_rst),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \core_config_reg[2] 
       (.C(s_axis_aclk),
        .CE(core_config0),
        .D(s_axi_wdata[3]),
        .Q(ulps_entry_axis_clk),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \core_config_reg[3] 
       (.C(s_axis_aclk),
        .CE(core_config0),
        .D(s_axi_wdata[4]),
        .Q(clk_mode_axis_clk),
        .R(s_axi_bvalid_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h00F02020)) 
    core_init_in_prgrs_r_i_1
       (.I0(master_resetn),
        .I1(\core_config_reg_n_0_[0] ),
        .I2(s_axis_aresetn),
        .I3(csi2_tx_rdy_axis_clk),
        .I4(core_init_in_prgrs_r),
        .O(core_init_in_prgrs_r_i_1_n_0));
  FDRE core_init_in_prgrs_r_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(core_init_in_prgrs_r_i_1_n_0),
        .Q(core_init_in_prgrs_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    err_gsp_id_r_i_1
       (.I0(s_axi_wdata[4]),
        .I1(s_axi_wdata[5]),
        .I2(s_axi_wdata[3]),
        .O(p_1_in));
  FDRE err_gsp_id_r_reg
       (.C(s_axis_aclk),
        .CE(err_gsp_id_r),
        .D(p_1_in),
        .Q(sts_new),
        .R(gsp_wr_en_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    gie_i_1
       (.I0(s_axi_wdata[0]),
        .I1(gie2),
        .I2(s_axi_bvalid),
        .I3(s_axi_wvalid),
        .I4(wr_req),
        .I5(gie),
        .O(gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    gie_i_2
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[4]),
        .O(gie2));
  FDRE gie_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(gie_i_1_n_0),
        .Q(gie),
        .R(s_axi_bvalid_r_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \gsp_wr_data_r[23]_i_1 
       (.I0(s_axis_aresetn),
        .I1(\core_config_reg_n_0_[0] ),
        .O(\gsp_wr_data_r[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \gsp_wr_data_r[23]_i_2 
       (.I0(\prot_config[2]_i_2_n_0 ),
        .I1(p_0_in[4]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(gsp_wr_data_r));
  FDRE \gsp_wr_data_r_reg[0] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[0]),
        .Q(gsp_fifo_data_axis_clk[0]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[10] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[10]),
        .Q(gsp_fifo_data_axis_clk[10]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[11] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[11]),
        .Q(gsp_fifo_data_axis_clk[11]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[12] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[12]),
        .Q(gsp_fifo_data_axis_clk[12]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[13] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[13]),
        .Q(gsp_fifo_data_axis_clk[13]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[14] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[14]),
        .Q(gsp_fifo_data_axis_clk[14]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[15] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[15]),
        .Q(gsp_fifo_data_axis_clk[15]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[16] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[16]),
        .Q(gsp_fifo_data_axis_clk[16]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[17] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[17]),
        .Q(gsp_fifo_data_axis_clk[17]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[18] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[18]),
        .Q(gsp_fifo_data_axis_clk[18]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[19] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[19]),
        .Q(gsp_fifo_data_axis_clk[19]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[1] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[1]),
        .Q(gsp_fifo_data_axis_clk[1]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[20] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[20]),
        .Q(gsp_fifo_data_axis_clk[20]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[21] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[21]),
        .Q(gsp_fifo_data_axis_clk[21]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[22] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[22]),
        .Q(gsp_fifo_data_axis_clk[22]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[23] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[23]),
        .Q(gsp_fifo_data_axis_clk[23]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[2] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[2]),
        .Q(gsp_fifo_data_axis_clk[2]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[3] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[3]),
        .Q(gsp_fifo_data_axis_clk[3]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[4] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[4]),
        .Q(gsp_fifo_data_axis_clk[4]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[5] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[5]),
        .Q(gsp_fifo_data_axis_clk[5]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[6] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[6]),
        .Q(gsp_fifo_data_axis_clk[6]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[7] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[7]),
        .Q(gsp_fifo_data_axis_clk[7]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[8] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[8]),
        .Q(gsp_fifo_data_axis_clk[8]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  FDRE \gsp_wr_data_r_reg[9] 
       (.C(s_axis_aclk),
        .CE(gsp_wr_data_r),
        .D(s_axi_wdata[9]),
        .Q(gsp_fifo_data_axis_clk[9]),
        .R(\gsp_wr_data_r[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    gsp_wr_en_r_i_1
       (.I0(wr_req),
        .I1(s_axi_wvalid),
        .I2(s_axi_bvalid),
        .I3(\core_config_reg_n_0_[0] ),
        .I4(s_axis_aresetn),
        .O(gsp_wr_en_r_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    gsp_wr_en_r_i_2
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[4]),
        .O(err_gsp_id_r));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    gsp_wr_en_r_i_3
       (.I0(s_axi_wdata[4]),
        .I1(s_axi_wdata[5]),
        .I2(s_axi_wdata[3]),
        .I3(gsp_fifo_full_axis_clk),
        .O(gsp_wr_en_r0));
  FDRE gsp_wr_en_r_reg
       (.C(s_axis_aclk),
        .CE(err_gsp_id_r),
        .D(gsp_wr_en_r0),
        .Q(gsp_fifo_valid_axis_clk),
        .R(gsp_wr_en_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ier[5]_i_1 
       (.I0(p_10_in),
        .I1(s_axi_bvalid),
        .I2(p_0_in[1]),
        .I3(\ier[5]_i_3_n_0 ),
        .I4(p_0_in[0]),
        .I5(p_0_in[4]),
        .O(ier0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ier[5]_i_2 
       (.I0(s_axi_wvalid),
        .I1(wr_req),
        .O(p_10_in));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ier[5]_i_3 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .O(\ier[5]_i_3_n_0 ));
  FDRE \ier_reg[0] 
       (.C(s_axis_aclk),
        .CE(ier0),
        .D(s_axi_wdata[0]),
        .Q(ier[0]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \ier_reg[1] 
       (.C(s_axis_aclk),
        .CE(ier0),
        .D(s_axi_wdata[1]),
        .Q(ier[1]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \ier_reg[2] 
       (.C(s_axis_aclk),
        .CE(ier0),
        .D(s_axi_wdata[2]),
        .Q(ier[2]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \ier_reg[3] 
       (.C(s_axis_aclk),
        .CE(ier0),
        .D(s_axi_wdata[3]),
        .Q(ier[3]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \ier_reg[4] 
       (.C(s_axis_aclk),
        .CE(ier0),
        .D(s_axi_wdata[4]),
        .Q(ier[4]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \ier_reg[5] 
       (.C(s_axis_aclk),
        .CE(ier0),
        .D(s_axi_wdata[5]),
        .Q(ier[5]),
        .R(s_axi_bvalid_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    interrupt_INST_0
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(ier[0]),
        .I2(p_2_in[0]),
        .I3(ier[1]),
        .I4(p_2_in[1]),
        .I5(gie),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    interrupt_INST_0_i_1
       (.I0(p_2_in[3]),
        .I1(ier[3]),
        .I2(p_2_in[2]),
        .I3(ier[2]),
        .I4(interrupt_INST_0_i_5_n_0),
        .I5(interrupt_INST_0_i_6_n_0),
        .O(interrupt_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'h00005444)) 
    interrupt_INST_0_i_2
       (.I0(soft_rst),
        .I1(isr_i[0]),
        .I2(\core_config_reg_n_0_[0] ),
        .I3(pixel_under_run_axis_clk),
        .I4(unsup_rsvd_err_axis_clk),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'hA0F4)) 
    interrupt_INST_0_i_3
       (.I0(unsup_rsvd_err_axis_clk),
        .I1(sts_new),
        .I2(isr_i[1]),
        .I3(soft_rst),
        .O(p_2_in[1]));
  LUT4 #(
    .INIT(16'hA0F4)) 
    interrupt_INST_0_i_4
       (.I0(unsup_rsvd_err_axis_clk),
        .I1(line_buffr_full_axis_clk),
        .I2(isr_i[2]),
        .I3(soft_rst),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hCCCC544400000000)) 
    interrupt_INST_0_i_5
       (.I0(soft_rst),
        .I1(isr_i[5]),
        .I2(active_lanes_axis_clk[0]),
        .I3(active_lanes_axis_clk[1]),
        .I4(unsup_rsvd_err_axis_clk),
        .I5(ier[5]),
        .O(interrupt_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hCCCC544400000000)) 
    interrupt_INST_0_i_6
       (.I0(soft_rst),
        .I1(isr_i[4]),
        .I2(gsp_fifo_full_axis_clk),
        .I3(\core_config_reg_n_0_[0] ),
        .I4(unsup_rsvd_err_axis_clk),
        .I5(ier[4]),
        .O(interrupt_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'hF444F444FFFF0000)) 
    \isr_i[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(isr_i[0]),
        .I2(\core_config_reg_n_0_[0] ),
        .I3(pixel_under_run_axis_clk),
        .I4(p_2_in[0]),
        .I5(wr2_isr),
        .O(\isr_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF5F0FF30)) 
    \isr_i[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(unsup_rsvd_err_axis_clk),
        .I2(sts_new),
        .I3(isr_i[1]),
        .I4(wr2_isr),
        .O(\isr_i[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF5F0FF30)) 
    \isr_i[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(unsup_rsvd_err_axis_clk),
        .I2(line_buffr_full_axis_clk),
        .I3(isr_i[2]),
        .I4(wr2_isr),
        .O(\isr_i[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF5F0FF30)) 
    \isr_i[3]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(unsup_rsvd_err_axis_clk),
        .I2(ulps_exited_axis_clk),
        .I3(isr_i[3]),
        .I4(wr2_isr),
        .O(\isr_i[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF5F0FF30)) 
    \isr_i[4]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(unsup_rsvd_err_axis_clk),
        .I2(sts_new__0),
        .I3(isr_i[4]),
        .I4(wr2_isr),
        .O(\isr_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \isr_i[4]_i_2 
       (.I0(\core_config_reg_n_0_[0] ),
        .I1(gsp_fifo_full_axis_clk),
        .O(sts_new__0));
  LUT2 #(
    .INIT(4'hB)) 
    \isr_i[5]_i_1 
       (.I0(soft_rst),
        .I1(s_axis_aresetn),
        .O(\isr_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFF0000)) 
    \isr_i[5]_i_2 
       (.I0(s_axi_wdata[5]),
        .I1(isr_i[5]),
        .I2(active_lanes_axis_clk[0]),
        .I3(active_lanes_axis_clk[1]),
        .I4(p_2_in[5]),
        .I5(wr2_isr),
        .O(\isr_i[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \isr_i[5]_i_3 
       (.I0(p_0_in[4]),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(\prot_config[2]_i_2_n_0 ),
        .O(wr2_isr));
  FDRE \isr_i_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\isr_i[0]_i_1_n_0 ),
        .Q(isr_i[0]),
        .R(\isr_i[5]_i_1_n_0 ));
  FDRE \isr_i_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\isr_i[1]_i_1_n_0 ),
        .Q(isr_i[1]),
        .R(\isr_i[5]_i_1_n_0 ));
  FDRE \isr_i_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\isr_i[2]_i_1_n_0 ),
        .Q(isr_i[2]),
        .R(\isr_i[5]_i_1_n_0 ));
  FDRE \isr_i_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\isr_i[3]_i_1_n_0 ),
        .Q(isr_i[3]),
        .R(\isr_i[5]_i_1_n_0 ));
  FDRE \isr_i_reg[4] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\isr_i[4]_i_1_n_0 ),
        .Q(isr_i[4]),
        .R(\isr_i[5]_i_1_n_0 ));
  FDRE \isr_i_reg[5] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\isr_i[5]_i_2_n_0 ),
        .Q(isr_i[5]),
        .R(\isr_i[5]_i_1_n_0 ));
  FDRE master_resetn_r_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\core_config_reg_n_0_[0] ),
        .Q(master_resetn),
        .R(s_axi_bvalid_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \prot_config[2]_i_1 
       (.I0(p_0_in[4]),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(\prot_config[2]_i_2_n_0 ),
        .O(prot_config0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \prot_config[2]_i_2 
       (.I0(wr_req),
        .I1(s_axi_wvalid),
        .I2(s_axi_bvalid),
        .O(\prot_config[2]_i_2_n_0 ));
  FDRE \prot_config_reg[0] 
       (.C(s_axis_aclk),
        .CE(prot_config0),
        .D(s_axi_wdata[0]),
        .Q(active_lanes_axis_clk[0]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDSE \prot_config_reg[1] 
       (.C(s_axis_aclk),
        .CE(prot_config0),
        .D(s_axi_wdata[1]),
        .Q(active_lanes_axis_clk[1]),
        .S(s_axi_bvalid_r_i_1_n_0));
  FDRE \prot_config_reg[2] 
       (.C(s_axis_aclk),
        .CE(prot_config0),
        .D(s_axi_wdata[15]),
        .Q(line_sync_gen_axis_clk),
        .R(s_axi_bvalid_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    \rd_addr[6]_i_1 
       (.I0(rd_req),
        .I1(reset_released),
        .I2(wr_req),
        .I3(s_axi_arvalid),
        .O(rd_req0));
  FDRE \rd_addr_reg[2] 
       (.C(s_axis_aclk),
        .CE(rd_req0),
        .D(s_axi_araddr[2]),
        .Q(sel0[0]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \rd_addr_reg[3] 
       (.C(s_axis_aclk),
        .CE(rd_req0),
        .D(s_axi_araddr[3]),
        .Q(sel0[1]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \rd_addr_reg[4] 
       (.C(s_axis_aclk),
        .CE(rd_req0),
        .D(s_axi_araddr[4]),
        .Q(sel0[2]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \rd_addr_reg[5] 
       (.C(s_axis_aclk),
        .CE(rd_req0),
        .D(s_axi_araddr[5]),
        .Q(sel0[3]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \rd_addr_reg[6] 
       (.C(s_axis_aclk),
        .CE(rd_req0),
        .D(s_axi_araddr[6]),
        .Q(sel0[4]),
        .R(s_axi_bvalid_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0020FF20FF20FF20)) 
    rd_req_i_1
       (.I0(s_axi_arvalid),
        .I1(wr_req),
        .I2(reset_released),
        .I3(rd_req),
        .I4(s_axi_rvalid),
        .I5(s_axi_rready),
        .O(rd_req_i_1_n_0));
  FDRE rd_req_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(rd_req_i_1_n_0),
        .Q(rd_req),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE reset_released_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_aresetn),
        .Q(reset_released),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_axi_arready_INST_0
       (.I0(wr_req),
        .I1(reset_released),
        .I2(rd_req),
        .O(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_awready_INST_0
       (.I0(wr_req),
        .I1(reset_released),
        .I2(s_axi_arvalid),
        .I3(rd_req),
        .O(s_axi_awready));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_bvalid_r_i_1
       (.I0(s_axis_aresetn),
        .O(s_axi_bvalid_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h40EA)) 
    s_axi_bvalid_r_i_2
       (.I0(s_axi_bvalid),
        .I1(s_axi_wvalid),
        .I2(wr_req),
        .I3(s_axi_bready),
        .O(s_axi_bvalid_r_i_2_n_0));
  FDRE s_axi_bvalid_r_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_r_i_2_n_0),
        .Q(s_axi_bvalid),
        .R(s_axi_bvalid_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata_r[0]_i_2 
       (.I0(p_2_in[0]),
        .I1(gie),
        .I2(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I3(active_lanes_axis_clk[0]),
        .I4(\s_axi_rdata_r[15]_i_3_n_0 ),
        .I5(\core_config_reg_n_0_[0] ),
        .O(\s_axi_rdata_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \s_axi_rdata_r[0]_i_3 
       (.I0(sts_new__0),
        .I1(gsp_fill_status_axis_clk[0]),
        .I2(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I3(gsp_fifo_data_axis_clk[0]),
        .I4(\s_axi_rdata_r[15]_i_3_n_0 ),
        .I5(ier[0]),
        .O(\s_axi_rdata_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[10]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[10]),
        .O(s_axi_rdata_r[10]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[11]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[11]),
        .O(s_axi_rdata_r[11]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[12]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[12]),
        .O(s_axi_rdata_r[12]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[13]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[13]),
        .O(s_axi_rdata_r[13]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[14]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[14]),
        .O(s_axi_rdata_r[14]));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \s_axi_rdata_r[15]_i_1 
       (.I0(gsp_fifo_data_axis_clk[15]),
        .I1(\s_axi_rdata_r[15]_i_2_n_0 ),
        .I2(line_sync_gen_axis_clk),
        .I3(\s_axi_rdata_r[15]_i_3_n_0 ),
        .I4(\s_axi_rdata_r[15]_i_4_n_0 ),
        .O(s_axi_rdata_r[15]));
  LUT3 #(
    .INIT(8'hFE)) 
    \s_axi_rdata_r[15]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[4]),
        .O(\s_axi_rdata_r[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hBFFFFFBA)) 
    \s_axi_rdata_r[15]_i_3 
       (.I0(sel0[0]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[4]),
        .O(\s_axi_rdata_r[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hFFEBFFFC)) 
    \s_axi_rdata_r[15]_i_4 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .O(\s_axi_rdata_r[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[16]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[16]),
        .O(s_axi_rdata_r[16]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[17]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[17]),
        .O(s_axi_rdata_r[17]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[18]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[18]),
        .O(s_axi_rdata_r[18]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[19]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[19]),
        .O(s_axi_rdata_r[19]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \s_axi_rdata_r[1]_i_2 
       (.I0(p_2_in[1]),
        .I1(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I2(active_lanes_axis_clk[1]),
        .I3(\s_axi_rdata_r[15]_i_3_n_0 ),
        .I4(soft_rst),
        .O(\s_axi_rdata_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_r[1]_i_3 
       (.I0(\s_axi_rdata_r[1]_i_4_n_0 ),
        .I1(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I2(gsp_fifo_data_axis_clk[1]),
        .I3(\s_axi_rdata_r[15]_i_3_n_0 ),
        .I4(ier[1]),
        .O(\s_axi_rdata_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0666)) 
    \s_axi_rdata_r[1]_i_4 
       (.I0(gsp_fill_status_axis_clk[1]),
        .I1(gsp_fill_status_axis_clk[0]),
        .I2(gsp_fifo_full_axis_clk),
        .I3(\core_config_reg_n_0_[0] ),
        .O(\s_axi_rdata_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[20]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[20]),
        .O(s_axi_rdata_r[20]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[21]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[21]),
        .O(s_axi_rdata_r[21]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[22]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[22]),
        .O(s_axi_rdata_r[22]));
  LUT2 #(
    .INIT(4'h7)) 
    \s_axi_rdata_r[23]_i_1 
       (.I0(s_axis_aresetn),
        .I1(rd_req),
        .O(\s_axi_rdata_r[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s_axi_rdata_r[23]_i_2 
       (.I0(s_axi_rvalid),
        .O(\s_axi_rdata_r[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[23]_i_3 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[23]),
        .O(s_axi_rdata_r[23]));
  LUT5 #(
    .INIT(32'h88880300)) 
    \s_axi_rdata_r[2]_i_2 
       (.I0(p_2_in[2]),
        .I1(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I2(csi2_tx_rdy_axis_clk_c1),
        .I3(dphy_init_done_snsr_clk),
        .I4(\s_axi_rdata_r[15]_i_3_n_0 ),
        .O(\s_axi_rdata_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_r[2]_i_3 
       (.I0(\s_axi_rdata_r[2]_i_5_n_0 ),
        .I1(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I2(gsp_fifo_data_axis_clk[2]),
        .I3(\s_axi_rdata_r[15]_i_3_n_0 ),
        .I4(ier[2]),
        .O(\s_axi_rdata_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \s_axi_rdata_r[2]_i_4 
       (.I0(\core_config_reg_n_0_[0] ),
        .I1(master_resetn),
        .I2(core_init_in_prgrs_r),
        .O(csi2_tx_rdy_axis_clk_c1));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h00565656)) 
    \s_axi_rdata_r[2]_i_5 
       (.I0(gsp_fill_status_axis_clk[2]),
        .I1(gsp_fill_status_axis_clk[1]),
        .I2(gsp_fill_status_axis_clk[0]),
        .I3(gsp_fifo_full_axis_clk),
        .I4(\core_config_reg_n_0_[0] ),
        .O(\s_axi_rdata_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \s_axi_rdata_r[3]_i_1 
       (.I0(\s_axi_rdata_r[3]_i_2_n_0 ),
        .I1(\s_axi_rdata_r[15]_i_2_n_0 ),
        .I2(p_2_in[3]),
        .I3(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I4(ulps_entry_axis_clk),
        .I5(\s_axi_rdata_r[15]_i_3_n_0 ),
        .O(s_axi_rdata_r[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_r[3]_i_2 
       (.I0(\s_axi_rdata_r[3]_i_4_n_0 ),
        .I1(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I2(gsp_fifo_data_axis_clk[3]),
        .I3(\s_axi_rdata_r[15]_i_3_n_0 ),
        .I4(ier[3]),
        .O(\s_axi_rdata_r[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA0F4)) 
    \s_axi_rdata_r[3]_i_3 
       (.I0(unsup_rsvd_err_axis_clk),
        .I1(ulps_exited_axis_clk),
        .I2(isr_i[3]),
        .I3(soft_rst),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'h0000555655565556)) 
    \s_axi_rdata_r[3]_i_4 
       (.I0(gsp_fill_status_axis_clk[3]),
        .I1(gsp_fill_status_axis_clk[0]),
        .I2(gsp_fill_status_axis_clk[1]),
        .I3(gsp_fill_status_axis_clk[2]),
        .I4(gsp_fifo_full_axis_clk),
        .I5(\core_config_reg_n_0_[0] ),
        .O(\s_axi_rdata_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB88BBB8BB8888)) 
    \s_axi_rdata_r[4]_i_1 
       (.I0(\s_axi_rdata_r[4]_i_2_n_0 ),
        .I1(\s_axi_rdata_r[15]_i_2_n_0 ),
        .I2(p_2_in[4]),
        .I3(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I4(\s_axi_rdata_r[15]_i_3_n_0 ),
        .I5(clk_mode_axis_clk),
        .O(s_axi_rdata_r[4]));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \s_axi_rdata_r[4]_i_2 
       (.I0(sts_new__0),
        .I1(\s_axi_rdata_r[4]_i_4_n_0 ),
        .I2(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I3(gsp_fifo_data_axis_clk[4]),
        .I4(\s_axi_rdata_r[15]_i_3_n_0 ),
        .I5(ier[4]),
        .O(\s_axi_rdata_r[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hAA00FF40)) 
    \s_axi_rdata_r[4]_i_3 
       (.I0(unsup_rsvd_err_axis_clk),
        .I1(\core_config_reg_n_0_[0] ),
        .I2(gsp_fifo_full_axis_clk),
        .I3(isr_i[4]),
        .I4(soft_rst),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \s_axi_rdata_r[4]_i_4 
       (.I0(gsp_fill_status_axis_clk[3]),
        .I1(gsp_fill_status_axis_clk[0]),
        .I2(gsp_fill_status_axis_clk[1]),
        .I3(gsp_fill_status_axis_clk[2]),
        .I4(gsp_fill_status_axis_clk[4]),
        .O(\s_axi_rdata_r[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \s_axi_rdata_r[5]_i_1 
       (.I0(\s_axi_rdata_r[5]_i_2_n_0 ),
        .I1(\s_axi_rdata_r[15]_i_2_n_0 ),
        .I2(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I3(p_2_in[5]),
        .I4(\s_axi_rdata_r[15]_i_3_n_0 ),
        .O(s_axi_rdata_r[5]));
  LUT6 #(
    .INIT(64'h0F001F1F0F001010)) 
    \s_axi_rdata_r[5]_i_2 
       (.I0(\s_axi_rdata_r[5]_i_4_n_0 ),
        .I1(sts_new__0),
        .I2(\s_axi_rdata_r[15]_i_4_n_0 ),
        .I3(gsp_fifo_data_axis_clk[5]),
        .I4(\s_axi_rdata_r[15]_i_3_n_0 ),
        .I5(ier[5]),
        .O(\s_axi_rdata_r[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA00FF40)) 
    \s_axi_rdata_r[5]_i_3 
       (.I0(unsup_rsvd_err_axis_clk),
        .I1(active_lanes_axis_clk[1]),
        .I2(active_lanes_axis_clk[0]),
        .I3(isr_i[5]),
        .I4(soft_rst),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \s_axi_rdata_r[5]_i_4 
       (.I0(gsp_fill_status_axis_clk[4]),
        .I1(gsp_fill_status_axis_clk[2]),
        .I2(gsp_fill_status_axis_clk[1]),
        .I3(gsp_fill_status_axis_clk[0]),
        .I4(gsp_fill_status_axis_clk[3]),
        .I5(gsp_fill_status_axis_clk[5]),
        .O(\s_axi_rdata_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[6]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[6]),
        .O(s_axi_rdata_r[6]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[7]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[7]),
        .O(s_axi_rdata_r[7]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[8]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[8]),
        .O(s_axi_rdata_r[8]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \s_axi_rdata_r[9]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(gsp_fifo_data_axis_clk[9]),
        .O(s_axi_rdata_r[9]));
  FDRE \s_axi_rdata_r_reg[0] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[0]),
        .Q(\^s_axi_rdata [0]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  MUXF7 \s_axi_rdata_r_reg[0]_i_1 
       (.I0(\s_axi_rdata_r[0]_i_2_n_0 ),
        .I1(\s_axi_rdata_r[0]_i_3_n_0 ),
        .O(s_axi_rdata_r[0]),
        .S(\s_axi_rdata_r[15]_i_2_n_0 ));
  FDRE \s_axi_rdata_r_reg[10] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[10]),
        .Q(\^s_axi_rdata [10]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[11] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[11]),
        .Q(\^s_axi_rdata [11]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[12] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[12]),
        .Q(\^s_axi_rdata [12]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[13] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[13]),
        .Q(\^s_axi_rdata [13]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[14] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[14]),
        .Q(\^s_axi_rdata [14]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[15] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[15]),
        .Q(\^s_axi_rdata [15]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[16] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[16]),
        .Q(\^s_axi_rdata [16]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[17] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[17]),
        .Q(\^s_axi_rdata [17]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[18] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[18]),
        .Q(\^s_axi_rdata [18]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[19] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[19]),
        .Q(\^s_axi_rdata [19]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[1] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[1]),
        .Q(\^s_axi_rdata [1]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  MUXF7 \s_axi_rdata_r_reg[1]_i_1 
       (.I0(\s_axi_rdata_r[1]_i_2_n_0 ),
        .I1(\s_axi_rdata_r[1]_i_3_n_0 ),
        .O(s_axi_rdata_r[1]),
        .S(\s_axi_rdata_r[15]_i_2_n_0 ));
  FDRE \s_axi_rdata_r_reg[20] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[20]),
        .Q(\^s_axi_rdata [20]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[21] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[21]),
        .Q(\^s_axi_rdata [21]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[22] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[22]),
        .Q(\^s_axi_rdata [22]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[23] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[23]),
        .Q(\^s_axi_rdata [23]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[2] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[2]),
        .Q(\^s_axi_rdata [2]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  MUXF7 \s_axi_rdata_r_reg[2]_i_1 
       (.I0(\s_axi_rdata_r[2]_i_2_n_0 ),
        .I1(\s_axi_rdata_r[2]_i_3_n_0 ),
        .O(s_axi_rdata_r[2]),
        .S(\s_axi_rdata_r[15]_i_2_n_0 ));
  FDRE \s_axi_rdata_r_reg[3] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[3]),
        .Q(\^s_axi_rdata [3]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[4] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[4]),
        .Q(\^s_axi_rdata [4]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[5] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[5]),
        .Q(\^s_axi_rdata [5]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[6] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[6]),
        .Q(\^s_axi_rdata [6]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[7] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[7]),
        .Q(\^s_axi_rdata [7]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[8] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[8]),
        .Q(\^s_axi_rdata [8]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  FDRE \s_axi_rdata_r_reg[9] 
       (.C(s_axis_aclk),
        .CE(\s_axi_rdata_r[23]_i_2_n_0 ),
        .D(s_axi_rdata_r[9]),
        .Q(\^s_axi_rdata [9]),
        .R(\s_axi_rdata_r[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A00)) 
    s_axi_rvalid_r_i_1
       (.I0(s_axis_aresetn),
        .I1(s_axi_rvalid),
        .I2(s_axi_rready),
        .I3(rd_req),
        .O(s_axi_rvalid_r_i_1_n_0));
  FDRE s_axi_rvalid_r_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_r_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_wready_INST_0
       (.I0(wr_req),
        .I1(s_axi_bvalid),
        .O(s_axi_wready));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \wr_addr[2]_i_1 
       (.I0(s_axi_awvalid),
        .I1(wr_req),
        .I2(reset_released),
        .I3(s_axi_arvalid),
        .I4(rd_req),
        .I5(s_axi_awaddr[2]),
        .O(\wr_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \wr_addr[3]_i_1 
       (.I0(s_axi_awvalid),
        .I1(wr_req),
        .I2(reset_released),
        .I3(s_axi_arvalid),
        .I4(rd_req),
        .I5(s_axi_awaddr[3]),
        .O(\wr_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \wr_addr[4]_i_1 
       (.I0(s_axi_awvalid),
        .I1(wr_req),
        .I2(reset_released),
        .I3(s_axi_arvalid),
        .I4(rd_req),
        .I5(s_axi_awaddr[4]),
        .O(\wr_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \wr_addr[5]_i_1 
       (.I0(s_axi_awvalid),
        .I1(wr_req),
        .I2(reset_released),
        .I3(s_axi_arvalid),
        .I4(rd_req),
        .I5(s_axi_awaddr[5]),
        .O(\wr_addr[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \wr_addr[6]_i_1 
       (.I0(wr_req013_out),
        .I1(s_axi_bvalid),
        .I2(s_axi_bready),
        .O(\wr_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \wr_addr[6]_i_2 
       (.I0(s_axi_awvalid),
        .I1(wr_req),
        .I2(reset_released),
        .I3(s_axi_arvalid),
        .I4(rd_req),
        .I5(s_axi_awaddr[6]),
        .O(\wr_addr[6]_i_2_n_0 ));
  FDRE \wr_addr_reg[2] 
       (.C(s_axis_aclk),
        .CE(\wr_addr[6]_i_1_n_0 ),
        .D(\wr_addr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \wr_addr_reg[3] 
       (.C(s_axis_aclk),
        .CE(\wr_addr[6]_i_1_n_0 ),
        .D(\wr_addr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \wr_addr_reg[4] 
       (.C(s_axis_aclk),
        .CE(\wr_addr[6]_i_1_n_0 ),
        .D(\wr_addr[4]_i_1_n_0 ),
        .Q(p_0_in[2]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \wr_addr_reg[5] 
       (.C(s_axis_aclk),
        .CE(\wr_addr[6]_i_1_n_0 ),
        .D(\wr_addr[5]_i_1_n_0 ),
        .Q(p_0_in[3]),
        .R(s_axi_bvalid_r_i_1_n_0));
  FDRE \wr_addr_reg[6] 
       (.C(s_axis_aclk),
        .CE(\wr_addr[6]_i_1_n_0 ),
        .D(\wr_addr[6]_i_2_n_0 ),
        .Q(p_0_in[4]),
        .R(s_axi_bvalid_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    wr_req_i_1
       (.I0(rd_req),
        .I1(s_axi_arvalid),
        .I2(reset_released),
        .I3(wr_req),
        .I4(s_axi_awvalid),
        .O(wr_req013_out));
  FDRE wr_req_reg
       (.C(s_axis_aclk),
        .CE(\wr_addr[6]_i_1_n_0 ),
        .D(wr_req013_out),
        .Q(wr_req),
        .R(s_axi_bvalid_r_i_1_n_0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) 
module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reset_sync_blk
   (ppi_clk,
    s_axis_aclk,
    core_clk_in,
    txclkesc,
    master_resetn,
    rst_4_ic_pc_ac_seq_in,
    sensr_rst_n,
    txesc_clk_rst_n,
    ppi_clk_rst_n,
    rst_4_ic_pc_ac_seq_out,
    core_clk_rst_n);
  input ppi_clk;
  input s_axis_aclk;
  input core_clk_in;
  input txclkesc;
  input master_resetn;
  input rst_4_ic_pc_ac_seq_in;
  output sensr_rst_n;
  output txesc_clk_rst_n;
  output ppi_clk_rst_n;
  output rst_4_ic_pc_ac_seq_out;
  output core_clk_rst_n;

  wire \<const0> ;
  wire core_clk_in;
  wire master_resetn;
  wire ppi_clk;
  wire ppi_clk_rst_n;
  wire rst_4_ic_pc_ac_seq_in;
  wire s_axis_aclk;
  wire sensr_rst_n;
  wire txclkesc;
  wire txesc_clk_rst_n;
  wire u_reset_sych_core_clk_n_0;
  wire u_reset_sych_ic_pc_ac_n_0;

  assign core_clk_rst_n = \<const0> ;
  assign rst_4_ic_pc_ac_seq_out = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b0" *) 
  (* RST_ACTIVE_HIGH = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2 u_reset_sych_axis
       (.dest_arst(sensr_rst_n),
        .dest_clk(s_axis_aclk),
        .src_arst(master_resetn));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b0" *) 
  (* RST_ACTIVE_HIGH = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst u_reset_sych_core_clk
       (.dest_arst(u_reset_sych_core_clk_n_0),
        .dest_clk(core_clk_in),
        .src_arst(master_resetn));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b0" *) 
  (* RST_ACTIVE_HIGH = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4 u_reset_sych_esc_clk
       (.dest_arst(txesc_clk_rst_n),
        .dest_clk(txclkesc),
        .src_arst(master_resetn));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b0" *) 
  (* RST_ACTIVE_HIGH = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1 u_reset_sych_ic_pc_ac
       (.dest_arst(u_reset_sych_ic_pc_ac_n_0),
        .dest_clk(ppi_clk),
        .src_arst(rst_4_ic_pc_ac_seq_in));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b0" *) 
  (* RST_ACTIVE_HIGH = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3 u_reset_sych_ppi_clk
       (.dest_arst(ppi_clk_rst_n),
        .dest_clk(ppi_clk),
        .src_arst(master_resetn));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf
   (\arststages_ff_reg[1] ,
    ldf_rd_en_three_lanes_w,
    dl0_txrequesths_three_lanes_w,
    dl0_txdatahs,
    dl0_txrequesths,
    ldf_rd_en,
    dl1_txrequesths,
    last_transfr_en_r_reg_0,
    dl2_txrequesths,
    \load_data_2_reg[0]_0 ,
    \load_data_2_reg[1]_0 ,
    \load_data_2_reg[2]_0 ,
    \load_data_2_reg[3]_0 ,
    \load_data_2_reg[4]_0 ,
    \load_data_2_reg[5]_0 ,
    \load_data_2_reg[6]_0 ,
    \load_data_2_reg[7]_0 ,
    \load_data_1_reg[25]_0 ,
    \load_data_1_reg[26]_0 ,
    \load_data_1_reg[29]_0 ,
    \load_data_1_reg[30]_0 ,
    \load_data_1_reg[31]_0 ,
    dl2_txdatahs,
    ppi_clk,
    dl0_txreadyhs,
    cl_txclkactive_r1,
    cl_txclkactive_r,
    \dl0_txdatahs[4] ,
    active_lanes,
    \dl0_txdatahs[4]_0 ,
    \dl0_txdatahs[3] ,
    \dl0_txdatahs[3]_0 ,
    dl0_txdatahs_0_sp_1,
    \dl0_txdatahs[0]_0 ,
    last_transfr_en_r_reg_1,
    SR,
    dl0_txrequesths_one_lane_w,
    dl0_txrequesths_two_lanes_w,
    ldf_rd_en_two_lanes_w,
    ldf_rd_en_one_lane_w,
    ldf_rd_en_r0_reg_0,
    dl1_txrequesths_two_lanes_w,
    strm_fifo_under_run_r_reg,
    tx_readyhs_r,
    ldf_rd_data,
    ppi_clk_rst_n);
  output \arststages_ff_reg[1] ;
  output ldf_rd_en_three_lanes_w;
  output dl0_txrequesths_three_lanes_w;
  output [2:0]dl0_txdatahs;
  output dl0_txrequesths;
  output ldf_rd_en;
  output dl1_txrequesths;
  output last_transfr_en_r_reg_0;
  output dl2_txrequesths;
  output \load_data_2_reg[0]_0 ;
  output \load_data_2_reg[1]_0 ;
  output \load_data_2_reg[2]_0 ;
  output \load_data_2_reg[3]_0 ;
  output \load_data_2_reg[4]_0 ;
  output \load_data_2_reg[5]_0 ;
  output \load_data_2_reg[6]_0 ;
  output \load_data_2_reg[7]_0 ;
  output \load_data_1_reg[25]_0 ;
  output \load_data_1_reg[26]_0 ;
  output \load_data_1_reg[29]_0 ;
  output \load_data_1_reg[30]_0 ;
  output \load_data_1_reg[31]_0 ;
  output [7:0]dl2_txdatahs;
  input ppi_clk;
  input dl0_txreadyhs;
  input cl_txclkactive_r1;
  input cl_txclkactive_r;
  input \dl0_txdatahs[4] ;
  input [1:0]active_lanes;
  input \dl0_txdatahs[4]_0 ;
  input \dl0_txdatahs[3] ;
  input \dl0_txdatahs[3]_0 ;
  input dl0_txdatahs_0_sp_1;
  input \dl0_txdatahs[0]_0 ;
  input last_transfr_en_r_reg_1;
  input [0:0]SR;
  input dl0_txrequesths_one_lane_w;
  input dl0_txrequesths_two_lanes_w;
  input ldf_rd_en_two_lanes_w;
  input ldf_rd_en_one_lane_w;
  input ldf_rd_en_r0_reg_0;
  input dl1_txrequesths_two_lanes_w;
  input strm_fifo_under_run_r_reg;
  input tx_readyhs_r;
  input [35:0]ldf_rd_data;
  input ppi_clk_rst_n;

  wire [0:0]SR;
  wire [1:0]active_lanes;
  wire \arststages_ff_reg[1] ;
  wire [3:3]byte_en_ld_1;
  wire \byte_en_ld_2[0]_i_1_n_0 ;
  wire \byte_en_ld_2[2]_i_1_n_0 ;
  wire \byte_en_ld_2[3]_i_2_n_0 ;
  wire \byte_en_ld_2_reg_n_0_[0] ;
  wire cl_txclkactive_r;
  wire cl_txclkactive_r1;
  wire [4:0]comb_mux_selx_s;
  wire comb_requesths_c;
  wire comb_requesths_r;
  wire [1:0]data2;
  wire disable_rd_last_c;
  wire [2:0]dl0_txdatahs;
  wire \dl0_txdatahs[0]_0 ;
  wire \dl0_txdatahs[0]_INST_0_i_1_n_0 ;
  wire \dl0_txdatahs[3] ;
  wire \dl0_txdatahs[3]_0 ;
  wire \dl0_txdatahs[3]_INST_0_i_1_n_0 ;
  wire \dl0_txdatahs[4] ;
  wire \dl0_txdatahs[4]_0 ;
  wire \dl0_txdatahs[4]_INST_0_i_1_n_0 ;
  wire dl0_txdatahs_0_sn_1;
  wire dl0_txreadyhs;
  wire dl0_txrequesths;
  wire dl0_txrequesths_one_lane_w;
  wire dl0_txrequesths_r_i_1__0_n_0;
  wire dl0_txrequesths_r_i_2_n_0;
  wire dl0_txrequesths_r_i_3_n_0;
  wire dl0_txrequesths_r_i_4_n_0;
  wire dl0_txrequesths_three_lanes_w;
  wire dl0_txrequesths_two_lanes_w;
  wire dl1_txrequesths;
  wire dl1_txrequesths_r_i_10_n_0;
  wire dl1_txrequesths_r_i_11_n_0;
  wire dl1_txrequesths_r_i_12_n_0;
  wire dl1_txrequesths_r_i_13_n_0;
  wire dl1_txrequesths_r_i_14_n_0;
  wire dl1_txrequesths_r_i_15_n_0;
  wire dl1_txrequesths_r_i_1__0_n_0;
  wire dl1_txrequesths_r_i_3_n_0;
  wire dl1_txrequesths_r_i_4_n_0;
  wire dl1_txrequesths_r_i_5_n_0;
  wire dl1_txrequesths_r_i_6_n_0;
  wire dl1_txrequesths_r_i_7_n_0;
  wire dl1_txrequesths_r_i_8_n_0;
  wire dl1_txrequesths_three_lanes_w;
  wire dl1_txrequesths_two_lanes_w;
  wire [7:0]dl2_txdatahs;
  wire \dl2_txdatahs[0]_INST_0_i_1_n_0 ;
  wire \dl2_txdatahs[1]_INST_0_i_1_n_0 ;
  wire \dl2_txdatahs[2]_INST_0_i_1_n_0 ;
  wire \dl2_txdatahs[3]_INST_0_i_1_n_0 ;
  wire \dl2_txdatahs[4]_INST_0_i_1_n_0 ;
  wire \dl2_txdatahs[5]_INST_0_i_1_n_0 ;
  wire \dl2_txdatahs[6]_INST_0_i_1_n_0 ;
  wire \dl2_txdatahs[7]_INST_0_i_1_n_0 ;
  wire dl2_txrequesths;
  wire dl2_txrequesths_r;
  wire dl2_txrequesths_r_i_1_n_0;
  wire dl2_txrequesths_r_i_2_n_0;
  wire dl2_txrequesths_r_i_3_n_0;
  wire dl2_txrequesths_r_i_4_n_0;
  wire dl2_txrequesths_r_i_5_n_0;
  wire dl2_txrequesths_three_lanes_w;
  wire first_transfr_r0;
  wire first_transfr_r0_i_1_n_0;
  wire first_transfr_r0_i_2_n_0;
  wire first_transfr_r1;
  wire last_transfr_en_r;
  wire last_transfr_en_r1;
  wire last_transfr_en_r_i_1__0_n_0;
  wire last_transfr_en_r_reg_0;
  wire last_transfr_en_r_reg_1;
  wire [35:0]ldf_rd_data;
  wire ldf_rd_en;
  wire ldf_rd_en_INST_0_i_4_n_0;
  wire ldf_rd_en_INST_0_i_5_n_0;
  wire ldf_rd_en_INST_0_i_8_n_0;
  wire ldf_rd_en_one_lane_w;
  wire ldf_rd_en_r0;
  wire ldf_rd_en_r0_reg_0;
  wire ldf_rd_en_three_lanes_w;
  wire ldf_rd_en_two_lanes_w;
  wire [1:0]load_cntr_r;
  wire \load_cntr_r[0]_i_1_n_0 ;
  wire \load_cntr_r[1]_i_1_n_0 ;
  wire \load_cntr_r[1]_i_2_n_0 ;
  wire \load_cntr_r[1]_i_3_n_0 ;
  wire load_data_10;
  wire \load_data_1_reg[25]_0 ;
  wire \load_data_1_reg[26]_0 ;
  wire \load_data_1_reg[29]_0 ;
  wire \load_data_1_reg[30]_0 ;
  wire \load_data_1_reg[31]_0 ;
  wire \load_data_1_reg_n_0_[0] ;
  wire \load_data_1_reg_n_0_[1] ;
  wire \load_data_1_reg_n_0_[2] ;
  wire \load_data_1_reg_n_0_[3] ;
  wire \load_data_1_reg_n_0_[4] ;
  wire \load_data_1_reg_n_0_[5] ;
  wire \load_data_1_reg_n_0_[6] ;
  wire \load_data_1_reg_n_0_[7] ;
  wire [31:0]load_data_2;
  wire load_data_20;
  wire \load_data_2_reg[0]_0 ;
  wire \load_data_2_reg[1]_0 ;
  wire \load_data_2_reg[2]_0 ;
  wire \load_data_2_reg[3]_0 ;
  wire \load_data_2_reg[4]_0 ;
  wire \load_data_2_reg[5]_0 ;
  wire \load_data_2_reg[6]_0 ;
  wire \load_data_2_reg[7]_0 ;
  wire load_indi_r;
  wire load_indi_r_i_1_n_0;
  wire nxt_req_s_i_6_n_0;
  wire nxt_req_s_n_0;
  wire [7:0]p_0_in__0;
  wire p_12_in;
  wire [7:0]p_2_in;
  wire p_2_in29_in;
  wire [7:0]p_3_in;
  wire p_4_in;
  wire p_6_in;
  wire p_7_in;
  wire ppi_clk;
  wire ppi_clk_rst_n;
  wire \ppi_cntr_r0[0]_i_1_n_0 ;
  wire \ppi_cntr_r0[1]_i_2_n_0 ;
  wire \ppi_cntr_r0_reg_n_0_[0] ;
  wire \ppi_cntr_r0_reg_n_0_[1] ;
  wire \ppi_cntr_r1_reg_n_0_[0] ;
  wire \ppi_cntr_r1_reg_n_0_[1] ;
  wire second_transfr_r0_i_1_n_0;
  wire second_transfr_r0_reg_n_0;
  wire strm_fifo_under_run_r_reg;
  wire [1:0]trigger_cntr_r;
  wire \trigger_cntr_r[0]_i_1_n_0 ;
  wire \trigger_cntr_r[1]_i_1_n_0 ;
  wire \trigger_cntr_r[1]_i_2_n_0 ;
  wire trigger_en_r;
  wire trigger_en_r_i_1__0_n_0;
  wire tx_readyhs_r;

  assign dl0_txdatahs_0_sn_1 = dl0_txdatahs_0_sp_1;
  LUT2 #(
    .INIT(4'h2)) 
    \byte_en_ld_1[3]_i_1 
       (.I0(ldf_rd_en_r0),
        .I1(load_indi_r),
        .O(load_data_10));
  FDRE \byte_en_ld_1_reg[1] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(p_2_in29_in),
        .Q(data2[0]),
        .R(\arststages_ff_reg[1] ));
  FDRE \byte_en_ld_1_reg[2] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(\byte_en_ld_2[2]_i_1_n_0 ),
        .Q(data2[1]),
        .R(\arststages_ff_reg[1] ));
  FDRE \byte_en_ld_1_reg[3] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(\byte_en_ld_2[3]_i_2_n_0 ),
        .Q(byte_en_ld_1),
        .R(\arststages_ff_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \byte_en_ld_2[0]_i_1 
       (.I0(ldf_rd_data[32]),
        .I1(ldf_rd_data[35]),
        .I2(ldf_rd_data[34]),
        .I3(ldf_rd_data[33]),
        .O(\byte_en_ld_2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \byte_en_ld_2[1]_i_1 
       (.I0(ldf_rd_data[33]),
        .I1(ldf_rd_data[32]),
        .I2(ldf_rd_data[35]),
        .I3(ldf_rd_data[34]),
        .O(p_2_in29_in));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \byte_en_ld_2[2]_i_1 
       (.I0(ldf_rd_data[34]),
        .I1(ldf_rd_data[32]),
        .I2(ldf_rd_data[35]),
        .I3(ldf_rd_data[33]),
        .O(\byte_en_ld_2[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \byte_en_ld_2[3]_i_1 
       (.I0(ldf_rd_en_r0),
        .I1(load_indi_r),
        .O(load_data_20));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \byte_en_ld_2[3]_i_2 
       (.I0(ldf_rd_data[35]),
        .I1(ldf_rd_data[32]),
        .I2(ldf_rd_data[34]),
        .I3(ldf_rd_data[33]),
        .O(\byte_en_ld_2[3]_i_2_n_0 ));
  FDRE \byte_en_ld_2_reg[0] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(\byte_en_ld_2[0]_i_1_n_0 ),
        .Q(\byte_en_ld_2_reg_n_0_[0] ),
        .R(\arststages_ff_reg[1] ));
  FDRE \byte_en_ld_2_reg[1] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(p_2_in29_in),
        .Q(p_4_in),
        .R(\arststages_ff_reg[1] ));
  FDRE \byte_en_ld_2_reg[2] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(\byte_en_ld_2[2]_i_1_n_0 ),
        .Q(p_6_in),
        .R(\arststages_ff_reg[1] ));
  FDRE \byte_en_ld_2_reg[3] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(\byte_en_ld_2[3]_i_2_n_0 ),
        .Q(p_7_in),
        .R(\arststages_ff_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    comb_requesths_r_i_1
       (.I0(dl2_txrequesths_three_lanes_w),
        .I1(dl1_txrequesths_three_lanes_w),
        .I2(dl0_txrequesths_three_lanes_w),
        .O(comb_requesths_c));
  FDRE comb_requesths_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(comb_requesths_c),
        .Q(comb_requesths_r),
        .R(\arststages_ff_reg[1] ));
  LUT5 #(
    .INIT(32'hCDCCCDCF)) 
    \dl0_txdatahs[0]_INST_0 
       (.I0(\dl0_txdatahs[0]_INST_0_i_1_n_0 ),
        .I1(dl0_txdatahs_0_sn_1),
        .I2(active_lanes[0]),
        .I3(active_lanes[1]),
        .I4(\dl0_txdatahs[0]_0 ),
        .O(dl0_txdatahs[0]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl0_txdatahs[0]_INST_0_i_1 
       (.I0(p_0_in__0[0]),
        .I1(\load_data_1_reg_n_0_[0] ),
        .I2(load_data_2[16]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_2_in[0]),
        .O(\dl0_txdatahs[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl0_txdatahs[1]_INST_0_i_3 
       (.I0(p_0_in__0[1]),
        .I1(\load_data_1_reg_n_0_[1] ),
        .I2(load_data_2[17]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_2_in[1]),
        .O(\load_data_1_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl0_txdatahs[2]_INST_0_i_3 
       (.I0(p_0_in__0[2]),
        .I1(\load_data_1_reg_n_0_[2] ),
        .I2(load_data_2[18]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_2_in[2]),
        .O(\load_data_1_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hCDCCCDCF)) 
    \dl0_txdatahs[3]_INST_0 
       (.I0(\dl0_txdatahs[3]_INST_0_i_1_n_0 ),
        .I1(\dl0_txdatahs[3] ),
        .I2(active_lanes[0]),
        .I3(active_lanes[1]),
        .I4(\dl0_txdatahs[3]_0 ),
        .O(dl0_txdatahs[1]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl0_txdatahs[3]_INST_0_i_1 
       (.I0(p_0_in__0[3]),
        .I1(\load_data_1_reg_n_0_[3] ),
        .I2(load_data_2[19]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_2_in[3]),
        .O(\dl0_txdatahs[3]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCDCCCDCF)) 
    \dl0_txdatahs[4]_INST_0 
       (.I0(\dl0_txdatahs[4]_INST_0_i_1_n_0 ),
        .I1(\dl0_txdatahs[4] ),
        .I2(active_lanes[0]),
        .I3(active_lanes[1]),
        .I4(\dl0_txdatahs[4]_0 ),
        .O(dl0_txdatahs[2]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl0_txdatahs[4]_INST_0_i_1 
       (.I0(p_0_in__0[4]),
        .I1(\load_data_1_reg_n_0_[4] ),
        .I2(load_data_2[20]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_2_in[4]),
        .O(\dl0_txdatahs[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl0_txdatahs[5]_INST_0_i_3 
       (.I0(p_0_in__0[5]),
        .I1(\load_data_1_reg_n_0_[5] ),
        .I2(load_data_2[21]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_2_in[5]),
        .O(\load_data_1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl0_txdatahs[6]_INST_0_i_3 
       (.I0(p_0_in__0[6]),
        .I1(\load_data_1_reg_n_0_[6] ),
        .I2(load_data_2[22]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_2_in[6]),
        .O(\load_data_1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl0_txdatahs[7]_INST_0_i_3 
       (.I0(p_0_in__0[7]),
        .I1(\load_data_1_reg_n_0_[7] ),
        .I2(load_data_2[23]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_2_in[7]),
        .O(\load_data_1_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    dl0_txrequesths_INST_0
       (.I0(dl0_txrequesths_three_lanes_w),
        .I1(dl0_txrequesths_one_lane_w),
        .I2(active_lanes[0]),
        .I3(active_lanes[1]),
        .I4(dl0_txrequesths_two_lanes_w),
        .O(dl0_txrequesths));
  LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
    dl0_txrequesths_r_i_1__0
       (.I0(\byte_en_ld_2[0]_i_1_n_0 ),
        .I1(dl1_txrequesths_r_i_4_n_0),
        .I2(nxt_req_s_n_0),
        .I3(dl0_txrequesths_r_i_2_n_0),
        .I4(dl0_txrequesths_r_i_3_n_0),
        .I5(dl0_txrequesths_r_i_4_n_0),
        .O(dl0_txrequesths_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAA8AAA)) 
    dl0_txrequesths_r_i_2
       (.I0(p_6_in),
        .I1(second_transfr_r0_reg_n_0),
        .I2(last_transfr_en_r),
        .I3(first_transfr_r0),
        .I4(ldf_rd_en_r0),
        .I5(dl1_txrequesths_r_i_11_n_0),
        .O(dl0_txrequesths_r_i_2_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    dl0_txrequesths_r_i_3
       (.I0(dl1_txrequesths_r_i_15_n_0),
        .I1(data2[0]),
        .I2(dl1_txrequesths_r_i_14_n_0),
        .I3(\byte_en_ld_2[0]_i_1_n_0 ),
        .O(dl0_txrequesths_r_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFF7FD)) 
    dl0_txrequesths_r_i_4
       (.I0(byte_en_ld_1),
        .I1(\ppi_cntr_r1_reg_n_0_[0] ),
        .I2(\ppi_cntr_r0_reg_n_0_[0] ),
        .I3(\ppi_cntr_r1_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[1] ),
        .I5(ldf_rd_en_r0),
        .O(dl0_txrequesths_r_i_4_n_0));
  FDRE dl0_txrequesths_r_reg
       (.C(ppi_clk),
        .CE(dl2_txrequesths_r),
        .D(dl0_txrequesths_r_i_1__0_n_0),
        .Q(dl0_txrequesths_three_lanes_w),
        .R(dl1_txrequesths_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \dl1_txdatahs[0]_INST_0_i_1 
       (.I0(load_data_2[0]),
        .I1(load_data_2[24]),
        .I2(p_2_in[0]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_3_in[0]),
        .O(\load_data_2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \dl1_txdatahs[1]_INST_0_i_1 
       (.I0(load_data_2[1]),
        .I1(load_data_2[25]),
        .I2(p_2_in[1]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_3_in[1]),
        .O(\load_data_2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \dl1_txdatahs[2]_INST_0_i_1 
       (.I0(load_data_2[2]),
        .I1(load_data_2[26]),
        .I2(p_2_in[2]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_3_in[2]),
        .O(\load_data_2_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \dl1_txdatahs[3]_INST_0_i_1 
       (.I0(load_data_2[3]),
        .I1(load_data_2[27]),
        .I2(p_2_in[3]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_3_in[3]),
        .O(\load_data_2_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \dl1_txdatahs[4]_INST_0_i_1 
       (.I0(load_data_2[4]),
        .I1(load_data_2[28]),
        .I2(p_2_in[4]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_3_in[4]),
        .O(\load_data_2_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \dl1_txdatahs[5]_INST_0_i_1 
       (.I0(load_data_2[5]),
        .I1(load_data_2[29]),
        .I2(p_2_in[5]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_3_in[5]),
        .O(\load_data_2_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \dl1_txdatahs[6]_INST_0_i_1 
       (.I0(load_data_2[6]),
        .I1(load_data_2[30]),
        .I2(p_2_in[6]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_3_in[6]),
        .O(\load_data_2_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \dl1_txdatahs[7]_INST_0_i_1 
       (.I0(load_data_2[7]),
        .I1(load_data_2[31]),
        .I2(p_2_in[7]),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_3_in[7]),
        .O(\load_data_2_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    dl1_txrequesths_INST_0
       (.I0(dl1_txrequesths_three_lanes_w),
        .I1(active_lanes[1]),
        .I2(active_lanes[0]),
        .I3(dl1_txrequesths_two_lanes_w),
        .O(dl1_txrequesths));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    dl1_txrequesths_r_i_10
       (.I0(dl0_txrequesths_three_lanes_w),
        .I1(ldf_rd_en_r0),
        .I2(cl_txclkactive_r),
        .I3(first_transfr_r1),
        .O(dl1_txrequesths_r_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    dl1_txrequesths_r_i_11
       (.I0(\ppi_cntr_r1_reg_n_0_[1] ),
        .I1(\ppi_cntr_r1_reg_n_0_[0] ),
        .I2(\ppi_cntr_r0_reg_n_0_[0] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .O(dl1_txrequesths_r_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    dl1_txrequesths_r_i_12
       (.I0(second_transfr_r0_reg_n_0),
        .I1(last_transfr_en_r),
        .I2(first_transfr_r0),
        .I3(ldf_rd_en_r0),
        .O(dl1_txrequesths_r_i_12_n_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFFFFFBFF)) 
    dl1_txrequesths_r_i_13
       (.I0(\ppi_cntr_r0_reg_n_0_[1] ),
        .I1(\ppi_cntr_r1_reg_n_0_[1] ),
        .I2(\ppi_cntr_r0_reg_n_0_[0] ),
        .I3(\ppi_cntr_r1_reg_n_0_[0] ),
        .I4(last_transfr_en_r),
        .I5(ldf_rd_en_r0),
        .O(dl1_txrequesths_r_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    dl1_txrequesths_r_i_14
       (.I0(\ppi_cntr_r0_reg_n_0_[1] ),
        .I1(\ppi_cntr_r0_reg_n_0_[0] ),
        .I2(ldf_rd_en_r0),
        .I3(\ppi_cntr_r1_reg_n_0_[0] ),
        .I4(\ppi_cntr_r1_reg_n_0_[1] ),
        .O(dl1_txrequesths_r_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    dl1_txrequesths_r_i_15
       (.I0(\ppi_cntr_r1_reg_n_0_[0] ),
        .I1(\ppi_cntr_r0_reg_n_0_[0] ),
        .I2(\ppi_cntr_r1_reg_n_0_[1] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(ldf_rd_en_r0),
        .O(dl1_txrequesths_r_i_15_n_0));
  LUT4 #(
    .INIT(16'h08FF)) 
    dl1_txrequesths_r_i_1__0
       (.I0(dl0_txreadyhs),
        .I1(last_transfr_en_r1),
        .I2(first_transfr_r0),
        .I3(ppi_clk_rst_n),
        .O(dl1_txrequesths_r_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    dl1_txrequesths_r_i_2
       (.I0(dl0_txreadyhs),
        .I1(dl1_txrequesths_r_i_4_n_0),
        .O(dl2_txrequesths_r));
  LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
    dl1_txrequesths_r_i_3
       (.I0(p_2_in29_in),
        .I1(dl1_txrequesths_r_i_4_n_0),
        .I2(nxt_req_s_n_0),
        .I3(dl1_txrequesths_r_i_5_n_0),
        .I4(dl1_txrequesths_r_i_6_n_0),
        .I5(dl1_txrequesths_r_i_7_n_0),
        .O(dl1_txrequesths_r_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    dl1_txrequesths_r_i_4
       (.I0(dl1_txrequesths_r_i_8_n_0),
        .I1(ldf_rd_en_INST_0_i_8_n_0),
        .I2(disable_rd_last_c),
        .I3(ldf_rd_en_INST_0_i_5_n_0),
        .I4(ldf_rd_en_INST_0_i_4_n_0),
        .I5(dl1_txrequesths_r_i_10_n_0),
        .O(dl1_txrequesths_r_i_4_n_0));
  LUT4 #(
    .INIT(16'h8808)) 
    dl1_txrequesths_r_i_5
       (.I0(comb_mux_selx_s[0]),
        .I1(\byte_en_ld_2_reg_n_0_[0] ),
        .I2(last_transfr_en_r),
        .I3(second_transfr_r0_reg_n_0),
        .O(dl1_txrequesths_r_i_5_n_0));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    dl1_txrequesths_r_i_6
       (.I0(dl1_txrequesths_r_i_11_n_0),
        .I1(dl1_txrequesths_r_i_12_n_0),
        .I2(p_7_in),
        .I3(dl1_txrequesths_r_i_13_n_0),
        .I4(\byte_en_ld_2[0]_i_1_n_0 ),
        .O(dl1_txrequesths_r_i_6_n_0));
  LUT4 #(
    .INIT(16'hD0DD)) 
    dl1_txrequesths_r_i_7
       (.I0(p_2_in29_in),
        .I1(dl1_txrequesths_r_i_14_n_0),
        .I2(dl1_txrequesths_r_i_15_n_0),
        .I3(data2[1]),
        .O(dl1_txrequesths_r_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hB)) 
    dl1_txrequesths_r_i_8
       (.I0(cl_txclkactive_r1),
        .I1(cl_txclkactive_r),
        .O(dl1_txrequesths_r_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    dl1_txrequesths_r_i_9
       (.I0(ldf_rd_en_r0),
        .I1(ldf_rd_data[34]),
        .I2(ldf_rd_data[33]),
        .I3(ldf_rd_data[32]),
        .I4(ldf_rd_data[35]),
        .O(disable_rd_last_c));
  FDRE dl1_txrequesths_r_reg
       (.C(ppi_clk),
        .CE(dl2_txrequesths_r),
        .D(dl1_txrequesths_r_i_3_n_0),
        .Q(dl1_txrequesths_three_lanes_w),
        .R(dl1_txrequesths_r_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dl2_txdatahs[0]_INST_0 
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .I2(\dl2_txdatahs[0]_INST_0_i_1_n_0 ),
        .O(dl2_txdatahs[0]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl2_txdatahs[0]_INST_0_i_1 
       (.I0(load_data_2[8]),
        .I1(p_3_in[0]),
        .I2(\load_data_1_reg_n_0_[0] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_0_in__0[0]),
        .O(\dl2_txdatahs[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dl2_txdatahs[1]_INST_0 
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .I2(\dl2_txdatahs[1]_INST_0_i_1_n_0 ),
        .O(dl2_txdatahs[1]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl2_txdatahs[1]_INST_0_i_1 
       (.I0(load_data_2[9]),
        .I1(p_3_in[1]),
        .I2(\load_data_1_reg_n_0_[1] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_0_in__0[1]),
        .O(\dl2_txdatahs[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dl2_txdatahs[2]_INST_0 
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .I2(\dl2_txdatahs[2]_INST_0_i_1_n_0 ),
        .O(dl2_txdatahs[2]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl2_txdatahs[2]_INST_0_i_1 
       (.I0(load_data_2[10]),
        .I1(p_3_in[2]),
        .I2(\load_data_1_reg_n_0_[2] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_0_in__0[2]),
        .O(\dl2_txdatahs[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dl2_txdatahs[3]_INST_0 
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .I2(\dl2_txdatahs[3]_INST_0_i_1_n_0 ),
        .O(dl2_txdatahs[3]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl2_txdatahs[3]_INST_0_i_1 
       (.I0(load_data_2[11]),
        .I1(p_3_in[3]),
        .I2(\load_data_1_reg_n_0_[3] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_0_in__0[3]),
        .O(\dl2_txdatahs[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dl2_txdatahs[4]_INST_0 
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .I2(\dl2_txdatahs[4]_INST_0_i_1_n_0 ),
        .O(dl2_txdatahs[4]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl2_txdatahs[4]_INST_0_i_1 
       (.I0(load_data_2[12]),
        .I1(p_3_in[4]),
        .I2(\load_data_1_reg_n_0_[4] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_0_in__0[4]),
        .O(\dl2_txdatahs[4]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dl2_txdatahs[5]_INST_0 
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .I2(\dl2_txdatahs[5]_INST_0_i_1_n_0 ),
        .O(dl2_txdatahs[5]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl2_txdatahs[5]_INST_0_i_1 
       (.I0(load_data_2[13]),
        .I1(p_3_in[5]),
        .I2(\load_data_1_reg_n_0_[5] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_0_in__0[5]),
        .O(\dl2_txdatahs[5]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dl2_txdatahs[6]_INST_0 
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .I2(\dl2_txdatahs[6]_INST_0_i_1_n_0 ),
        .O(dl2_txdatahs[6]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl2_txdatahs[6]_INST_0_i_1 
       (.I0(load_data_2[14]),
        .I1(p_3_in[6]),
        .I2(\load_data_1_reg_n_0_[6] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_0_in__0[6]),
        .O(\dl2_txdatahs[6]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dl2_txdatahs[7]_INST_0 
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .I2(\dl2_txdatahs[7]_INST_0_i_1_n_0 ),
        .O(dl2_txdatahs[7]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \dl2_txdatahs[7]_INST_0_i_1 
       (.I0(load_data_2[15]),
        .I1(p_3_in[7]),
        .I2(\load_data_1_reg_n_0_[7] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(\ppi_cntr_r0_reg_n_0_[0] ),
        .I5(p_0_in__0[7]),
        .O(\dl2_txdatahs[7]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h08)) 
    dl2_txrequesths_INST_0
       (.I0(dl2_txrequesths_three_lanes_w),
        .I1(active_lanes[1]),
        .I2(active_lanes[0]),
        .O(dl2_txrequesths));
  LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
    dl2_txrequesths_r_i_1
       (.I0(\byte_en_ld_2[0]_i_1_n_0 ),
        .I1(dl1_txrequesths_r_i_4_n_0),
        .I2(nxt_req_s_n_0),
        .I3(dl2_txrequesths_r_i_2_n_0),
        .I4(dl2_txrequesths_r_i_3_n_0),
        .I5(dl2_txrequesths_r_i_4_n_0),
        .O(dl2_txrequesths_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hF4FF444444444444)) 
    dl2_txrequesths_r_i_2
       (.I0(dl1_txrequesths_r_i_13_n_0),
        .I1(p_2_in29_in),
        .I2(second_transfr_r0_reg_n_0),
        .I3(last_transfr_en_r),
        .I4(p_4_in),
        .I5(comb_mux_selx_s[0]),
        .O(dl2_txrequesths_r_i_2_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    dl2_txrequesths_r_i_3
       (.I0(dl1_txrequesths_r_i_14_n_0),
        .I1(\byte_en_ld_2[2]_i_1_n_0 ),
        .I2(dl1_txrequesths_r_i_15_n_0),
        .I3(byte_en_ld_1),
        .O(dl2_txrequesths_r_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    dl2_txrequesths_r_i_4
       (.I0(\byte_en_ld_2[0]_i_1_n_0 ),
        .I1(last_transfr_en_r),
        .I2(ldf_rd_en_r0),
        .I3(\ppi_cntr_r1_reg_n_0_[1] ),
        .I4(\ppi_cntr_r1_reg_n_0_[0] ),
        .I5(dl2_txrequesths_r_i_5_n_0),
        .O(dl2_txrequesths_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hB)) 
    dl2_txrequesths_r_i_5
       (.I0(\ppi_cntr_r0_reg_n_0_[1] ),
        .I1(\ppi_cntr_r0_reg_n_0_[0] ),
        .O(dl2_txrequesths_r_i_5_n_0));
  FDRE dl2_txrequesths_r_reg
       (.C(ppi_clk),
        .CE(dl2_txrequesths_r),
        .D(dl2_txrequesths_r_i_1_n_0),
        .Q(dl2_txrequesths_three_lanes_w),
        .R(dl1_txrequesths_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h6FF60000FFFFFFFF)) 
    first_transfr_r0_i_1
       (.I0(\ppi_cntr_r1_reg_n_0_[0] ),
        .I1(\ppi_cntr_r0_reg_n_0_[0] ),
        .I2(\ppi_cntr_r1_reg_n_0_[1] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .I4(first_transfr_r0),
        .I5(ppi_clk_rst_n),
        .O(first_transfr_r0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_transfr_r0_i_2
       (.I0(dl0_txrequesths_three_lanes_w),
        .I1(ldf_rd_en_three_lanes_w),
        .I2(first_transfr_r0),
        .O(first_transfr_r0_i_2_n_0));
  FDRE first_transfr_r0_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(first_transfr_r0_i_2_n_0),
        .Q(first_transfr_r0),
        .R(first_transfr_r0_i_1_n_0));
  FDRE first_transfr_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(first_transfr_r0),
        .Q(first_transfr_r1),
        .R(\arststages_ff_reg[1] ));
  FDRE last_transfr_en_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(last_transfr_en_r),
        .Q(last_transfr_en_r1),
        .R(\arststages_ff_reg[1] ));
  LUT4 #(
    .INIT(16'h00AE)) 
    last_transfr_en_r_i_1__0
       (.I0(last_transfr_en_r),
        .I1(ldf_rd_en_r0),
        .I2(last_transfr_en_r_reg_1),
        .I3(SR),
        .O(last_transfr_en_r_i_1__0_n_0));
  FDRE last_transfr_en_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(last_transfr_en_r_i_1__0_n_0),
        .Q(last_transfr_en_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ldf_rd_en_INST_0
       (.I0(ldf_rd_en_three_lanes_w),
        .I1(ldf_rd_en_two_lanes_w),
        .I2(ldf_rd_en_one_lane_w),
        .O(ldf_rd_en));
  LUT6 #(
    .INIT(64'h0000000000001101)) 
    ldf_rd_en_INST_0_i_1
       (.I0(ldf_rd_en_INST_0_i_4_n_0),
        .I1(ldf_rd_en_INST_0_i_5_n_0),
        .I2(ldf_rd_en_r0),
        .I3(last_transfr_en_r_reg_1),
        .I4(ldf_rd_en_r0_reg_0),
        .I5(ldf_rd_en_INST_0_i_8_n_0),
        .O(ldf_rd_en_three_lanes_w));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ldf_rd_en_INST_0_i_4
       (.I0(trigger_en_r),
        .I1(trigger_cntr_r[0]),
        .I2(trigger_cntr_r[1]),
        .O(ldf_rd_en_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0FFD0)) 
    ldf_rd_en_INST_0_i_5
       (.I0(dl0_txreadyhs),
        .I1(tx_readyhs_r),
        .I2(second_transfr_r0_reg_n_0),
        .I3(first_transfr_r0),
        .I4(first_transfr_r1),
        .I5(last_transfr_en_r),
        .O(ldf_rd_en_INST_0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ldf_rd_en_INST_0_i_8
       (.I0(active_lanes[0]),
        .I1(active_lanes[1]),
        .O(ldf_rd_en_INST_0_i_8_n_0));
  FDRE ldf_rd_en_r0_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_rd_en_three_lanes_w),
        .Q(ldf_rd_en_r0),
        .R(\arststages_ff_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \load_cntr_r[0]_i_1 
       (.I0(load_cntr_r[0]),
        .O(\load_cntr_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \load_cntr_r[1]_i_1 
       (.I0(\load_cntr_r[1]_i_3_n_0 ),
        .I1(load_cntr_r[0]),
        .I2(load_cntr_r[1]),
        .I3(ldf_rd_en_r0),
        .O(\load_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \load_cntr_r[1]_i_2 
       (.I0(load_cntr_r[0]),
        .I1(load_cntr_r[1]),
        .O(\load_cntr_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \load_cntr_r[1]_i_3 
       (.I0(dl2_txrequesths_three_lanes_w),
        .I1(dl1_txrequesths_three_lanes_w),
        .I2(dl0_txrequesths_three_lanes_w),
        .I3(comb_requesths_r),
        .I4(ppi_clk_rst_n),
        .O(\load_cntr_r[1]_i_3_n_0 ));
  FDRE \load_cntr_r_reg[0] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(\load_cntr_r[0]_i_1_n_0 ),
        .Q(load_cntr_r[0]),
        .R(\load_cntr_r[1]_i_1_n_0 ));
  FDRE \load_cntr_r_reg[1] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(\load_cntr_r[1]_i_2_n_0 ),
        .Q(load_cntr_r[1]),
        .R(\load_cntr_r[1]_i_1_n_0 ));
  FDRE \load_data_1_reg[0] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[0]),
        .Q(\load_data_1_reg_n_0_[0] ),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[10] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[10]),
        .Q(p_2_in[2]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[11] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[11]),
        .Q(p_2_in[3]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[12] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[12]),
        .Q(p_2_in[4]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[13] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[13]),
        .Q(p_2_in[5]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[14] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[14]),
        .Q(p_2_in[6]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[15] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[15]),
        .Q(p_2_in[7]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[16] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[16]),
        .Q(p_3_in[0]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[17] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[17]),
        .Q(p_3_in[1]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[18] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[18]),
        .Q(p_3_in[2]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[19] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[19]),
        .Q(p_3_in[3]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[1] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[1]),
        .Q(\load_data_1_reg_n_0_[1] ),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[20] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[20]),
        .Q(p_3_in[4]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[21] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[21]),
        .Q(p_3_in[5]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[22] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[22]),
        .Q(p_3_in[6]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[23] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[23]),
        .Q(p_3_in[7]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[24] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[24]),
        .Q(p_0_in__0[0]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[25] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[25]),
        .Q(p_0_in__0[1]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[26] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[26]),
        .Q(p_0_in__0[2]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[27] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[27]),
        .Q(p_0_in__0[3]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[28] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[28]),
        .Q(p_0_in__0[4]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[29] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[29]),
        .Q(p_0_in__0[5]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[2] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[2]),
        .Q(\load_data_1_reg_n_0_[2] ),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[30] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[30]),
        .Q(p_0_in__0[6]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[31] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[31]),
        .Q(p_0_in__0[7]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[3] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[3]),
        .Q(\load_data_1_reg_n_0_[3] ),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[4] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[4]),
        .Q(\load_data_1_reg_n_0_[4] ),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[5] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[5]),
        .Q(\load_data_1_reg_n_0_[5] ),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[6] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[6]),
        .Q(\load_data_1_reg_n_0_[6] ),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[7] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[7]),
        .Q(\load_data_1_reg_n_0_[7] ),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[8] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[8]),
        .Q(p_2_in[0]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_1_reg[9] 
       (.C(ppi_clk),
        .CE(load_data_10),
        .D(ldf_rd_data[9]),
        .Q(p_2_in[1]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[0] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[0]),
        .Q(load_data_2[0]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[10] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[10]),
        .Q(load_data_2[10]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[11] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[11]),
        .Q(load_data_2[11]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[12] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[12]),
        .Q(load_data_2[12]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[13] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[13]),
        .Q(load_data_2[13]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[14] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[14]),
        .Q(load_data_2[14]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[15] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[15]),
        .Q(load_data_2[15]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[16] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[16]),
        .Q(load_data_2[16]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[17] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[17]),
        .Q(load_data_2[17]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[18] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[18]),
        .Q(load_data_2[18]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[19] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[19]),
        .Q(load_data_2[19]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[1] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[1]),
        .Q(load_data_2[1]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[20] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[20]),
        .Q(load_data_2[20]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[21] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[21]),
        .Q(load_data_2[21]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[22] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[22]),
        .Q(load_data_2[22]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[23] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[23]),
        .Q(load_data_2[23]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[24] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[24]),
        .Q(load_data_2[24]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[25] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[25]),
        .Q(load_data_2[25]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[26] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[26]),
        .Q(load_data_2[26]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[27] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[27]),
        .Q(load_data_2[27]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[28] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[28]),
        .Q(load_data_2[28]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[29] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[29]),
        .Q(load_data_2[29]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[2] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[2]),
        .Q(load_data_2[2]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[30] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[30]),
        .Q(load_data_2[30]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[31] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[31]),
        .Q(load_data_2[31]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[3] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[3]),
        .Q(load_data_2[3]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[4] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[4]),
        .Q(load_data_2[4]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[5] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[5]),
        .Q(load_data_2[5]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[6] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[6]),
        .Q(load_data_2[6]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[7] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[7]),
        .Q(load_data_2[7]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[8] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[8]),
        .Q(load_data_2[8]),
        .R(\arststages_ff_reg[1] ));
  FDRE \load_data_2_reg[9] 
       (.C(ppi_clk),
        .CE(load_data_20),
        .D(ldf_rd_data[9]),
        .Q(load_data_2[9]),
        .R(\arststages_ff_reg[1] ));
  LUT4 #(
    .INIT(16'h00A6)) 
    load_indi_r_i_1
       (.I0(load_indi_r),
        .I1(ldf_rd_en_r0),
        .I2(load_cntr_r[1]),
        .I3(\load_cntr_r[1]_i_3_n_0 ),
        .O(load_indi_r_i_1_n_0));
  FDRE load_indi_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(load_indi_r_i_1_n_0),
        .Q(load_indi_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    nxt_req_s
       (.I0(comb_mux_selx_s[0]),
        .I1(comb_mux_selx_s[1]),
        .I2(comb_mux_selx_s[2]),
        .I3(comb_mux_selx_s[3]),
        .I4(comb_mux_selx_s[4]),
        .I5(nxt_req_s_i_6_n_0),
        .O(nxt_req_s_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    nxt_req_s_i_1
       (.I0(\ppi_cntr_r0_reg_n_0_[1] ),
        .I1(\ppi_cntr_r0_reg_n_0_[0] ),
        .I2(\ppi_cntr_r1_reg_n_0_[0] ),
        .I3(\ppi_cntr_r1_reg_n_0_[1] ),
        .I4(ldf_rd_en_r0),
        .O(comb_mux_selx_s[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    nxt_req_s_i_2
       (.I0(ldf_rd_en_r0),
        .I1(\ppi_cntr_r1_reg_n_0_[1] ),
        .I2(\ppi_cntr_r1_reg_n_0_[0] ),
        .I3(\ppi_cntr_r0_reg_n_0_[0] ),
        .I4(\ppi_cntr_r0_reg_n_0_[1] ),
        .O(comb_mux_selx_s[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    nxt_req_s_i_3
       (.I0(ldf_rd_en_r0),
        .I1(\ppi_cntr_r0_reg_n_0_[1] ),
        .I2(\ppi_cntr_r1_reg_n_0_[1] ),
        .I3(\ppi_cntr_r0_reg_n_0_[0] ),
        .I4(\ppi_cntr_r1_reg_n_0_[0] ),
        .O(comb_mux_selx_s[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    nxt_req_s_i_4
       (.I0(\ppi_cntr_r1_reg_n_0_[1] ),
        .I1(\ppi_cntr_r1_reg_n_0_[0] ),
        .I2(ldf_rd_en_r0),
        .I3(\ppi_cntr_r0_reg_n_0_[0] ),
        .I4(\ppi_cntr_r0_reg_n_0_[1] ),
        .O(comb_mux_selx_s[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    nxt_req_s_i_5
       (.I0(\ppi_cntr_r1_reg_n_0_[0] ),
        .I1(\ppi_cntr_r0_reg_n_0_[0] ),
        .I2(\ppi_cntr_r1_reg_n_0_[1] ),
        .I3(\ppi_cntr_r0_reg_n_0_[1] ),
        .O(comb_mux_selx_s[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    nxt_req_s_i_6
       (.I0(ldf_rd_en_r0),
        .I1(\ppi_cntr_r0_reg_n_0_[1] ),
        .I2(\ppi_cntr_r0_reg_n_0_[0] ),
        .I3(\ppi_cntr_r1_reg_n_0_[0] ),
        .I4(\ppi_cntr_r1_reg_n_0_[1] ),
        .O(nxt_req_s_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ppi_cntr_r0[0]_i_1 
       (.I0(\ppi_cntr_r0_reg_n_0_[0] ),
        .O(\ppi_cntr_r0[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ppi_cntr_r0[1]_i_1 
       (.I0(dl0_txreadyhs),
        .I1(dl0_txrequesths_three_lanes_w),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ppi_cntr_r0[1]_i_2 
       (.I0(\ppi_cntr_r0_reg_n_0_[0] ),
        .I1(\ppi_cntr_r0_reg_n_0_[1] ),
        .O(\ppi_cntr_r0[1]_i_2_n_0 ));
  FDRE \ppi_cntr_r0_reg[0] 
       (.C(ppi_clk),
        .CE(p_12_in),
        .D(\ppi_cntr_r0[0]_i_1_n_0 ),
        .Q(\ppi_cntr_r0_reg_n_0_[0] ),
        .R(SR));
  FDRE \ppi_cntr_r0_reg[1] 
       (.C(ppi_clk),
        .CE(p_12_in),
        .D(\ppi_cntr_r0[1]_i_2_n_0 ),
        .Q(\ppi_cntr_r0_reg_n_0_[1] ),
        .R(SR));
  FDRE \ppi_cntr_r1_reg[0] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\ppi_cntr_r0_reg_n_0_[0] ),
        .Q(\ppi_cntr_r1_reg_n_0_[0] ),
        .R(\arststages_ff_reg[1] ));
  FDRE \ppi_cntr_r1_reg[1] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\ppi_cntr_r0_reg_n_0_[1] ),
        .Q(\ppi_cntr_r1_reg_n_0_[1] ),
        .R(\arststages_ff_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    second_transfr_r0_i_1
       (.I0(first_transfr_r0),
        .I1(ldf_rd_en_three_lanes_w),
        .I2(second_transfr_r0_reg_n_0),
        .O(second_transfr_r0_i_1_n_0));
  FDRE second_transfr_r0_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(second_transfr_r0_i_1_n_0),
        .Q(second_transfr_r0_reg_n_0),
        .R(first_transfr_r0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    strm_fifo_under_run_r_i_1
       (.I0(ppi_clk_rst_n),
        .O(\arststages_ff_reg[1] ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    strm_fifo_under_run_r_i_4
       (.I0(strm_fifo_under_run_r_reg),
        .I1(ldf_rd_en_INST_0_i_8_n_0),
        .I2(last_transfr_en_r),
        .I3(ldf_rd_en_r0),
        .I4(dl0_txreadyhs),
        .I5(dl0_txrequesths_three_lanes_w),
        .O(last_transfr_en_r_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \trigger_cntr_r[0]_i_1 
       (.I0(trigger_cntr_r[0]),
        .O(\trigger_cntr_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trigger_cntr_r[1]_i_1 
       (.I0(trigger_en_r),
        .I1(ppi_clk_rst_n),
        .O(\trigger_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trigger_cntr_r[1]_i_2 
       (.I0(trigger_cntr_r[1]),
        .I1(trigger_cntr_r[0]),
        .O(\trigger_cntr_r[1]_i_2_n_0 ));
  FDRE \trigger_cntr_r_reg[0] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\trigger_cntr_r[0]_i_1_n_0 ),
        .Q(trigger_cntr_r[0]),
        .R(\trigger_cntr_r[1]_i_1_n_0 ));
  FDRE \trigger_cntr_r_reg[1] 
       (.C(ppi_clk),
        .CE(1'b1),
        .D(\trigger_cntr_r[1]_i_2_n_0 ),
        .Q(trigger_cntr_r[1]),
        .R(\trigger_cntr_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF040404040404040)) 
    trigger_en_r_i_1__0
       (.I0(tx_readyhs_r),
        .I1(dl0_txreadyhs),
        .I2(dl0_txrequesths_three_lanes_w),
        .I3(dl1_txrequesths_three_lanes_w),
        .I4(dl2_txrequesths_three_lanes_w),
        .I5(trigger_en_r),
        .O(trigger_en_r_i_1__0_n_0));
  FDRE trigger_en_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(trigger_en_r_i_1__0_n_0),
        .Q(trigger_en_r),
        .R(\arststages_ff_reg[1] ));
endmodule

module bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf
   (tx_readyhs_r,
    ldf_rd_en_two_lanes_w,
    dl0_txrequesths_two_lanes_w,
    dl1_txrequesths_two_lanes_w,
    ldf_empty_r,
    ldf_empty_c,
    SR,
    dl0_txreadyhs_0,
    \syncstages_ff_reg[1] ,
    requesths_fall_edge_c,
    cl_requesths_r1_reg,
    dl1_txdatahs,
    \ldf_rd_data_cr_reg[0]_0 ,
    \ldf_rd_data_cr_reg[1]_0 ,
    \ldf_rd_data_cr_reg[2]_0 ,
    \ldf_rd_data_cr_reg[3]_0 ,
    \ldf_rd_data_cr_reg[4]_0 ,
    \ldf_rd_data_cr_reg[5]_0 ,
    \ldf_rd_data_cr_reg[6]_0 ,
    \ldf_rd_data_cr_reg[7]_0 ,
    \dest_hsdata_ff_reg[0] ,
    \dfifo_cut_thrgh_cntr_r_reg[2] ,
    trigger_en_r_reg_0,
    dl0_txreadyhs,
    ppi_clk,
    ldf_rd_data,
    ppi_clk_rst_n,
    cl_txclkactive_r,
    cl_txclkactive_r1,
    active_lanes,
    clk_mode,
    cl_requesths_r_reg,
    ldf_rd_en_three_lanes_w,
    cl_requesths_r_reg_0,
    dl0_txrequesths_r,
    dl0_txrequesths_one_lane_w,
    dl0_txrequesths_three_lanes_w,
    cl_requesths_r1,
    dsbl_rds_r,
    dphy_init_done_r,
    ldf_empty,
    dfifo_buffr_cntrl_r,
    dl1_txdatahs_0_sp_1,
    dl1_txdatahs_1_sp_1,
    dl1_txdatahs_2_sp_1,
    dl1_txdatahs_3_sp_1,
    dl1_txdatahs_4_sp_1,
    dl1_txdatahs_5_sp_1,
    dl1_txdatahs_6_sp_1,
    dl1_txdatahs_7_sp_1,
    Q);
  output tx_readyhs_r;
  output ldf_rd_en_two_lanes_w;
  output dl0_txrequesths_two_lanes_w;
  output dl1_txrequesths_two_lanes_w;
  output ldf_empty_r;
  output ldf_empty_c;
  output [0:0]SR;
  output dl0_txreadyhs_0;
  output \syncstages_ff_reg[1] ;
  output requesths_fall_edge_c;
  output cl_requesths_r1_reg;
  output [7:0]dl1_txdatahs;
  output \ldf_rd_data_cr_reg[0]_0 ;
  output \ldf_rd_data_cr_reg[1]_0 ;
  output \ldf_rd_data_cr_reg[2]_0 ;
  output \ldf_rd_data_cr_reg[3]_0 ;
  output \ldf_rd_data_cr_reg[4]_0 ;
  output \ldf_rd_data_cr_reg[5]_0 ;
  output \ldf_rd_data_cr_reg[6]_0 ;
  output \ldf_rd_data_cr_reg[7]_0 ;
  output \dest_hsdata_ff_reg[0] ;
  output \dfifo_cut_thrgh_cntr_r_reg[2] ;
  input trigger_en_r_reg_0;
  input dl0_txreadyhs;
  input ppi_clk;
  input [35:0]ldf_rd_data;
  input ppi_clk_rst_n;
  input cl_txclkactive_r;
  input cl_txclkactive_r1;
  input [1:0]active_lanes;
  input clk_mode;
  input cl_requesths_r_reg;
  input ldf_rd_en_three_lanes_w;
  input cl_requesths_r_reg_0;
  input dl0_txrequesths_r;
  input dl0_txrequesths_one_lane_w;
  input dl0_txrequesths_three_lanes_w;
  input cl_requesths_r1;
  input dsbl_rds_r;
  input dphy_init_done_r;
  input ldf_empty;
  input dfifo_buffr_cntrl_r;
  input dl1_txdatahs_0_sp_1;
  input dl1_txdatahs_1_sp_1;
  input dl1_txdatahs_2_sp_1;
  input dl1_txdatahs_3_sp_1;
  input dl1_txdatahs_4_sp_1;
  input dl1_txdatahs_5_sp_1;
  input dl1_txdatahs_6_sp_1;
  input dl1_txdatahs_7_sp_1;
  input [3:0]Q;

  wire [3:0]Q;
  wire [0:0]SR;
  wire [1:0]active_lanes;
  wire \byte_en_r[0]_i_1__0_n_0 ;
  wire \byte_en_r[1]_i_1__0_n_0 ;
  wire \byte_en_r[1]_i_2_n_0 ;
  wire \byte_en_r[1]_i_3_n_0 ;
  wire \byte_en_r_reg_n_0_[0] ;
  wire cl_requesths_r1;
  wire cl_requesths_r1_reg;
  wire cl_requesths_r_reg;
  wire cl_requesths_r_reg_0;
  wire cl_txclkactive_r;
  wire cl_txclkactive_r1;
  wire clk_mode;
  wire \dest_hsdata_ff_reg[0] ;
  wire dfifo_buffr_cntrl_r;
  wire \dfifo_cut_thrgh_cntr_r_reg[2] ;
  wire dl0_txreadyhs;
  wire dl0_txreadyhs_0;
  wire dl0_txrequesths_one_lane_w;
  wire dl0_txrequesths_r;
  wire dl0_txrequesths_r_i_1__1_n_0;
  wire dl0_txrequesths_three_lanes_w;
  wire dl0_txrequesths_two_lanes_w;
  wire [7:0]dl1_txdatahs;
  wire dl1_txdatahs_0_sn_1;
  wire dl1_txdatahs_1_sn_1;
  wire dl1_txdatahs_2_sn_1;
  wire dl1_txdatahs_3_sn_1;
  wire dl1_txdatahs_4_sn_1;
  wire dl1_txdatahs_5_sn_1;
  wire dl1_txdatahs_6_sn_1;
  wire dl1_txdatahs_7_sn_1;
  wire dl1_txrequesths_r_i_1_n_0;
  wire dl1_txrequesths_two_lanes_w;
  wire dphy_init_done_r;
  wire dsbl_rds_r;
  wire first_transfr_r;
  wire first_transfr_r_i_1_n_0;
  wire last_transfr_en_r;
  wire last_transfr_en_r_i_2_n_0;
  wire ldf_empty;
  wire ldf_empty_c;
  wire ldf_empty_r;
  wire [35:0]ldf_rd_data;
  wire \ldf_rd_data_cr_reg[0]_0 ;
  wire \ldf_rd_data_cr_reg[1]_0 ;
  wire \ldf_rd_data_cr_reg[2]_0 ;
  wire \ldf_rd_data_cr_reg[3]_0 ;
  wire \ldf_rd_data_cr_reg[4]_0 ;
  wire \ldf_rd_data_cr_reg[5]_0 ;
  wire \ldf_rd_data_cr_reg[6]_0 ;
  wire \ldf_rd_data_cr_reg[7]_0 ;
  wire \ldf_rd_data_cr_reg_n_0_[0] ;
  wire \ldf_rd_data_cr_reg_n_0_[10] ;
  wire \ldf_rd_data_cr_reg_n_0_[11] ;
  wire \ldf_rd_data_cr_reg_n_0_[12] ;
  wire \ldf_rd_data_cr_reg_n_0_[13] ;
  wire \ldf_rd_data_cr_reg_n_0_[14] ;
  wire \ldf_rd_data_cr_reg_n_0_[15] ;
  wire \ldf_rd_data_cr_reg_n_0_[16] ;
  wire \ldf_rd_data_cr_reg_n_0_[17] ;
  wire \ldf_rd_data_cr_reg_n_0_[18] ;
  wire \ldf_rd_data_cr_reg_n_0_[19] ;
  wire \ldf_rd_data_cr_reg_n_0_[1] ;
  wire \ldf_rd_data_cr_reg_n_0_[20] ;
  wire \ldf_rd_data_cr_reg_n_0_[21] ;
  wire \ldf_rd_data_cr_reg_n_0_[22] ;
  wire \ldf_rd_data_cr_reg_n_0_[23] ;
  wire \ldf_rd_data_cr_reg_n_0_[24] ;
  wire \ldf_rd_data_cr_reg_n_0_[25] ;
  wire \ldf_rd_data_cr_reg_n_0_[26] ;
  wire \ldf_rd_data_cr_reg_n_0_[27] ;
  wire \ldf_rd_data_cr_reg_n_0_[28] ;
  wire \ldf_rd_data_cr_reg_n_0_[29] ;
  wire \ldf_rd_data_cr_reg_n_0_[2] ;
  wire \ldf_rd_data_cr_reg_n_0_[30] ;
  wire \ldf_rd_data_cr_reg_n_0_[31] ;
  wire \ldf_rd_data_cr_reg_n_0_[3] ;
  wire \ldf_rd_data_cr_reg_n_0_[4] ;
  wire \ldf_rd_data_cr_reg_n_0_[5] ;
  wire \ldf_rd_data_cr_reg_n_0_[6] ;
  wire \ldf_rd_data_cr_reg_n_0_[7] ;
  wire \ldf_rd_data_cr_reg_n_0_[8] ;
  wire \ldf_rd_data_cr_reg_n_0_[9] ;
  wire ldf_rd_en_r0;
  wire ldf_rd_en_three_lanes_w;
  wire ldf_rd_en_two_lanes_w;
  wire p_1_in;
  wire ppi_clk;
  wire ppi_clk_rst_n;
  wire ppi_cntr_r0;
  wire ppi_cntr_r0_i_1_n_0;
  wire ppi_cntr_r1;
  wire requesths_fall_edge_c;
  wire \syncstages_ff_reg[1] ;
  wire trigger_en_r;
  wire trigger_en_r_i_1_n_0;
  wire trigger_en_r_reg_0;
  wire trigger_rd_en_r;
  wire trigger_rd_en_r_i_1_n_0;
  wire tx_readyhs_r;

  assign dl1_txdatahs_0_sn_1 = dl1_txdatahs_0_sp_1;
  assign dl1_txdatahs_1_sn_1 = dl1_txdatahs_1_sp_1;
  assign dl1_txdatahs_2_sn_1 = dl1_txdatahs_2_sp_1;
  assign dl1_txdatahs_3_sn_1 = dl1_txdatahs_3_sp_1;
  assign dl1_txdatahs_4_sn_1 = dl1_txdatahs_4_sp_1;
  assign dl1_txdatahs_5_sn_1 = dl1_txdatahs_5_sp_1;
  assign dl1_txdatahs_6_sn_1 = dl1_txdatahs_6_sp_1;
  assign dl1_txdatahs_7_sn_1 = dl1_txdatahs_7_sp_1;
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    \byte_en_r[0]_i_1__0 
       (.I0(ldf_rd_data[33]),
        .I1(ldf_rd_data[35]),
        .I2(ldf_rd_data[32]),
        .I3(ldf_rd_data[34]),
        .I4(ppi_clk_rst_n),
        .I5(\byte_en_r[1]_i_3_n_0 ),
        .O(\byte_en_r[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \byte_en_r[1]_i_1__0 
       (.I0(\byte_en_r[1]_i_3_n_0 ),
        .I1(ppi_clk_rst_n),
        .I2(dl0_txreadyhs),
        .I3(dl0_txrequesths_two_lanes_w),
        .O(\byte_en_r[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    \byte_en_r[1]_i_2 
       (.I0(ldf_rd_data[33]),
        .I1(ldf_rd_data[34]),
        .I2(ldf_rd_data[32]),
        .I3(ldf_rd_data[35]),
        .I4(ppi_clk_rst_n),
        .I5(\byte_en_r[1]_i_3_n_0 ),
        .O(\byte_en_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7777737777777777)) 
    \byte_en_r[1]_i_3 
       (.I0(ldf_rd_en_r0),
        .I1(cl_txclkactive_r),
        .I2(cl_txclkactive_r1),
        .I3(active_lanes[0]),
        .I4(active_lanes[1]),
        .I5(dl0_txreadyhs_0),
        .O(\byte_en_r[1]_i_3_n_0 ));
  FDRE \byte_en_r_reg[0] 
       (.C(ppi_clk),
        .CE(\byte_en_r[1]_i_1__0_n_0 ),
        .D(\byte_en_r[0]_i_1__0_n_0 ),
        .Q(\byte_en_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \byte_en_r_reg[1] 
       (.C(ppi_clk),
        .CE(\byte_en_r[1]_i_1__0_n_0 ),
        .D(\byte_en_r[1]_i_2_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7070707070707000)) 
    cl_requesths_r_i_1
       (.I0(requesths_fall_edge_c),
        .I1(clk_mode),
        .I2(ppi_clk_rst_n),
        .I3(cl_requesths_r_reg),
        .I4(ldf_rd_en_three_lanes_w),
        .I5(cl_requesths_r_reg_0),
        .O(\syncstages_ff_reg[1] ));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    dfifo_buffr_cntrl_r_i_1
       (.I0(requesths_fall_edge_c),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(dfifo_buffr_cntrl_r),
        .O(\dfifo_cut_thrgh_cntr_r_reg[2] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \dl0_txdatahs[0]_INST_0_i_2 
       (.I0(\ldf_rd_data_cr_reg_n_0_[0] ),
        .I1(ppi_cntr_r0),
        .I2(\ldf_rd_data_cr_reg_n_0_[16] ),
        .I3(active_lanes[0]),
        .I4(active_lanes[1]),
        .O(\ldf_rd_data_cr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \dl0_txdatahs[1]_INST_0_i_2 
       (.I0(\ldf_rd_data_cr_reg_n_0_[1] ),
        .I1(ppi_cntr_r0),
        .I2(\ldf_rd_data_cr_reg_n_0_[17] ),
        .I3(active_lanes[0]),
        .I4(active_lanes[1]),
        .O(\ldf_rd_data_cr_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \dl0_txdatahs[2]_INST_0_i_2 
       (.I0(\ldf_rd_data_cr_reg_n_0_[2] ),
        .I1(ppi_cntr_r0),
        .I2(\ldf_rd_data_cr_reg_n_0_[18] ),
        .I3(active_lanes[0]),
        .I4(active_lanes[1]),
        .O(\ldf_rd_data_cr_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \dl0_txdatahs[3]_INST_0_i_2 
       (.I0(\ldf_rd_data_cr_reg_n_0_[3] ),
        .I1(ppi_cntr_r0),
        .I2(\ldf_rd_data_cr_reg_n_0_[19] ),
        .I3(active_lanes[0]),
        .I4(active_lanes[1]),
        .O(\ldf_rd_data_cr_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \dl0_txdatahs[4]_INST_0_i_2 
       (.I0(\ldf_rd_data_cr_reg_n_0_[4] ),
        .I1(ppi_cntr_r0),
        .I2(\ldf_rd_data_cr_reg_n_0_[20] ),
        .I3(active_lanes[0]),
        .I4(active_lanes[1]),
        .O(\ldf_rd_data_cr_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \dl0_txdatahs[5]_INST_0_i_2 
       (.I0(\ldf_rd_data_cr_reg_n_0_[5] ),
        .I1(ppi_cntr_r0),
        .I2(\ldf_rd_data_cr_reg_n_0_[21] ),
        .I3(active_lanes[0]),
        .I4(active_lanes[1]),
        .O(\ldf_rd_data_cr_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \dl0_txdatahs[6]_INST_0_i_2 
       (.I0(\ldf_rd_data_cr_reg_n_0_[6] ),
        .I1(ppi_cntr_r0),
        .I2(\ldf_rd_data_cr_reg_n_0_[22] ),
        .I3(active_lanes[0]),
        .I4(active_lanes[1]),
        .O(\ldf_rd_data_cr_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \dl0_txdatahs[7]_INST_0_i_2 
       (.I0(\ldf_rd_data_cr_reg_n_0_[7] ),
        .I1(ppi_cntr_r0),
        .I2(\ldf_rd_data_cr_reg_n_0_[23] ),
        .I3(active_lanes[0]),
        .I4(active_lanes[1]),
        .O(\ldf_rd_data_cr_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B8BB)) 
    dl0_txrequesths_r_i_1__1
       (.I0(\byte_en_r_reg_n_0_[0] ),
        .I1(\byte_en_r[1]_i_3_n_0 ),
        .I2(ldf_rd_data[32]),
        .I3(ldf_rd_data[35]),
        .I4(ldf_rd_data[34]),
        .I5(ldf_rd_data[33]),
        .O(dl0_txrequesths_r_i_1__1_n_0));
  FDRE dl0_txrequesths_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dl0_txrequesths_r_i_1__1_n_0),
        .Q(dl0_txrequesths_two_lanes_w),
        .R(trigger_en_r_reg_0));
  LUT6 #(
    .INIT(64'h1C1C1C1010101C10)) 
    \dl1_txdatahs[0]_INST_0 
       (.I0(dl1_txdatahs_0_sn_1),
        .I1(active_lanes[0]),
        .I2(active_lanes[1]),
        .I3(\ldf_rd_data_cr_reg_n_0_[8] ),
        .I4(ppi_cntr_r0),
        .I5(\ldf_rd_data_cr_reg_n_0_[24] ),
        .O(dl1_txdatahs[0]));
  LUT6 #(
    .INIT(64'h1C1C1C1010101C10)) 
    \dl1_txdatahs[1]_INST_0 
       (.I0(dl1_txdatahs_1_sn_1),
        .I1(active_lanes[0]),
        .I2(active_lanes[1]),
        .I3(\ldf_rd_data_cr_reg_n_0_[9] ),
        .I4(ppi_cntr_r0),
        .I5(\ldf_rd_data_cr_reg_n_0_[25] ),
        .O(dl1_txdatahs[1]));
  LUT6 #(
    .INIT(64'h1C1C1C1010101C10)) 
    \dl1_txdatahs[2]_INST_0 
       (.I0(dl1_txdatahs_2_sn_1),
        .I1(active_lanes[0]),
        .I2(active_lanes[1]),
        .I3(\ldf_rd_data_cr_reg_n_0_[10] ),
        .I4(ppi_cntr_r0),
        .I5(\ldf_rd_data_cr_reg_n_0_[26] ),
        .O(dl1_txdatahs[2]));
  LUT6 #(
    .INIT(64'h1C1C1C1010101C10)) 
    \dl1_txdatahs[3]_INST_0 
       (.I0(dl1_txdatahs_3_sn_1),
        .I1(active_lanes[0]),
        .I2(active_lanes[1]),
        .I3(\ldf_rd_data_cr_reg_n_0_[11] ),
        .I4(ppi_cntr_r0),
        .I5(\ldf_rd_data_cr_reg_n_0_[27] ),
        .O(dl1_txdatahs[3]));
  LUT6 #(
    .INIT(64'h1C1C1C1010101C10)) 
    \dl1_txdatahs[4]_INST_0 
       (.I0(dl1_txdatahs_4_sn_1),
        .I1(active_lanes[0]),
        .I2(active_lanes[1]),
        .I3(\ldf_rd_data_cr_reg_n_0_[12] ),
        .I4(ppi_cntr_r0),
        .I5(\ldf_rd_data_cr_reg_n_0_[28] ),
        .O(dl1_txdatahs[4]));
  LUT6 #(
    .INIT(64'h1C1C1C1010101C10)) 
    \dl1_txdatahs[5]_INST_0 
       (.I0(dl1_txdatahs_5_sn_1),
        .I1(active_lanes[0]),
        .I2(active_lanes[1]),
        .I3(\ldf_rd_data_cr_reg_n_0_[13] ),
        .I4(ppi_cntr_r0),
        .I5(\ldf_rd_data_cr_reg_n_0_[29] ),
        .O(dl1_txdatahs[5]));
  LUT6 #(
    .INIT(64'h1C1C1C1010101C10)) 
    \dl1_txdatahs[6]_INST_0 
       (.I0(dl1_txdatahs_6_sn_1),
        .I1(active_lanes[0]),
        .I2(active_lanes[1]),
        .I3(\ldf_rd_data_cr_reg_n_0_[14] ),
        .I4(ppi_cntr_r0),
        .I5(\ldf_rd_data_cr_reg_n_0_[30] ),
        .O(dl1_txdatahs[6]));
  LUT6 #(
    .INIT(64'h1C1C1C1010101C10)) 
    \dl1_txdatahs[7]_INST_0 
       (.I0(dl1_txdatahs_7_sn_1),
        .I1(active_lanes[0]),
        .I2(active_lanes[1]),
        .I3(\ldf_rd_data_cr_reg_n_0_[15] ),
        .I4(ppi_cntr_r0),
        .I5(\ldf_rd_data_cr_reg_n_0_[31] ),
        .O(dl1_txdatahs[7]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B8BB)) 
    dl1_txrequesths_r_i_1
       (.I0(p_1_in),
        .I1(\byte_en_r[1]_i_3_n_0 ),
        .I2(ldf_rd_data[33]),
        .I3(ldf_rd_data[32]),
        .I4(ldf_rd_data[35]),
        .I5(ldf_rd_data[34]),
        .O(dl1_txrequesths_r_i_1_n_0));
  FDRE dl1_txrequesths_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dl1_txrequesths_r_i_1_n_0),
        .Q(dl1_txrequesths_two_lanes_w),
        .R(trigger_en_r_reg_0));
  LUT6 #(
    .INIT(64'h9090909000F00000)) 
    first_transfr_r_i_1
       (.I0(ppi_cntr_r0),
        .I1(ppi_cntr_r1),
        .I2(ppi_clk_rst_n),
        .I3(dl0_txrequesths_two_lanes_w),
        .I4(ldf_rd_en_two_lanes_w),
        .I5(first_transfr_r),
        .O(first_transfr_r_i_1_n_0));
  FDRE first_transfr_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(first_transfr_r_i_1_n_0),
        .Q(first_transfr_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    last_transfr_en_r_i_1__1
       (.I0(requesths_fall_edge_c),
        .I1(ppi_clk_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF0000)) 
    last_transfr_en_r_i_2
       (.I0(ldf_rd_data[35]),
        .I1(ldf_rd_data[32]),
        .I2(ldf_rd_data[33]),
        .I3(ldf_rd_data[34]),
        .I4(ldf_rd_en_r0),
        .I5(last_transfr_en_r),
        .O(last_transfr_en_r_i_2_n_0));
  FDRE last_transfr_en_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(last_transfr_en_r_i_2_n_0),
        .Q(last_transfr_en_r),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    ldf_empty_r_i_1
       (.I0(ldf_empty),
        .I1(dfifo_buffr_cntrl_r),
        .O(ldf_empty_c));
  FDRE ldf_empty_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_empty_c),
        .Q(ldf_empty_r),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[0] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[0]),
        .Q(\ldf_rd_data_cr_reg_n_0_[0] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[10] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[10]),
        .Q(\ldf_rd_data_cr_reg_n_0_[10] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[11] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[11]),
        .Q(\ldf_rd_data_cr_reg_n_0_[11] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[12] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[12]),
        .Q(\ldf_rd_data_cr_reg_n_0_[12] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[13] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[13]),
        .Q(\ldf_rd_data_cr_reg_n_0_[13] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[14] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[14]),
        .Q(\ldf_rd_data_cr_reg_n_0_[14] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[15] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[15]),
        .Q(\ldf_rd_data_cr_reg_n_0_[15] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[16] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[16]),
        .Q(\ldf_rd_data_cr_reg_n_0_[16] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[17] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[17]),
        .Q(\ldf_rd_data_cr_reg_n_0_[17] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[18] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[18]),
        .Q(\ldf_rd_data_cr_reg_n_0_[18] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[19] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[19]),
        .Q(\ldf_rd_data_cr_reg_n_0_[19] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[1] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[1]),
        .Q(\ldf_rd_data_cr_reg_n_0_[1] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[20] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[20]),
        .Q(\ldf_rd_data_cr_reg_n_0_[20] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[21] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[21]),
        .Q(\ldf_rd_data_cr_reg_n_0_[21] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[22] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[22]),
        .Q(\ldf_rd_data_cr_reg_n_0_[22] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[23] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[23]),
        .Q(\ldf_rd_data_cr_reg_n_0_[23] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[24] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[24]),
        .Q(\ldf_rd_data_cr_reg_n_0_[24] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[25] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[25]),
        .Q(\ldf_rd_data_cr_reg_n_0_[25] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[26] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[26]),
        .Q(\ldf_rd_data_cr_reg_n_0_[26] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[27] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[27]),
        .Q(\ldf_rd_data_cr_reg_n_0_[27] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[28] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[28]),
        .Q(\ldf_rd_data_cr_reg_n_0_[28] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[29] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[29]),
        .Q(\ldf_rd_data_cr_reg_n_0_[29] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[2] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[2]),
        .Q(\ldf_rd_data_cr_reg_n_0_[2] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[30] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[30]),
        .Q(\ldf_rd_data_cr_reg_n_0_[30] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[31] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[31]),
        .Q(\ldf_rd_data_cr_reg_n_0_[31] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[3] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[3]),
        .Q(\ldf_rd_data_cr_reg_n_0_[3] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[4] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[4]),
        .Q(\ldf_rd_data_cr_reg_n_0_[4] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[5] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[5]),
        .Q(\ldf_rd_data_cr_reg_n_0_[5] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[6] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[6]),
        .Q(\ldf_rd_data_cr_reg_n_0_[6] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[7] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[7]),
        .Q(\ldf_rd_data_cr_reg_n_0_[7] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[8] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[8]),
        .Q(\ldf_rd_data_cr_reg_n_0_[8] ),
        .R(trigger_en_r_reg_0));
  FDRE \ldf_rd_data_cr_reg[9] 
       (.C(ppi_clk),
        .CE(ldf_rd_en_r0),
        .D(ldf_rd_data[9]),
        .Q(\ldf_rd_data_cr_reg_n_0_[9] ),
        .R(trigger_en_r_reg_0));
  LUT4 #(
    .INIT(16'h0100)) 
    ldf_rd_en_INST_0_i_2
       (.I0(cl_requesths_r1_reg),
        .I1(dl0_txreadyhs_0),
        .I2(active_lanes[1]),
        .I3(active_lanes[0]),
        .O(ldf_rd_en_two_lanes_w));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF2FF)) 
    ldf_rd_en_INST_0_i_7
       (.I0(cl_requesths_r1),
        .I1(cl_requesths_r_reg_0),
        .I2(dsbl_rds_r),
        .I3(dphy_init_done_r),
        .I4(ldf_empty),
        .I5(dfifo_buffr_cntrl_r),
        .O(cl_requesths_r1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0FFD0)) 
    ldf_rd_en_INST_0_i_9
       (.I0(dl0_txreadyhs),
        .I1(tx_readyhs_r),
        .I2(first_transfr_r),
        .I3(trigger_en_r),
        .I4(trigger_rd_en_r),
        .I5(last_transfr_en_r),
        .O(dl0_txreadyhs_0));
  FDRE ldf_rd_en_r0_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ldf_rd_en_two_lanes_w),
        .Q(ldf_rd_en_r0),
        .R(trigger_en_r_reg_0));
  LUT3 #(
    .INIT(8'h78)) 
    ppi_cntr_r0_i_1
       (.I0(dl0_txrequesths_two_lanes_w),
        .I1(dl0_txreadyhs),
        .I2(ppi_cntr_r0),
        .O(ppi_cntr_r0_i_1_n_0));
  FDRE ppi_cntr_r0_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ppi_cntr_r0_i_1_n_0),
        .Q(ppi_cntr_r0),
        .R(SR));
  FDRE ppi_cntr_r1_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(ppi_cntr_r0),
        .Q(ppi_cntr_r1),
        .R(trigger_en_r_reg_0));
  LUT6 #(
    .INIT(64'hA200A20AA2A0A2AA)) 
    requesths_fall_edge_r_i_1
       (.I0(dl0_txrequesths_r),
        .I1(dl0_txrequesths_two_lanes_w),
        .I2(active_lanes[1]),
        .I3(active_lanes[0]),
        .I4(dl0_txrequesths_one_lane_w),
        .I5(dl0_txrequesths_three_lanes_w),
        .O(requesths_fall_edge_c));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    strm_fifo_under_run_r_i_5
       (.I0(active_lanes[0]),
        .I1(active_lanes[1]),
        .I2(ldf_rd_en_r0),
        .I3(last_transfr_en_r),
        .I4(dl0_txreadyhs),
        .I5(dl0_txrequesths_two_lanes_w),
        .O(\dest_hsdata_ff_reg[0] ));
  LUT5 #(
    .INIT(32'hF4004400)) 
    trigger_en_r_i_1
       (.I0(tx_readyhs_r),
        .I1(dl0_txreadyhs),
        .I2(dl1_txrequesths_two_lanes_w),
        .I3(dl0_txrequesths_two_lanes_w),
        .I4(trigger_en_r),
        .O(trigger_en_r_i_1_n_0));
  FDRE trigger_en_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(trigger_en_r_i_1_n_0),
        .Q(trigger_en_r),
        .R(trigger_en_r_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    trigger_rd_en_r_i_1
       (.I0(trigger_rd_en_r),
        .I1(trigger_en_r),
        .I2(ppi_clk_rst_n),
        .O(trigger_rd_en_r_i_1_n_0));
  FDRE trigger_rd_en_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(trigger_rd_en_r_i_1_n_0),
        .Q(trigger_rd_en_r),
        .R(1'b0));
  FDRE tx_readyhs_r_reg
       (.C(ppi_clk),
        .CE(1'b1),
        .D(dl0_txreadyhs),
        .Q(tx_readyhs_r),
        .R(trigger_en_r_reg_0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
ks7LCeNbTGYKxvGERkuRn/kgOGeZjE9CO59tkTiX5yL5/GG3v+/Uq55560TjIdAA26vD1HgtuISA
nJHw9l/abA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
DqrovSRJk/VcirDhNt45vZmkehPY/pK0R7/taf6lcRhZKyz03P+ScC8fZ/GhmSREJiuOxDMbXEjH
Du9RnVYYhulgw9thkUInLkN1C5JEEF8GIVsukc+LNqYQ/eGAmY9PyFH0nH6nTjwpAYhq+nsuCC2j
4TsA/bSWHit+THjXOGo=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
S0+ncPFDdfunHVwbMKO+AG9vJB+FUvoPot88lJ+cnj6k2WPn9kWnO41scA3AxQGgVbOzlnYcZ2+K
azc/Why75/XRT763z7cKaOmcKAg8bPIvJ9XZ4vLM9PY4vmiMsAYMEdkG8Y/wsvMcoWxrAXfP/ZYX
fFxWMXfrin0hvKSXPUx3rHesfbey4ntaZ42YSufRJT/WDeVfEGComnEHZMn5NDSlxOZGEk6Cbsw7
HnD7h3+TagYG7dhmpv/LWw012bynz2mgq/CyUptce2j3kdI/CJkFIk9jjBlJjmzBGLFz41l4XNYV
N1R7uOxCqH74rjOUtEkXWAWiwl6zqafww+DQYA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
uku/NS1/XvWFnz9DsLkYMqJBildhOI5uKdLMHab8Imcpp3HUGWRRtYTVsD568zUEVqGb0LEemWnF
1BiMFIx5K/U0mKNQlzSEwoQFPjRoWtTkWLSgZ1sbS0zk7srjr0rRyYCvSSZOe2BSZapPjDG+XWuH
x8OSVh9NKdcExHOr7pYSV7uwWYFLO3WdlWRadFTl+824TPzeASGfStE/q6WwqBxVWHU8muhi620w
jb/XUenp5iorq/R7kXQXP/pioDeP7Z9UXnvpA6lYrkAG+ElRVCOgJ65UZjkJ5xHTb2M6+lGVHFQw
er0R0hsm5XKMxqdhiTtWz4LPAjdK6D0W/4sZhw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
fo4I65SOl3gXLgCteynQjYhvAsjlTHd1Qej64vK26RwWZLP8c+yEimSeqMaRRNNhyZ5js9S/mWHt
8WXZ808SVng0UcOnTBu1F7ihEdkJn6xJ1CQzChhh9KXjJWLNxWTiCBIYNHgCpfM5Cegnbq7GKHiM
IsbCiH1nQqIh5pX/lws+PSrY6CMpJgCsMoE4AcXvO1BwVqdXV6YDvpztVUUes5FW346EjurBryMH
3nJNVy1E5NOIl78mMr4ABVINgrY+5z+XdBffEhBOLc7FElWQ+0eWpnyxkQ/mmEVDuHklWCuqWPwP
dPpmE+tMmXKUC9S/SxVN6OAzQCbZf6NF/Q/c1g==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
FeMaqaveI9n40KaSWGV+sD8x9nhUmB/mijG78Frr1Qc+0hrRAjJ/2VOicQp4OFiJDgQWRkLyxl1B
rsPcu0q5LaSSZpi5oDjVdpV5b7+NsdCsgdbmQjMYD4VQhFReb6RtpIhSiZySDM7ibFgZarQfzTPW
siL1V0Iaiu3WAa2f90M=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BVrvRDsE9s4j+KPLLMw2GTx4ciIqjzp/2TQbp15m6dqaH5yQFyfvoT+tBTjWvZjOB/1loUH26x97
O/eXTJ0bDUnVRUax4MyqSPaTDXlNSPvbV9w2Uu1wl4CBuwjFWWC6aF//78KA8dtUl8h9DZP7b9Yq
09yYHSwtupAflyzZy22pQpAm03VM92j9q2we/0vCk2e0k6Q9EgDtwF7Q8hhLR1UwDWpsIFoaq+Gq
JvIjKAAauDDbN/l1XUDGvNVp/fRk/gVjwzszQfFvito04kBonUkquj7rX61Q0AjPPHzOGVrlK1XA
mmml3t50lI0paCvLwF2CUAgAiLRT362o0+97qw==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
q5tH1RFwULdUBTpZvaSABnDaAiopTQCFhOWVk1J6jm7b1LkP08ssLUTJi1Y3Of84YV0WSLQtnCkD
o0BQAg+dM/fP5N1tIv6r8MCqBiCxe6SUthQFtakX/xI3isOPsnlhxxLDF0kQACQa7KkJNaBPsM5T
lrd8mXIsBBYhF7YpYAGeBRI44VV8zqo72NlI06GToN+qHx0j3M7KtX5NihOLM5suZfyotMbnG/hl
I9XHS1NaapVyJkRUW8US2pLuGhdikICqCtFkZr8+1ngfct+Lex1q/oLT8YV8vO4Kd80KNVKoTXhI
70ID1Y2+02EI0Qott3D29RBCfAARU3Ay++mLzg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
lTdXhrtPIvKT5eFoqNLVCAcmCso+XKvTMKJwmBvh6tz/ff8WacPZD6JBrNE+3TmIq/TmnpBeTg1N
6azijRQ5bY4T5tP8sVilcAY4yja8gTBVhK+kYesOcIVzQmraM6NOYwJcnSg8j98TO5YSE7Psbq+Y
9E4prr2UU2rsc4L+/hiKjGXNh0oIAumT4mbwmnRlTVlMjTyXbjJuK/Nf8JXW88al6WLl2qQtqRFV
/J8EBKNqhRf9pXknJwqQRW9ZC8xrtTGHFaT/nt+GdSfAAh08xnV+wMhaXjngalnhkyCMQZ7JcOvn
oasU/dN82BxGnd6cqYgkxTQn4vXoeKg+YeE74A==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
4PCR6V17qI99aem6GmAleGNaykPXZJlgS7BsadAk/rKX7ZP6PLlzBv10bFwG7E992ojVlODOx4y3
FnoRho2tgpGOPNAJYpQDJJyWzMfl8ZP7H/kbR7EpN3TkBWjPe5iZmGA4crLVZmtgHVPUW02/QENz
Vdj24mfw5t7nePv0i3HUaS9iGpRs644c76+eKPySbmPv99COo2YzPSz1c7wzP99Yw9RX4yPhrXro
2CzOnl4XHG52oL0tSZGnbpr91baV1biHJ5Y2gyhAUPDXYlgvlScK9qKSnJiV9Xk/dwxSFS0Q3R7S
hGvvDxciZOENWFV/4uMQWdDdxQqD+Zj82vLMpw==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 187680)
`pragma protect data_block
b1NBmnntcvfo8aWKu+3mAhw8m6GhmgaZCJ6WWq3ygtuZmGpEbpbQ+FOQiiG8eQnM4/RxkTD5BOQC
fnMqYwoKiHiFhYyrkdSxhTs920V7QSMLBk55pqHiJyTgFrmmLVdzruM/GX/vojTWRnjePwPMOfhr
htR6GVHqVXzB6fISlh1ZKj8SlUz3PfEUDz9zq4lpGk7KDkQnLjhBPhr0UG/UJQbUNVW92KajonC1
g427ZpCIahdEhQ14DR3UfVceFDcwJj4z6O61ycBUMd5DTO6/RtODZVF7Y86WedpuTWBAi2bzXYXq
A1hEN7srye2YZBFYQ+BWOvGI2z45ymNC8y4hpgUot7+IrRNgb4ACV/sSNxaXFvfms9WxUoGaMvSD
sMvIL44LzewALS34QpQPy6ALm4LItTrEE54lC+cnuMLllWX7l5hHoR0VPL3SvuD10YtNHMd5JKzp
XikHp/23fdyv1TAAmHNw0sCXjtsSag0kZ34BTFA9vkHNN/INtLTHSGK4nbn5/w3JIxWNltOR5MVX
5a1noCMfYS02lFGmrgk+8doEgolfH1Xd0S9KM4kMa/sfSxMP5n+jqBZkroONSfZNLvLzoaYxbINw
kzVFObXHIp6dzmWVWm5IZrr6KwcH88fsHip3+S067P46Lg/+5OioabX46YwWIBE7PJ1mABEwVFBf
E8r962/tJ//pvFJ+qgOTCzAb65JhzxIxTgEO7fJJMbbr2w1adkkVYsHPGZ/2gXv+JSWA9zSrujd+
/yjC8/RgNA50VBF+oFTNffWORcO6d2kMeSw5qWvUmX8W19EeQ1ex6kfNkMECnQEB4AnuXFuqHXiS
zoLpBDMTPJPQm7SaKkf0q/Pk6Cwak2cjVUalQywgVnhp/tnxQCbcwNdEEDA5Pg+s9CGVy2qVIgie
K1olD+uDkPVQTrukbdnRq7eyjbbvViVVbxaNdeOw5J5zd4pWhagqsuyHIROiOmltAYbLm7u7tBZi
5Po4ZDwVdAbmUOsR0ZCb92Ejs3cNX0L/ZzQ/pc6wUv77Y5CJONppaHL+2aUFJVJUrSlq8rFWerr+
f4DC05wiwUSDJffO0EmP8bmsVzEkoEEkoLT+PcHDunrcjtLsIY2BrNNgi3MOpQ+pkhbA08KneFsZ
sZvfNYB3dcrMzvBKqd8P1OBrSOo+RbO7doYUwuajAoDAVmcosVaxrmjdWNsm0x++dckappSfSdKf
FbzWOHGsWcMm/qf3BiuITyrUB0jH1quJz9eB+1WyFwNO524NW/Mriapr9JOijKx0vTejoMVejRXe
6wEdGcOhScfdqoDl/b5rrAZ8wWCXhcdSGIVUrRMuSAXswRAUrb87rZyFsY6Wz6nL+axun9oDsUVL
tXVnfETIkykRzVyZO0VYurufQo1hA2m3zpTRTsUerOMTOuXGIFRxJWsBtlhz/5U22ZH6Zhl8jgXG
2qfHJRH+E4Yo91rZrJQad9NxKRNvQSM3gFvfzdShK4SfTJcZFbij25UNi0p2yPxX9ynXgAJ6q2yO
Dg5Kf+7GugGLmXjKSn39hWslCVMYQem+HbMaof9irOpRZePD62mv+aOCEeaXvZKiz3chH1oVMaY4
vV7yfadFoT/m5FUQZMXKBKQt4OKZ9VQSCS49znHEEsJIfdbMrXQZh4Dam4WBla91hsWGLeAvCsj0
+rvvA5PQlRXtGLeoh+dRb1NIuWhRAwj+K/47yj/1EQGcJ+2ZJiu2GabdmCL2hDqDDQuZ6bQIfXSM
aEuGEFv7PR7JDsIxjGqUnxfZDhI/YICpm1NARkgDl566j4+xDzekhS9fAsojpIHidLjk4K6Ic+T6
c76KagdcY+Mj5cZVDxbe4Pf1SKK89iSKHcR62VgiiKXn4XJhxYVAOTY9pFZYoPTcgZ84hgCt4JR2
1vX69kX+o58rueHJF6elouUvIJLzE7Oc9Bpv/Y134Id9/XcrtcwPrzqBzvCQ83SDhQuBhXX8Y1eg
EIv+Wi9qZUXoGlAwtfuW7KnNQIVxrSbKnBOWE5QW55qFNpbYubruCwyWZDsJoQsoAmTokf6H93iv
Yam16JUPdRh221hrumKwpxqyOqalm7sxXJR677Vs1DL1jp0nU6HWG1nvr7twu/phx0h0ZAogudOB
s3b8TRT8qJjO+5neV+SZqCknGLr6XP+hQZUULdl6yzlD3NSfkTCaJdzsR34nH3oL2fOzaxiRJgvH
EMqdk20f58aUPZSVAoQvWaJn3sN1eQ0HyJeRIldvFyTE6szggKyeYh+URxK6jwzTAy6QiCzubcBs
w3s5D1lTP1w8IcqwUfrTk1ig3G6hHSvd1SNWod0H1qXqmU93AVF7f4tv3dwa9oNjmHW1hCSBCai4
d95pMTKR9Xd6ltusjl/zVAZ5CFRbZMKvu4MYjp9bM9XNVA5zalAg9mLwXl9pDjmcKhXSW0GS33sC
YTfD85e36qiHKKO3P7I9Nl98SdChN4gal0hPVqgL1adZlwbS7V9g7V/uPN86fSzdZCgsOiTJ7rrt
MkBQtZu7jL5Qj0Hw25F086rnPeQgc0bq1R3TIKU5Q1JyB/aHLeOWxevpaLPz/DVsjv17vjBfahQ2
ui8xFHBcVOOBUilvu5oAZA9Y4EfAEa9d/Q8oaOKptHiwZkgMzZMThU8Ny24PeQWdtoULQsk3e9RV
gCwv3iS/Zp+NLzX7MqZE5yFPwAiDTjYqZIJAW/J2GoVCWmPu0RFqEfHIOchVx7Nudv91VA2pdgw/
e3hU3FGToXwDhJpwQkBjcyR9M8m6N6yrmYV1Is1FDN3GACIwGsMFEox4m5eGO/OcKDx2MGU03fGH
JGwawiRWcMwdqFnTDHhlOghNWuu4ZLdHrnUCGv/yRtJ8XQr+iZN/1tycAwyKvF0/REsUCd/vlii9
DKSKnlGv1GbCSLluZBOyo9aEOOCaVYETjsskYQrMI8TnLFlAtlSgYNmSRhoNmVCccCjAY0fCYdW1
KKPMq+D9DIzW1P8iVAMCu4PoioZktnS03AHOit1qc+Wl+FzZxpyB+Qks9EYUM2G6a0uxXLmflVdq
kawJKApIkOsh7fIEczAjcR4PoaXl2EJmKwdIpvjs5hxe4ygZf1ghJq1Vf1Adu6DBOqMM8EC7mB98
oCiHv/bmg2d3A/iZbrIkNeIyltkj6UOJf2nI1W90my80i2KlSqv1QqpL8DuBFkCeD/8kXSkw6Sr0
scXnMidqQT7b2x/LvcsEsKfktYcGz+LGXkRbbAeJ8o4///OISIu7hD/LHptIieJm3/5iWz2sr7Ov
Ixvm1YqzK2pMrmDTJkwmrvVgZNCWshGkxOfJaoEUZd1HfmnMsKEkFIlgtV9m9ASRa00eVGxG0zGm
g7cw0qFkiX9DYH0wXjgZBbhsb+qgNbvJNRVnsKwkV929b6pJybSvbkiQhaCr77+bglfAkQDB2gzN
5X0mkaa2Dcmiq+B0UuccXBOBr8bClishIWhIynhj1I/M4tHk5G1E8s6MJn4P6aS47wctnG+13nhy
SR6ghXGTiyvemcdABo9ilZBo0Qz1uxeOg3D5XFGRHugug2fcaCQlHv08Q7TE4k8BbNfkbEsgELke
lc7hYe5lKhximSmUyi5PRyTXsF0Xzks0LAPk3GQcmqKQLC/w1fq2PnBm/L98f8hw7LcVidcBYsod
4xPohlOx9Ma8FLUnOmofZKwDlYJR3YlRNtYel8GaDlMqj+hWfVfhEuENgm0gPUvMTfGPCJtZ83st
onVYAQQehcAP8YDn3BduAE2SfMmqhtj3ArHePTI0OJKV7QnIq+2Lw0YIXrE4ZhsYuySSUlZZM76M
YihXtH8/azmdCwNQ1IhL5oWUT5OgP4yX7uiHzL4Diw9C7PMr4IL34q6Bo7w607ASRwfsoV4MNvba
kwwld9jlz6Gp6cFXdClyd1x+2GyEeu5q7fqfKsRGE91oxAEp5QkN5GoJhqyXby+o9p4rYMZtYj/w
J+OMT9PiPrAERLInFVZvSmJ9l/8XIeeuf6Q6hhB4Hg/9JSwBSnE47/40LP2cLKTqeo4UrVp2DK56
0hRM012xZTHpkB8wbZ3Ychlgak4I/g/WFbTvcenV6B01la4HMsRQFn8m5TmG1Y9c35ObLlHuFiTr
Mrr0bN5YfezXUFy7F1PBSqh1M1yK6eXmNZoVz44DTSAWmh4fCLIiiX5KLZxDwrCP4n3bshe6+279
xe84RUxN3IdWU/oPTh50nzKNCbxU79SUbR9erirjKhLToWq5ICQWp477UZ59++O7fucPNo9Ytdr3
QJCtYQGs1R11sJqh5+g9wrdCbTfcyh0f026PFFkUEqft4oCsvcwueWdP5QjipTXwls8dL+d6TMad
EKaNn8ZFqICPBW92U/ahYAGxxH/sDJStjA1tjgScBhquoKlKgN/3pYiY1EzCykGbZP1NVcGEXiFG
PmJCM89jugc5FgaYGfBF83ZSdeNc2p0nq9qszAYlW/RHD5aJXwlLaVER0qITtQ0FW6+WU//jAwjz
//Own65FiMCZDxBpqVTEdYW37+XEVdfNU4cZfQeUNsoQVUEIW/MZvpWnxeOImXiQ9Ao1fhWXXMqv
nwt3Rd8y4chwZkHXMUIJC9bPp3RlqcEv28NBzDs2jXCnwxeRievb0tpBr7Pnxe7QxY7Rzxr7HDha
rx1rwelhs7ZVTgUjjaU1rQ+WKxqJgGKsM/4R4EpHx0fONN09Qca5Fn7pfWpwWAXwA9+OlmLHgwMK
1ChhuqBUjfaiQzjgHkRi8yRbpkljurlULwj3xp5TJllS3aMIdd5TTIJ3XRS0z1NFqmgzHX05GxlG
XEavhaIOfxN0xcYxAXo4+5/ctUUgmdcuybSuWb3+qdlSWBfKRWfwQ4Jww7cO+CrUZWT0int+IIUz
B/JlQ9Tcp6NDoJIjSrYH09S2agEUGuRwUIJF4TsvDUvZ9H5SwrZ+hhbXofIOkRG27p8JngCCh1WU
bBr9OtPLndDFE7kriYBsmXpoio81lOFIPkBiQrlOD653HaqTqvupnM8cmbF+BmOgWvIr1J90+j45
G90k1EUP5sMjAwvqtL5QBH5M6iCLYmA0V+ygL2tyTMbKjHRa7w+80lAL89S3J3RkQm+uFQxD9Wr6
3h3yO/IJB/1lBdbLC+6Pre36++UQ9EV/QZdGHcQi597EpdlOzQTAD7P2EcCHPwXkLFltTm5r4kJD
C1wFJ0feb530d2kNyForBq333+v2OjHpzcNpJzupYB4RLnDlx1yUEBV6KTeFcU1xNZFC13w+fEbx
6gRVqI0AwbcYRFYNS0q/MW4K63wzkfmf0g6vKDh6p/yq8w54m5yiem4LrCyjx9de7U1/IjzFe0OX
4c6jKXm3AGjAAH44LM+0Yq3pSHJeaUkZdlhm8sBZLWBGWlr+SCr8BPGOp0iHr1jpIoAyc8LeokhL
+R5FyYVrTrNoDiKuba3TjC+1x2dD9f6J6+Sr/lOIG3CPw5g4vC3O75TslixHNMdyRBcW0kjx+1Oq
JgXcPznOTR6NEjg1mNBPirxtoHK/4Ck/RpPLS0f1czF1nmXoj2XTDcN2ix/U/eWUnjjE8RT8iHUd
+u2MTnkncWaq1U8FaeJMn099knEcmO+j3Scj+yWEXik5yJjVGdeeO23n1QUgF8uCluI7hgq+g+Ya
d2kYbiisc5pjY8jjA+dqMtkd/8xQwnH+3EUF8THAQmu65CrhQctsWq2zlz+Vn2zc1tcpB8+6ncOY
lFS3QUHvCRLrXsnlaaEllCTozYjJgD+Ltq2qAMRH5CHFo9V3Ld1Bf/1pfoApJHw8j6BAO3YeY+qA
abq6QLYV4/wnfQ4BOm1EavmCrTgzAoQSLpD4s3qHmnmgm35C/TpkIzcecQbRFy04RaLqB2+D7jgo
6RC2NevoeT/PmAP5rE02H6xSf1/dC0wxJ8omffpZZWcGSwP9yU8KnkwJ4C5IsPbL6IxcuNr7Rrt/
BLtc7DsZ+q4jz9IS7RNLmBqr4aqFbLaH60hSs+iPxD4CMIFxKK0rKpYhluk+oVf1gY91ZBRkxoro
1M5zF8RPpJPRe4ehgtm1JdjMfN+4KHKxCCANzBXKi5oi5oiekHH5xykIrK19oXSteEy2I4ygvLdG
CFV/OUiAMPnAGFnWMPbsEW9X3yk47b8fa6iI6oG8YlQvNmhkKn7xgVP+IAiCBwUn1LFlA2xFCxDs
Am61HwgPqTaxuMdRFYpqcxvG8Bc+zz06Auuu8P0ZTIVy1WCaKQW5uORcrBqXwXwv/4Ap/0u9HQsU
VIMr+/XzfWOEQrPmWPEjgXI54ZcF1GTb1nnfUVi7sJLJg4QXd51/GTJtSCsB6sQmq7B2qJ7hbcUn
OiPCDagrQGF4lrCULdXFfDJOACx9/N6kDN3X5IA62dAxSax5PLFKgyl/GLoiu6YCbxWk2oKwwDVA
YGMzRB6z5cztVCq33fXOFByJo83yE97q02vUCFMiuMraGKD3Plg9MeFS75D1Z+3SpG+AhAVUGqy5
+AF9Ygyjpm1Y+Vb+BmwSb6CoVq51g9iJdj65BZ6B5FvqILa1rd3lQD4/FVSbaBFnb6OY7vPFLeck
EJgzBKrfoZr3hT1yf8CbkqjougSR8sGtbgmJH9JaWNV/15gZDNW1HDWBfsjD7mw8+UGEc9rfOvrb
FUS4RN8vbXlPWBvaJuenaq+tVqi8pnaDWyTWvsovZKg0DDHBuTQD28AoNIFnOlUKhrkGSeBLOwKL
L3epnwTPep7efPTTO8voMY+UTc6+89HSPzcb6so6g2vmsrbQi1E2UG/41MkP4ef1yyvFrNGOoieb
1tlQCfDrEi8pdA4aY+AGfEiefAgaatyjIsG7IwZm+BZKhNAHWIVxjrRuODXW3WVxaAGGBOQoqxzT
ip27AkwlWK00BI1V93LFEnxuZkS1DkIGENWYpJBsP0MTvGVXl3UGoYI6mMI6hNkZjK6MH0z/ZWng
JdSoMCVo2cpouOkCUd4OeyX23VkbJEuRSPG2DrPFDD/ynwdiEkV86ArCILeggbcH2MU/+bQOv6tr
zM1a+hrR+uZQew8hsqD1ZSk75Hbc5twSljDydA5DAe34r9ach38t2zc/G0dDaOXhzi1ZFNB+hy0A
rfQV+GjMIftfvdAdHVMNgAXkUHghXqO/JZIK2jXap266DlsK65U3jpdFCKhehBliFZe8/sAbFIHM
6aMLsGMLttp2hk7piM891Sj9qWiG644w2ayYmb2/OeiHOQfJt2y1yxeoCpwEjoFuXse5a1aM3waG
lNIItURkPGgPjbItFx+S3nquXEcY4l8FBbOLKbZoioEbBGY6o7MeCOiqTHd4KD35f5y+qVbLTek7
2Xw5T6KGsEb0GABEWOfkcpyWHPutX2wyACh0EoNAlB7usoSUtTNj9RXi2gb/aYboQ53kZ68ZZx5S
LatFMCH95KQaevVKlZZt9IJE/Aj2003RQRQP63EvaeB5DrsbtZebv3y5PpaeqiNv5bYtkDaCVIHh
wJhurrQnDTXrU/uPCtVBOWZpeGZLMd5NT9VU9SqzODO0sh8Z+88/PqR8UQi0I74gWtTb3lOXWHVX
EHXp+W+lwQOblv0picQRGFuBBe8Q/BHxXzOMZLKelBEX6dSamxdlswshonh0GZedALFw1cm+aBl4
PPbGsMi7j/M3sEJNAiFOned3O5n8FpjGykYgpFXAtm6c9r2QaOjOHDF0qOjTQtXxQ5QxGYuU7xL9
2SQ9Gtsp97kkh0jDEFL3QzXmxIQLv7HYDsah+iasoOqIkPrCLE28toIiQYOTMyfSAkuiuVwEz7vn
W1aE0kL/ziT2Q4Yfs96i6+QbVJKy3vctGbF2AWTmW9SuL1J6RzX9nvPmS/8rvjUF++Mpz4l2Ov7R
g/zudL4nsfwMYTUIXbIfLiQ5Sh/GwtiyccHyr1uTIUh3kwz4Ai2S7BKWbvAHuS+xDTNXVX/nhvoc
ooZ/rW6xqp9BDAzqZl9GBnf+A/NTePnayUi93uaei3/FccR9UIIkLhrFDb81dvwwIWIOREFYkjqE
y6GDBhHK+9TxDLnzVEypiMvBwPyvdA+gAdmCmZkiHCn9/iHfqE4ZbRBa48qNQ8PYa9sFkApdGroY
SnfcNe0059Ax3NfOD7h2SrU/2gsB9MKN+rh+3QhvFtUD+ToD8QQ5Nfw+lkUjl0fhaMfXP7B8jxAF
NK0eRbsR6YDbPGzfzBD8Dwt5oE+dvMXo8+FRF8k1a9/QydSqWrbs9mspr1OuATI7DHDUEM+mtgNH
YeUIhADdTj4xAj0/Cr3Flv2pOKzYn3Ayqne1KGzTXInkT6Ubxtme06eWs30wxlNzDlPVSXOu4eEp
FSPH9V0QgDasZ9C5I2Q54gRhbMswmavAq+q7dFmV14E7YqC1Bj3xIo1OMfnYV2E5Qw3iIDr6COi9
wqWhDEB/AGg+xBDk3Wx8FIKvlkhWLJdXFp5AtupxxiMxvpboqZAqsNa3GFOo+d6Zpdx2sbSmwGkx
kvLZNggCvNJNp2Lr9AYt/w8Zf/Xmpi0kGx8OTFtHMrqtGI5YKKfzGfALtd1lBJgezOdF7NA2gkcK
m+hUZY/qogG8M/s7fC0u34JLRQMeIMoIgegfOVH3VEKErUv0BEnB0Y7xanULG0sqiUaB4thQkDdm
4FH9qu9WdmhQTQICPzVnmB200lGJaov5pRHqZ4bRVUfyYX2as07C3dKLiJae+tDpfkpVAMu5sNXW
T9bNU8lg542r6qkwILhSGO0G5PFOpOAtzoJAozaixb99ls3f1OrjeD9bRLeOxtX67cVxgrule7oP
x1RMXS2YyD05mQhyqGNqChf863FoDxRzD8vaHar8gaBtmJyGBh/Ab9Xs02Rz9Y0JZen/ecIRFXJU
jBmQRkRXxyHEoFW8kcoDHsD2YyjgfbBwOqIEpQh5ckVTHO7xBlCoHA+BgngzIxEqtSdGvuJ0pnZH
18Ugo52m24iYc1dEc0casMz+CkaIeuycPI61VLlS+tL5NM4Vmbdc1QV0+YRHq0aqMxTLX6TIMwvM
CCVwuxJGfUt93nWzNtyk8PnnMkdmIfWZr3Fdl4v4NR3fz++FzEanpqfoX6hhQCIfDn80ZR61PRFl
QDxbRh/+jKtsgvp4h3DYj6FMYfC1I+mFUmyPERap0DmzT7F5Fmzp+c/SRy//e0yfNFzbes/s1DKg
1JYl8/Gloq7gmsX+k+rYyEraIAipXJHhjIA9zzVckOeOWsUmF1mEyo1baAA4+FFsZbPvoGZnDbHu
iZsrlNwdTBa3U382dN7DoyT5KMiRyqbvu2Tc/BdmC8LhHOHiG+Ys7AxU9q3ksrv9OIUXc4pHs1yM
9/fNVQAspGIpkNtJaKVa/tzuhnBH6B30UR2+Js5YF9vY8cxxGUOzMgdRu36RdtDaTA0xeiy+l+0p
PaseoYRQbTTVJxG73iWf/cQKjKUg7bfej3h6z/LHUwmyhSNlKf9Faqsj2vbrOwo9LUxNNsrTMkEd
xWTfxT/OCgXltavjR+OdflhEBj3pY1S5CVdPhBAT6jHkG5FTnwITuPui3M5o9/HX6WLK2Y9fAE7G
R+N39qQ4SKooVAvFh4sqZpJ60J2Hwu6C2OgK88Q/+yvFF/keEB4e0TkFjK7I1doAiIepqS6DiYAp
y6e9xjtucJZZ0qC7W1aa+h2rV4GsfHHsz6dv9qdQYZvsXx8dTS//1Bc9KFc3dsHC4GXLseZXiIC0
kYkkGPrLHm9xyuqxWfhw6QEv/IJY26eC8TqLkXWPkJ9WeMU7f2SPhObVqW8RYfcppnJtqV1JrycX
0FofBTXXRmg2SvMAEMfH+BSDOtqs3qObr4sPUnOD8u0xC5L16nB6Zfmz75CqU7sqpIJPSW7bfema
VRXlo7u8BUqyOWjP0eM9YW1hyNYQvTIp4mbXI8xbkYVCCs26HO41bqEMMg/deCmXs7/ZMhDjzNDd
4fXvvikVnCTVD8/7ML8uJu7CuNTlJ7j49NS6zxzbrJGkVIvd32NbtZsWqCXQinm2qj0W4+YglcFI
9FoX2ZitMUQ84goSh8AvUhi+I9bOxSHQ5H6nR1mpb9wheuhY18gVjiel9el/rmWclJVgM5SMiOZ7
BLB1KqjxCKUMwdlxU//pg4y+XT1xdBEcYFMkuF+ifreQaSFax3zys6dA5RbmAgo/0ACgwMZeRE5p
Gyah2hMbIvDxOCjO3FbB3nZ5ScTZBAMS9iDCfmtz/5PXJPxElZRUgIxo8plVf0CceiW0McSXB8T6
KbC78d6FiHnQQR6+AaghujVlmqfXt3hELtH5zWKI91RQpJL9pMDgI7gbRc/NI3a7cbfyQhV17drK
nJNP8dQka4lTHQrSY8ucaEoYtPVTQ46Cw5/XcWSsV0sc6V11hqJj1ryd7qg8WbUHYCM2wsoskOWR
2ANgc/7oXomFpZ10iKSXsBmc1fa70GkKqRKq+4mLXMTbWvDT4Eu0gRwwyWvWRHo3PUU8RIAQEXht
MymuD+Qu8f3RQefvBE8L/HZxgU8FzAvJt4zT5mi6kD9lW5fKcUA2UZFqjgbATztpgs0u65tp/wOe
C+bZN0CT39WU69tUsWM5zau5b5tZkgBD9SVY/BGpto2qTW5tsoxm0QAhzMIPgYeA1a+HmkGzvnDc
kObBl9/sEyousKMr5zGZeDB5eX+NWiPhNhkRsipUbmJHiWqP2PI6WmQoIOs/m/+Aeu4C9ERWEmMb
UqX7ndd1BmE6BoTa1AhTe+J2cc7K6Nge1KpabC/Tz4G+fz2SzVIqDWROavn8U+qKRxRmk1OqALv1
OdzazI00xyNQj8mABd6iyeJ5QlzEj/IUaunX55AEv6OejCfJ5S6FPn3rajrrAu6UC8CZRHhYp7A8
2he9w8nIgnSkJCqBVtfMpdM20VY4aPLP5LdBOpFogbAlPlVcPSgxwCYo9ZfZeK7c4aZyD5wZdXuI
ZnbPUTDDPZm6v96zuZLgcFRnyyhhAgPh5ZxlhbBfvQC9lqD2/tHrkJGjhRzqumFMh3LzpBVkUjMN
SHkrV2dNNosVTmq6ut0BR4s0wCV2k6h5/darnmXnt35ln3OkBj3fPATVxs01kFh6UVsBpyLdDIaW
qU8y+9Y5JpmT4DFG+58LCx2khx/+JWWDasqr0+C5HN5sWPy4qI5mFdM7uzXTdId5raVuA709j7pe
IX3ggbrTaA8P3Mpqug+ts6t9u0QPdR4YDzjQUzztehcPN+pif8kYUgC7EaXilF/ypFRMbEx3oLnv
IJW++5UIraDQe6ys6ea65Xmgw9xYmylxzUSeFau3DDyZqVZp53eqLQ3hN1PR53KYorLFlkD34A2x
4fZK3+VighXCk/DnYuY6rFdX/sWlvAFLJU9rbz35H45Md6pwlAMdmwdXCd9oCpmlP3Ha3j7PNbkm
pZGn1WTyM3f6/cfhYd5Uxe0bpWUOUbNnLd3eaX1Slo2xOz/cQVpheiSSZ/LhXqRM/EPJrLOZWmQr
0kmNS4tFwE/baHnGgEO6lZJr0rfH34a6TOL6YJ80VDRtHXBb9RE6k5Tltxo4McRLyuXqmibxV2eL
0+0NHquoqwWoRQpx6PxrHvnkqrAdl8rRGvyOXPDgKcDSzeHsoE+Qz+jdYWLgYrJ2dI6Pegr9DakA
1n5PxDvEOcp7YGZhFZNzg69AD8OUoUH2UzwbVUyLRWOLkPxryR2QGPdG243b2yXrjXJBATiyKlH4
TYQoLrm+WeWrNP7UhKtOZky/mAq/1uJ0WyjgrUwIn3Zhgva06jM2bGaUejMH/SbvTT1rOohFmtPG
I7BW0DwpPCEQuEsOBWwQ7OkpAaVSkri7SCpsIK3e/GZTkamh19nvg2luujI55vRnAqX6GUeQ5OSL
sPH5ykxFE/uX/p2upbdXDXvayvHlsvLNbPoeuLREuo8lI1Po5dmAIH5OEgCY6O/T1ddw1EIErhNu
mOg06BXNRHik5wA8GHZnxgzKL81x+d0Ce/LjAb/3RyE3LLcQe2MmF4Clzua6xjOBcnhR2vnIrvY6
D7WRlHoOFshTtUnUf1ZRml5u4rCGUY9bcLSDHwV8EIXxlcwZz4i7HSTfS9wHoXUg3hDLgl/zIGSE
cSrxxScum0o5beqI/R84nkIdubOm4istAaMBfx57VSL1HLQomqeJKfBKXdDPsVvsJChC3FsBriIm
d377ItDqJKue9CfYoSIQjKAqaViH8gMtwRaiG4P68LP7iCC3CQrtbCmzGjk2swW4Yd8g3Ja2jHkK
mjx/2uMikuZzDN/sk6kmwcVXcyCmEiyLaxd8B4+zHsY6XlnCnO0/lpSXGc1pC4RDAZzFm3pAueFl
SadoOlKaQ2i+zzqYUe6RT0Eu2gnbBTU3IjzIBlHbC9viqy3uzUDDLR+eBrCyxQvelwIOn+WkfS/U
Vunhy4I+xXdvo8lN3vIrzDk7dZqhjToNYnk3dmsNS9G32eAzTvLucG0OU/lcDwEDA7fGOx/YNwXq
kNQjPq0MjZBFhtriQb9o63xQWJ8lNBPaQ6Yd5OVCDUhENhZskadY3ghYyDgqsFF5PJjD+w1/bDGC
FlMoao7VbdNFg48tDcRVINJf/zFZd13xzqkme8uslVljZXOqsI5v4jJhUjjHDmyWvKnGsTtPAZ/E
gWSEH8RTc/4wxm4O+sIjLOCs2j7f6UEfc1I16p4myZoy8OwDgPlc/4f0vNaUO6SKLFz4L5pfLvu8
zPhc9G4u0W1srbhra9gIfFuYuC3q2cqzrMOoAjFeTV+vx5EiIbUPfaov8omz1x6LHmOOiQ6WygQE
O6XLcoS9euiC7v9GpzFmgNIgm6zqphboFn0RIeC78cqkn3azOuFj+cMYzDKeDO4r4kcfFIuBHEXl
/ACdF8rPshDnEFbSBrdeO6EysxlhG7qg89dOPogh7Vy0WmltXlzXJdegP8KBBBZQXwc4FLKGR9up
/eFwMk8aZ9StFO2dE9ePppWJHHCnK9i0181gU8AdTFz1EbFaMbki+IkJxo0aiIwS9lmsUieo94Rl
OMJR7t7gQ2IbqtzsjQXcigmVxwMwa74c3ZWCfOevD64IsRKp57cItn31Jq5gGdtEKGpoXxFLh1yR
HFq3nbsGfvvg6trX7QwxVy3vmnwFI353IZ7TBaOzt/0hEcbUwIRv1r1VIxHaQHBQvLquwMWNUou+
wPAFWl/bsigSU+A0cG9jEXBy3YpaA9/0E8shC9j0mn9etPGmf/uSBa5n/wUbbmkTMTuGFEcCJ3oR
WanTyaHAAnUNoetyVT2AnCbkz+ead13iKHFLhqUkC51Ronj4vbd7n34+K/HfuoUAPwYkxVLMlfId
Np8MhMEqRx94IU31YJKW2+eevtRAw8CYRlbG1/QPyG2og6PP+Zruxqi2R4TgKVHpmYghj+XIXxp6
diodfm1AoRKIDK8NuThYbB93ZiBWFYrbpn/6akHvKQ3ne720iU74rznG4TmS09AoN+IZBwqVIzca
ROhA8szZ0ReBkUjBwottR6KaskbuiSZvHQ5qpfpiFVtghZdhNgfUqaIisTM6GRofsfiUbsuzpTS1
ZvDPaUl8JbJe01Y9SuTPlbC7RUCoEJgGvMK/AS81r8tv85WEOMWbScDzZFyhchiCGh3HUOUOg6DO
9CJag8FzuuzeolUywKQtjLrVGvsub7tgu8pf0M0dPd3BK0eS2wNsnvbNC+SvawTwe4DytvtpSV8m
QAULwPG8PBySOx483KQwQCi/F/xMe335nMIMHm/b5k49sCq7z0oCC42+RP6TjPdedVrCHqMmaYB/
KJCzeaioeYEWc8JprGONfwYgfB9Pwve7UMHTe4WHh0PyvdgT01MVcAqGeZeMK8iWuIn6V01ZtYkI
Mg/nEtDvaBoiG1fAiJXfH6e6fjekCwNxRc3yuRZlKk4J+UWClMi2H1/zlFOkol65ftPPsJeKmWJa
hl22HWfhQ8gz+3xOnvWDlnuxq1iVE9C4XLBX9Cjn8JU2Q6aoMTOhB34bz+WpgVuj1Vnm1XkH+WnM
mz9NaDyUN5zkxKgqRo1AMm5kRoCdcoLelH2buL6mRIkylWIqxI614eGqyiWT9LiBdLaXCCwRzyWk
+tASd/nf5iD6i0eqS1BszbMej/peCPFUjbR4Q+moGd7QaLVs2THY49R2dD0TkGJaIBSQlFBVV6qZ
sgEyn1Kg9o4ZP8lG0608WJdMbql+WJIG7lP0aVDwsXNMBWT4+R7xE3arBaMJCLGwmQ4DuwYDFm2c
1GwLetx8Vyfdc8slsEdV5RDzSlGAYLKLG6Btn13OC7HGahCUSe86RUn4aRlqY44AhTX7XSM0tkrE
VG/993mR8E1kHhMD38i69HoxsUCIhXPNzIUnbLME1UcU8bTeqW0HL97L+Rk9z5JspWGprzwIJeFD
UxIrYUwjjS0u89JdSVkvZ034P41127Tj6Fj7kQb7Ikm2BSfpdocPWwMDSCno9drZB7ZVJtnySRZv
4wTFcTBaivNDfRplq0GfbOyF3sCuKm+FeXqWG9wQHObcyDKRMkvNfgfG25XEeh6aspqIz9kb0NT6
F5SbgA1aFhCX9txbJRrC7Ft49xxX4cuhqMxGTgMDuZ9oKtZuAD/H4uBgBwDMZGroapMSiWDSTlqh
BQsAft7R+zF5Vtw8Mu4IhtzKs6dyAycL1OOiHSLaykK78t1LxcHqQXYF6b1fBdIMQeP5Vo89kKCO
ZV0OJJWplKIVBEEPnggqgOfDtdl0wZhTnEAUNDBybbjD8EBm58SXopXsL3kXK/LaMx8rWmEzNWRr
TL9ouy11Ki1s6bChxjKKvCFcqC2M/a4R3WFLVKqLQoQiNjXoNVbtU5cOYnyfv4fOeyn7UZ6+wnmM
/xO7FS/cni9RUbqADZGi0yOKRRNWBQ/d3MhvWLKsPeMuIp/yDVmc65sF44DlfwIUm5xxrWzVQ/18
sVlH9irqb8gVl0BxMPDPpvv4rwHj2J7R5p29pCSXYT77bnTb2uVacIYJBOdU+GCfBQRnvDgyl7Zh
2PFr3CLZUYQ2UUNLrdd0ED7ZzcrggLPfztU2w+TAsMbqwKSdQ21nqJE6ByMWHti4bjZV1Ws+2vSP
L/YnRDwz8ta+nWx9KesXjztu4njr6svvdLP4ni5pWA8hC4dlTySUR/JSrGR74HEAWjM+JbrIW+og
2WdarqzrNADc7fJutqGPFo1BRXlVSs6+sgMfPllUU0Gcn9WOi/VF0l/3cWo2SltdmWycBJfSMTg+
2SKU2eiiq3DAGgVaCEw5Tobd/eoWEnRs1dO7dUvs2J0BgMcBALzPObNb1WYDqLCqlrBxdNSUQtP2
IBkYlZPiA+dBROyRzD+dHd0PU0fx2hvLut8VGWwDa/T8nI91Kab1Hq1ZBCouBtImu6lymJB8miLQ
7Eai56i+XMnamjehOAv8kVKg4/yFk4eUjEFo0a4stTLSpnt+bDvxw+5V0YIgKi3c3Q5FyWlt7cFq
7vbruu+FVFCszmyccWsMNjpv+dlcK8yjkCEhW09WZCOWFQrXAe9/A9y+cGEnkQ2BIV4vJ1Y98WtC
Za4EVqEtDmcBsHpY3IsOM4GXTLgxrb0S0Q6gZqGzsVaqSplOvxYHtgT47igATQqRajcthcbRAV9b
P/oLLfKrMxBZ4hK0SLH0iPnnTBbkNFu56JHbyqahcDuAiKhWLpvW3GRBbf6l6MOHsGeYfT34Zue1
7C565zCu506I6+aKZuhM5FPTqNpuMd3Y09Fav3PyPfKzIq3rk+b1RiQOwzd3tLwUCwsLf39jnNXk
7u9le5UvaitINMfsIfONChP4/K0ySr+7sX2+RJZop272cIdGCP19ULsKGxDJtYEDANbSijSFL7lV
N+/vsOkvyb8aI3VPY9odGc1YG8AOhSP1ObSIpSQcYKhsv7BbYVAu6dbrxQ1e5naC7mlCuznqlrBv
yU3TJJ7JrrfdOJ7xrk46esT2lmT2LP7EXcsF6b7OqAoDCy6LX6hQLklNyd/X83T61kxzqVTGQAaU
GQGxCU+boQFPd2I56XS+2aGx2GhiQVtrlMaO69Z1jPZEBy+fMa2labV+7ZG+bgSLmi8DU53MjL5V
bTVm+idMfrnAJIoB6Pdxae1NUfTxBCtIAZ6NBWMLtXWXwZSnDezJ0943XPqFUftOOHksZbEltUq2
nMWm7GogHz3/tXL1P6Gc1uCP47SVRmFm928RtJg4zHQn0kGUhTuF0kwXiW3fxH0SxENwKzn1GLyO
rprnVdZOf7okE8+KD3VUiZ+0ZQyJi2RAZEmTTFQQbi4bf5cUMqp7xlnzZ6LeqoIDTARjnP9QNbA9
t5qrJ2mCBq4KxiiFJkrHZ1LIHNPfWtYwmZhBLNckl9/l5pk/CwI0/xTJY1PViHZR3HIu9qpFWfsA
s3J88nBnawP8uf9XV/6kaMoKtk2EReh1cjL31wxmky+m1KL0ERuhiaN8ZnDeae5M5bdzTbu5+wQs
6G9otlIKnjd6MIc3Ym/qxOsv9ypQ/ncYcgvCLNwh0n+IPI9Y+UikQRHJQuT8wmvDGZ3dfrShOkHz
feAeRIjMQOSftFixGOozPiTPbglDlnjXeoHlDFkbxgIJBrdqbgeZgreG+qC3EPwxtdy/WQ+KDOOo
mAFBmjwOGWmh0DlrVHeM9CyIRyUcM8Na02C3ZmFdQ/GoDVQv8JmjdOOU6mEpV4zJT6pa/pamoC6O
KYTGgPLKtr3Vj6PhsN5crNmxe1mCQWaVbIYXYqagR3WEbaYoDEtb1/fiiVoC0e8KWAgJ8OMThMx0
U0MQGbOi6WwEeOS8quKPH3UAabr2Du/byPT8OOOiNVv5qrW7EH5G7AiXfVX/iOhOVtPjMd/e7omM
2oKePmedNKxNsEyMtbtfB0MLaE97vLitn37PmIMJ6WdwwtmXRrMKxv8i8KWYCng7pTGDwLFxmdPv
4Rzh0Gm1QdoP81gSRiJc/Z4v7rX+Q1+ysLl97KvYiBfyn8TZnSBK177h60Mz6x5Om+H6Hon3nh6O
A4DUeVruK569mLR8lnDdwczK9H383yV5R72iy5A4VHRC687RDmv0ss1Itc98f+Kl33dkSkdwOwTz
cgwi/AzkoWtwa+j68h9FINTgzD5lb7V44Gc62b1+yWsNSUM86v4GE/Y4VUtU9Js8RAPA93n8G2Wg
gsCvUZm5ByN216KwKdqevh23gtRZx7wJYhji8yvNrgTM4wx7mPT8ENOALqmpSuyRGrz9rPSDVkYt
PLqVCNXtjvUUs8DVkllKARtBTU63G0fy3qRIpfmT1M64OYTBIJQ3W6lgzq5YpGgDuFbo4IR+YDom
NS+scv6ghhq0Dmjan+VukuGrL+hSz5HsPDJk+gwjlkKL/bL+8udgB4XkefjaFEjnpayn8yRvi6Xl
mSqA26Ei+OXTZnZAbUrMiYYtp8CNHT2GlKseqnpZzWRf0Y3wreKA2JrA14YNpDmIBsNY4KSNOCnh
3t35T3QwO2YpzxeszbXpdH1/EEIeg8sSd6rBbvgnxkh70T3cAiUbqxFh4nzFO349M+pwVD1vtnHd
YDMiy9j+gG4UZ4CU/zzjwjKerZx9EnxLPSRawd0PSynWi4L1BfJXEiewtVG8B6RbgfRs/t2o0oF+
88NPAdjzdq+44k8KPiaD9d/t/G+4ssWmJakPHHDzZjxbkf4uZVabmwXShIPXAK6TKMxbEJJ3YS8T
JwETyQgRvT5j4bUqpoCLiM0IiAA6VTCyqx3b5FjUJHxHmqCB88HVb0nsuLjdC1QU4yFoRJmsBRlS
RA4lpgfQuKCLeAd+beELVgrSawDoffLPYSkfkWmMCafztF9GDHce+QGhkX2ZSDk+Ed8ilh14gr3p
eG1zA2c6fUNvDmQpowW0QlPBVe1jPU3lDEDoENTWBJEYoPms24i7Luw2WvrJ90lIO0OZ4N4IEsh7
SqhAGYWDtOM6wyNt4n9+3qwEtSgfEN9ydToDz6+i8Jfuo5iR5SpP+aKL5AiLefwTU08KNwUWdPNJ
bBYGFF4znclmB/aIpj8wKxeHxI04CDw5BdEYiEuxnanQAND8TgizXETtX1YiiUfB4cf4ZdgelBF5
Mly97en7Xhh5WXtq8wUhuX69NXCuSluTbCGxfkiHUcP97/gZnWNFJgK7RTCucFdlDbJ+rKWPgL0P
dO66K1d7jQifr1KApZ80S3Ypg4mFXlROYztBE/R6+o11uIhval78CS2LzcAXIBIT8xmbj/R4UdAd
LAzR1hZAtNIlOQUZAkbo2vkaTnO2fM2QZVKfxoJYkRAcjL/pJ0l0Xm3fEKKTmmD7NMiSEwqmQFbd
f3Rl1MlCVZKC8nDUhom4/ALO7GONJFbP6ntJl0e87+6zZkh5ZSoFloyWTK6r8rEb7PWlY4lAj70H
irfOLs8nLrKi6fGzZJGHZLwYzYVU5j34wxnsFqtB2SdVappMfJKED3LrcJWsm5Tx8UUlTfDdf1jF
A2y9Svb+KQhJJbgKPnkILwn62XHXrzl4zMnAwNeqFV2zVmQgZsYVR19cobQt9mBDulr5V9Knhc/5
/kdIXjPwhnyaHfCKfvJQpOqn59P+OYwUom2ewkvU9qN/XQbetoozdEESYAWmM86Oq6pYPopoXWnx
WUHNhosQEtqxYGPk+kLZQaQe+ymN0wSN1PGakoSrw/s2JgPRurQqGu99Ewwthme6xI8fYaZYIdQt
3sJEyWdSKFWIBk4Ft9UDyDiKP+gvGe0t0C0vRG/D3W5EMr++EcIkhlHg6TXvq7s6/jd6Dy/mW92L
4HZj5Nycsx3VvE/zn76bddyJjDyRL85p1RrMh8K37bc1YRgTY1qciIr94rKBrPqsNYYNqgZYEuAQ
HAJEtBlOu8P8QFvsoypETDD3esULZ3ajrGMxhSuG3pV78ddN4+K9bpwu4TE9YOJfP2Sac6p07Yym
qztMYqhcyWrX4VFNTPQawvjRtSzIVfu2Zn6D8YrH/LgaclQPn517HitNgVouL6omDGwKD8HQ/Luy
XWaSunSjRzrOoRLVo6LLQmEQ4TnXXZRUzKl5Ak7gOYsCM/vdN4Z06PFHZsOxrp+yHwcxe3jwfJjX
jSCaDN8AL68oEZSM74LwiMkmsBPo86+FMW9OlwTpvhb8/DGCLsCYzkkjn2FB2PKIEJs4/9WPMVFP
qcqTujDXLLGfWuEPgvSpxN5ZpfxBgEAZGzdzT+S+7olIO3gYya8nxleuUyba4BeIb7IJg/VMD50B
IMVfEMB1bMhS2/HBJPf/2uOzla2ldZFzYM9PiM6qSPFfXooy912EvI6b0/YQHNNhZnDClTVsSI3U
M2Pc8EMIygiBSSYhLU3qB5NgN+VdzhyMTbkiloxRyVBR1Tr66T0cswqugcE6AJAdxYTcq3o1n75/
7wtFGwHPBAjh6YPwX7JjsOSQ479eOKDeRVz2F8cQkRt2oSdQb4o+FSuTJefA5sgxlxzlvSrGDy2G
T9RReTGnvSS0GayjRc4xXqKGVMwaEit0gj0LvNb74lsQCo+/USZwoZdQkpnMQHxSsgLU+4pmvaer
dOJkIbxC4wxQrEzm70QJuHazFZvzqHufjps/9Muk6YpQ72FS4frtmMINA5pT9EhIXJYdFS6yYRtx
skQd1OxEwqzon+iR9AxkWX7s7+PHNafR6sCIuc0GN38SshOgqSP1zTUJkg8DlriqaG/lqXrjEAK2
9LZCMpbT7ydmwgMKMUim4KGPu5ihrbY6fDejjPCjzsrvM2IR4CjbpMcva39mhG6jRqiRUZFzmcQU
He/K7n5W+gZpfS7py5/Sxr7A3EDKV2UBWrKcZJORJKaddmg+JLmg1Iv8tIV1nedzrewBYSJ/fY60
aAm1sr3U7eupXMpIi/oOmPwLA9GiBHkTG4bgaON+dlBejroAbuFIFGakI6KLrt57iPemgLi9UfaK
5bdzp2JkUdoXxmOAAUG/sg3Gx+vVUyYX+vyJSTt4lmD2UTlFMGy27XHtw/o+rb6B4BBMVW49ZgjZ
+yLbF8wkHDgCbMjj2rQvX0JVm0kERdOPcWpk5NQNUBOM6Ah4cxVKAEs4sCyOyrz8DUm+Llf2T1We
gAsY4NYH0TlkZoPbwTnPfPCBqrlKMJCRg15zPTeJe+1Tlt8wuxC5j7tBEWLdJb8MzEPiPJMgG65u
b5z8SJtmzKA9ZsDTHUTuZ8PeOhDfAUkyREXATlLDw0Xjs82ElyMuWVPMx9K48gwf3/eEfhiFZnfx
wZFY82MeReKLnTuap56+IXr0pr/RIKtPosdFyZhszavvOQ3zXVLtDDE12ht1yIuSVS75+DSEko/6
/TdAPnc3KMw5laeQuym1rbTh7TNUHXlc1iRrkhzqRw3sYRuZV9pM5tCQ34WJnUdcWBC/NOdvyifM
mH+l+ZtMUEvxyo66GVaErTIm+Ard+db/RkXLwPgvAQxIY/X3wmpJdTYuQ5owyVuxv89NB5FVuWPo
FaGKudosi0rCUpMGo4A2qYuw/DmItTu0XWh6+Wz5bbplqWBaOoNlPXqLyj8s2fli1tZFAmyIXJ/r
dsQzWGDg9Kw98P4pn9m0GXdNx8esnW0LfbpZthBBBowKEJot1uGR0MVLqDn0o7/tyb0iz5f+ZLRc
+8NNFOuJvZZdjLgRCrhaZnbiyoXwSglyiWp3DmvinEJkzBZjSzSgowJP7kcmUnVgoOSq+m/c2Hao
Up8+I6Z1KcGZviMhFsxV5khDjy0jImrkFSKce4OSxS6RmeoIKzqUnyuyP+9d3hIbBNml2tnJRQEy
Rmhn4DGMJJsf0dHLbQtB8CzbXXECpurJUkKBYHZvX38fDtRURejF0zT+5xvvrTghVs2UZdB642fd
zAGULsvNCttf35H7lTIAZ4mOLrCS9zmmOMYIVs8jGKiMphDqBxgPDiNOLMRoKAZaX9kWJrf+a4Sy
FCIaPuGetuiGQXm3RfLp0cF6RjMEIvCMuR7JHmx7W7vkDfbWecmiGt8P08MzGPpqOAV8/mBQodcV
rmDxMHaEPoBq82+N72rtAAdJlnQRNDVqmwu0IgLhpf3tfUmPUDtDg1NxyGcc9hGD4uGgFkxni7/e
ZoBnQRhZioJu7HNn/atxn1R+pqQbIJLssZ9FgeW6QW3B8Is7TuM0DLd4EzHMnoDVLdPXhW82KFfv
yX75cQcAYvACwjV3d9unFBV4GvppDnWlczsUcspaRXaZqBmR3NEWTTW9H4ILZkXbOw11RU0ZcOzI
6wFd0J1WyVQVbwgOVW1YUtc8nuxG4GtSvZGwMmEaVg7ndbtj/KKNJwqy/pTvgkUCHJtM3RA+cK1m
wtnSa5BVhZyeWgOPphVRikfz2ZvQF1KAnkrTA+6Ik7hvxi+0Ou0c9vyRWR7BbTMr+Lh19/N5oudS
lN5+dXtTmoAXs2OLlFQQuRDDJ6RFI33DWGg/PKzlAf1pAl8vwUx4WxtCzrk26dK1HNfKfv0EU2+V
oKcVaUVTkCy20bujP0OKEokS+oDzJcXHQNbqJJEFE/3N7E1K7upaHp/HyeAgdLIEwY2X1OmzZpQo
IViDS8VxU/2sKilo5Ra90UqAHrQ1LN4UqEK6cuNYsvNCKluH9pLB1YqYkze2tVAr49V1wwu3765T
qrQvjDrIl/IVguIQTntoyDCGbGLNCdhSrkzOucW1/JgfgptKmgmsm4KyNrV8gt5cFnTaf/Mwl+XV
OZmeQnkoUMnEvbapvB48Oct0j3Adh7KcV9muF2e7omaaVdWHNWeL9SZpf4OF2iGwVOypfcBQP1MI
aP40arHdqh3yNWhDHTsD3k8mtNU4GiUxyF0JYytWkO2ZZ6ry4BnU8GRV4sfind+0NRg5/bvAxIbG
aMqUXYxoWPPV4M8xwNTAOQGJ8UVpU/9pym6y4wNXGIbB1JQzhGaVbaws2ZpLOgDnIeWi1SzfGv2D
hQMehN3tCdlJUh8v04m19sK712MhTj9m809yxD1LUIt+JP1fQq9p/8eLPAAi3rEPzylpBz0TpxYK
nf4uU3/1J9le10wfw/IPa05Vc8ARdAlKWNeQXbMMLKLWJtlVgz3zFu6oFCbEBhWCshCApQBJARSL
fpb1G2JUnB6qif/XjH9T8mpwiuw2I9iwiwn3bBikJYiboMiGGIsnfXWJiHUGkjGsMqSbnYtqzs+5
6y+JmsuYGtOLEC22hFdsEWWTdTiluJkdZPSCOmkwgiMTG74suxz0F1M6czjRKjmWBP/CVloadx2m
wiXZN5/YUZeZS688CYeyA5C3d1pVEdh5K6dQuPW03vcF9lwHv5hV9bviZqKoQQXSNSLts3Vht9UI
ICAm5pS0a6Hstl54uY6yS/haQSFifJzOVgHafGgAT2q2zlUNFdTlHmCMhRFM46FC8Io3jVS2G8h6
XWlrBgFL6FxHWisTJ3L8R7UBSWQVCCpSxfv4TSi0AZhdJOA2VTIDD5LZadGfYJPqifw0plsZI31A
YR6cNbvkUEfO3g226RI0LsvEZC+5w4nif4ZFYiwWkz7qE6iee0f5DXuUWmWaMOR7+VKlhrRblgU8
0D1C5+9AzUSRQQhPMFh2dQa00c/KKK44RuW8tZMnpSNgzkb3BrZpP3cjErYG2yCD107+XEIJ3GbV
eKqBdNusQcQJN9wd+rj8vMnLB/DpP+p89nOnWECwyYUVEoYun9RZ4mcRJ/DMPi7+xIP/eIQqZQAM
DUo34krdsxpxeooY3zwP5hcVPfhxzQ9bzuwuy8Bmwwc6XZp20JHM9hViVCPN9rE4FSNUp+CLTtOR
TKTIM6xQLXLvGizewEpCz7Obo9Wbqvy/edZrDjLHZKBFT2n5VL2W4R2GVHEAEer1HYnV/HbrTtc6
OM720Nq8wJtiLv2HeVMHIYpiQIKcnK6psoLCAD+F7yiS9hfnmvFlB7TevbCueeHLddLUHNQ7UWAT
LJ+2GD+zCqh1gv1u/2SZ4/xywL5QRaaE90ZoljrqBmOLo105i/QeKFO+lz595+SxxsTT5hT2Rgo5
GRrHsDOuxCeSvzlg3bszHURjaAm4GJSvpoZ4/y/jtJ4i5j66b9EDt5KIV44DH+5YPsIvbZes9Ccg
dnuYFfV0oOFxYqBXYx8EqlSorybMjsyVtS8IEOFnDKvwqk3wxoXnFc8paeGKBQS4SmHrSSf8x4YH
4nS46yMfkK61GS/6icPJKDrltz1Vk30lFHvX6ABiLSX6rrnOx+yM65ApOf2+lsBsseZD+ipHsbi1
cMX3VxL5D3bl2ZR7QhjcwYtIktJduCZRQPHU23xp43X2RRZiSX2h6ux8ycbwoOxlkrpJUCk8l0xL
Wpuru2d2cEosW9hGhSTQ74NjLclX0+6beXaxD0F583riP6BzKAmOe8dkORzMNviYNe9scrhqQhEQ
FtvB4HMvsH1qth8Gc2m/yK3xL7JX5FyOywgO5UYLacNSwm3KB4E/3qFHKplaClQDlifHB1Rtblg2
qsY71jeLyq2Zag3i99Zl4PLuQ4y0yDwjPRjo8Cit2QHaVKpkqn2ooPlDbzp2wHG95jlfHK8EPTGc
/ZfAAZ4BNVrBczLObAcY28bAEwgiPiwkVf/qwNRPvTImIgobFpOfZuMoI9p/31m0MaSxCT9H7Cub
Yf3aWLpq3E8qojEXQCc/219XR+E/f4GnnQUi8lu4nWTXsaLeAa60Se3qVoAKVjv7Q6mLoiXuc1ol
2wnIZzc0xx//IqxiPjQR2Ajv+MHLuqZ3cWaK6MG5hjWGHhsUv4Zrh3aBOGipAxhmX0DU+BFly3fk
hIrSiwM1v1uldLTIwnq+fBiAw0NcilEPuz18YbCR54+7s0Z+T2s+hoHl73/NSmbGiCpx4fbKe5Xj
1/JS646Ibv+gukdicJHERlnAHJ80oi7T6w2ojHZlGB4zfNiFD1xRfaMC3ZkX3AO5HaRbqmMndlZl
YX302DggPPy9G967g1lWGm/tkmDmNDJRe7YhzolIEciby0USuDXdA5fYzInIzspa8JVPvxyDhWIE
rd1G9P4q/ZvU0rHJjMg4oR4korjKAYBlB1pAI9wNC43L5HdcSYfwtx2/rrXpbTI5zqPMtNNlPNEH
9Ce6WRp6jfuO/x8onaaTRamzXabHiBn1KjR+ce8oh2xJY3N928LsMr4ULNwvKE9VLalbeJ8B1d5d
Nap5l8uiaMXfhiQJeuNv1qRicuGa3uSrbCm4ISYSgGVqujY34g75DtKPiRktBgHjF7VPg5U0M/q/
P8VIE8NZu4ITzZtBpWNRQnlq+Kjm6xjB3kpOTKxpsBcENKGjdH1gfIahnrwnAVP84bGSp0DOxa8M
Tzq6eozYeqMgFMHLmkQAM4vV3fjkPsD+CJ+9RiS2SUXzHSnn3xMqpxtySlAn5AVMk/c6oKWm9nzv
8AGmVu3ZcLPYXOd8TTtUjhxzA7t1B6qFCTGflV81LMqBmSlTDGl1hMa2EqcuLk9mkUAIm4vYlQNv
uALMjY3znLys2ByLLxkFo4/HcLB0yVdrpSxbJUiY9tRaF8kGlomg7j/IyGalgma+RMdHbwbn3V8o
fDSYvTGQdTkko4zY7tARNqO2ltGZU9T402rDPIpUJXdqveGMfbijfXtLZF04sE1f6tyqfY5bNsqc
O4YdkHZsWCtYvFS6JB5Q6QHtSAquAKyhLBAgfZEclqW82VOrgZbi0pNJpnJie3Tax2+NlLpB3po9
SQWtDJ7l+a2kKiSU9qFaq3/oib7pnNd52c/pFmcBO/vXlUJsmZ4d/GG9N1ohvpYC1hCPbLIvwWiE
jjVV8CW7vpS0XDmUoOoKX8X/mW+2cJ43vjM6G9gblLF5OP09eZVhBfytkHJ1GCxPigRb446sEfec
y0RUjiOXldCMnEGnfH7y4POYFA/BKhXHjKE7HxbU1Lzz6GO7NQxuxXXHFPp3elDSmKI06Dc9Oz5r
X6ndou8U9XiqJCfZd4Y4r3egd0Pwx7z97bfwB7HAB86voQ1dHULvVWKdv6cLyh9I31BgEUQy23nk
g9tFt4Y6KF3gZ95XdsAskg0AxIu/XcCYrfK5U0ZVYyf2xgYULi4/m1JqSWB0XzWsIOCmbCKjzpYf
vf2P647/rde6ciuUDV0iflZfzkXPxf75xulGVTCxcPQ2bKcaMCqqCdAMDRh8QRO4N8Qg1Ms3TWA7
2f6sugf3H1PDDZgBs+zbN/8MXHZi2kbP9bAnQ6jiMId4nCTqSjXrex5768gj0cxRmkmyErQYZLF8
DuaUYeaH9aCMm5NLUVY511w4qubwNwY+/VkAeXfGLNWx6W7vDnQs1b/WCynpD5poc0KU80pxLHjV
icFefjPF/drmZhKlSdaejqJpTo/VUPVC8zE6wG17tJeHlIR0Twpl+J7OzJzZjd9iUNpapNphhGrD
CKVjhxY+byyZ4wedlhOCISIXPtAsTMJG6+cNIzlWO0JNiNU9zMwGu7B9kXtV+eupP3TMguuJTdyd
bc+mZUbvFOpLRfXfzPPVv1UzPD0Vxv4qNaimHF1rsNSBicexyHw9OOFyT03AAfKdmX4gTse2enMe
6odkaUpKoTti48CcL2RLrYU3wPdSIQxSPqzFZ9ab1nUr5H8kX9mQMxr9yB4Mt5jf41EpGU1E94Es
J3c1bFkLlNtL8DL/rokDdb2hvX0h0e10OcaYkHLdPhCodtVoISfE5AjOIdlAvq67AZzXcSNynpVE
3ZIKuzY5DR2EpUjQCWDJA/igv4hKq9vTM6s3txIhwdtmd5qsxs3r9cIEcMHd27HY4jULLEISwHeA
zCo0jk+rQLzlS/U+pjkGyzyoUViAFTY6cGeV3ZEw8zXwET0IlWT2jb+d3PlFTafNG3MXPtkHywfd
jda4XI1wmPen9cQ4UltvqRCc3f4fiZyMLvw3K1ucTu7SpT5A+058rKdIQC4WY2nUrzoeKOKzyjDR
mpWn+S81AH1SdCnf72rE2TffrfcQQEqnc2JbBl6+1FGIJxp36W6GpB5v39rBE0Ql2Oq6XGZ+dryV
1Fk9IjqsCyhHhQJudm/zbSS0Zz03v+I/SxP1YIMDm2/lAm6jzZp0xd7pNdYbvzviPZcJ79ZqcA3o
5tXjs7PVVR9rMKlnxvecd50BH1zmap23HI3AjKasRtrkxmFHcMigrwZF8sUtw0dC74DivQznl9hL
51nkVpt9qvrAQtYHoWHi50fgAl7++pN7Sn3sGXJrnN7Bmm+eKHDFxCSGGCBznd0BCjH51v7Ex4DZ
MAwSTMvGX+T9EPuXuDZlwXTRWCojU1LyIf3Nz4W3F6U5Ouk+nYcLxNbfeXHyeAc0dOxkjio5TAKk
g1BkxpfFJ3lUqQTD34Scds/mwyLfpo8nPbNFzmv7h8XforJAT3uELJDfLfQuvYPjvqi/4zbWJ/Q/
BqGojHsHTSVU5S8ZwHKG7fLLjK6D1FxCycP2fW4YVaeHTHPWOFxE915jwFgEJaOr5BLS17lE/LzZ
RMUJqnr+ccVR3sU9eRDrC/p323moaJaarjfuV4rFg4anOv+hH4Q5nFD/FWHQfSS0AmHiOV7vnzwI
guWodXXHOZJJRB1rVP7UnOdRpyE+vhWAjO4Di6AY5/kwKSAWzpnmoS7meUft7qHWhUvCBQlbt/fy
X+rEpDL43S1XvlhpG2lPciIB7Hkypkwz5STsSiUP62ccw4k9ZFI30JtHedyGAsfyxLMBTgHUSL1N
CuokazTw3DW+C7vONFaZrznm3dI8o17/yD8qRRKPIVvD/r6wQrqWG7E2KjUBMwo/gUYl7QSvGmCi
XUv2tzasgEYFoyl5w8G6MqVoGbMpN4my4NLpSxrxnJoF1QNjcZf4ZeBthjMb2YtnMZBWFr1uOMJa
qJTyQbr4b7Md0bY9dpqRBw4vNMzG7RxBiRDOuCtQDpaKcYkq+tFTR+112Os8kOVp/ATTX2S+1blC
+MQU6iKkWYmRDCvWVoGGXiwXc+bMN/wOpFxSXjLqRFp/CV+fKSW5jlUZHY3r29ZcwPpcC45FuHB5
AimyjsY1nodDFB1QQpPZ/jRCWZ/e9Dc7+mYN66vQPnxmEvllThOdyMT7mUxJefkg+pgbW7LiNlRt
QbmJh1w0mEeleK4iQ5WYtzaVDt59qOOax852S8+m46wflksgrMpjwKOtl2Ie9coRdWUQAftrb+G9
fen9DyxDe27+UIz7aElANK2lEW9Vlsri2FD6nyiJ2vrCFrCoP1OPHxanCNgPlJoJFdDXsiIIqckj
f0fT0YC3OzTANTUAf6bjBoZ5io06M65gaaD0zvYBjbfOvLxwoI295//LT+c3Idf83pIU5+E5fqOo
gfzq/81YbxngVOWNDWIwCkSchEGDK7LfJeVd8e0NxwTeP/vMSkAAK1nCLGVCUluiI7qeeT2SQ2QO
4p6B/36Q9QgAmZLV1dISIdjsdNFRoldXS5o63UkVzfY5cLd/EdVNUXeqHQJPASXArvxKuSVbR3Tn
Gc57xj0QAefO+nDJtXf6EUhYvjEms/6hlSRiOguGrsIVWsS/MvEzkR8VPExUdrGkCCu8qN23jy3e
h8d9k2xJYxSYQBcWpzrNbwsn2LCc0fHrmuuLgDEAtdmze8GbyvkuZHQ3hVtRxf75dTGpqvM3/rsv
1H65rr+/JdQ2DLJFTnzz+/2cpxVZetQ3kUMUb82ACXjOeXp7nWl39xxz1BUMTgZ8KACYXH1nE6SC
UAAXl1ob7PEtjV3+p/dHPhaeFXU9cDYTcQveoZCwkisnTOdsSLTWZo3x3V/yGq5f+M1QhQsTGGHQ
1ON2eINKECQfRKFcwLKQ1rwp+zJFIQeHpssp6NdclByom6hjEYbYlXTVbHmVsy+9vXl4S96VgzYx
46m90kg81GxrEGRKxtzFSHfmFIGk4aDMYagwt55atctiisLxz3GHkwD0+mCMFd1p5d90RdBeqIQs
dfOpziK6ufqzZuGab7b0rd6e9Aaf1lvEqanLFQn5Cf1dsAVso8m/3sQFg0lV/swxRbhnF+TY9xTZ
hQbWQkrxVkLnFfmfz4EcM4/kMDE5KCdnTqeM54vNQVCKPYBRVhwJgZqEES4MeapvVGjDHoSzCAXR
UA0lAN4aa/JFo0OLKNl3URq/Pv0UlkDxbWNHDAYTs5TedkYVJLRpx60cWc9bUq0bfoGtdQaGp0sO
pIr8hlg3ID0O71SM4sHPOa91VU1upjLXXQPwG2lE0y0LycpKBZrBsVO1mzigcYwS+X0EJ7jKlajr
YlmkHy/Ko8BtXHJTkgpBE465tDKKK/j3eUhqtO8K+yoyNw+rI4Co5naT5HxvzcZEHfooiFSvvxk2
OWK+JTdd5ydPOgGhaZH4mhNsv6G26MzlHWuIDrmXUDS4VviMmyNvM8K7mrij2MPIxmyo7RiemEuB
1XLUdt+edwEIlACsYYCqaY5KMhPZfusugjRKYXZ9SJFuOFMIMttrTLuvw7/L2E3gWmkI+2Q1yLIr
+L4Mm5WSD4JEdVwpXKRchm/iQFennXawE/GKWCTD3zTHgup5zbfee0hAO2bS+loflMB0uvES3Wj7
twq4Ll3Ec8NhAL7I3k9Z+eHVcWZQpvfDpwlvzvjrofcZhd7QpPjwjX48Fg+eChKHDYTq8XkWtdIv
/lxRXG9ofKEtHEjUgpie6g4G1oto0IQOs8RtifNogAWfozyaNxNCGP0zwRdaQF7QXVjaWoYoa2kJ
L8wRZ7B1tXVcfoMLNcyM+pEMv8gGKKDXOTTFlSm137ub0OmU9APrjl76t8CBJw3qncykyjJ9ue1Z
P5oQiljd4vEbudNXmRUJ0kOlgZHpjGF9XAs4uvf7WLVmewB0mo0mPk0B1Fi9b98pfEWgSUXvRl21
CL3/u/fRhrlMJfj3SR/mWoOXLefbjQ726OnFqIoyhApMHcTMbS1H4mfHelhl6Ihx97UWwtDbS+eu
4tdrd1CWf42jJyjxkh/gXAAPy1il+szcANYGXoH44Gd2RUSv3zeo7sXNbm2PtQJFV45wT54Fi7Ff
QCZ4xmWa3XvmdIBbnVdINaJpkrpnbzTwo9RyAGNNozLUWdOw/rLMvp3Qeu2UGt7tXvpuuKCvs8oj
njMyxiZhzuJXcnV57YpRTCopfB0MsfR7/6qXpJ3FaMSneEgIdqd7rmDNSafEDMl2JMKnz1Ikzo0M
pOlfwYPM6Oa0jICIj/ioHOO8p83ynkvTe2hLaeJlcrD1EBRL8bAqvmLTtz8l3gCBlDKXIpmtx8QP
+D5kGtq9ne2WxThKNUvq/GfnSY8LrSSxsWZI/Jh4Yf3+Ukt09CxhkhA0xcN+oHN8JV7ftRbgvqVY
aA2smBmpjJwyCqbRzETk12RBcFLXnM9caAbfQKxeua4kTdMxKq6wTizakn7J5zYggRtaKOtO7UTf
Y2XyqiAttiuRbCrP+HSWCJJ+r24uVEE1Kt1Bf84wKjf+yIr8EOCK+jBaj5SeJhGLm+o2YqIjzEYP
T9VgLdDZP1yb08K7WQf/6LXghg0smsj8FBVoZJp1QviGlUfCL+XwlXaFZE4PUQrvDODF0q2ncj/s
YzzF8kmiVEYjE3C9SdHSjw5+vHXIPTvsGcV4duNE57HkzNQLUqsVkuuiXowUXjFbjJWx/O18tcFC
/PiBU1hTBqCrf8D0tJonD5G4K1akVvhmlFz8R0B95b3mZC1hriNy4Ld3kdEveHGZ3Yg07UkXscux
7Hnbq/PRD2/0BiNcZXlXkcb4GXarX3OEftp8QoxSHXs7+kn12TPXgNk29FP+SXIZT6fH7VWCR1rZ
CIABSBgg/0ktJROwAn3H7O9kTqVm93+TWp+pZ6kiGgV/3nAUqeM5RzAgNKnUWcB5o/G9wRadyOFW
H71iCpdcur/vOkyEuji6o53EE0FfhNbDC/ZLVrImhzvofUWU/jp8rSnJGzbWjAilmfcMqh+aJjpO
2gqn9KWUtlF024aOu1PTNgo/Npd4MmGX1DcexxazaDfcvaAqwCLLY5IPlT0NNt/2et3lkXKsfoNQ
jEZXAa9fweccXseHLUd6EYn9acRQBZIL0Jaq2fiklg72pb3IfyNW25k3gs5GOhv/bQ6FubngQ8ue
IFQ/SwsGCo703XNAxLiVK5XFqQh0woCBUONNiQdyZjOf54rLOLyh8RLxVqfbAlpbwy1+lX5n+dut
QxOyWPLB9jKJ5v2dqdhbiLpFlsjml1gbrT27WKU5WwWFzwavug9glph+IVEyr+n+OJeypmiWgQZC
R09t7jmJORSHnLK/rmKhpPTcANhtyiNpeEGhy3NRwmBCvVYPKu9FEkU26O0mMS8mdSeKmQOgDFdw
muXHYQj9gFx7J4xknzBCiJ8PxQJo7sdt8I0/eIo5gNV2uYdxV//4slUz0Uo8Wk/TzmwoUmQzBJCr
K1cvanQRrtTHr5N1bBkuWgsa7jTg8K6hFEYFPD9cinDgmjUE4uGD3WIY6H7gLIS5ejX51IQHFBsc
DBbxxrsP6usSIgJHSD1VeLXyuQmdfqxXC5P7A097lTUiyZRoJfUUBATBtznT+8nsVYRGcLk+Wvpb
v48OGjsKm1OEIkEjFTObazehZf5Mc89mNZKJfGYSKIidQ/yXOTI/JaNUn35IFR1iEGNzepZDs925
TkqxdWSTbViAXETswLvh71UgY+sUWtLLn+HBUN6ZEzQaYGQLAo8Tjw5tKJckp45fDLYcIPKSkrks
WXFvaGl8VK2ID831DFZzBdQshP26gy7NZ23lXBPY0FXO03SWIeYjSLKJl5omTaNeoOcn1PgEO+42
8Cc1qXqcEwFqx79Sh+r+i9jNQIr2Wt2fD33LWhvJpkfWThgcNsLCg4t4mzHRx8in3a/OPYvWBuaP
9H4VVk6Q06S4F88WS5VY9QOw01rvwwSoKwkKYoDBuTWLK3FgH30VGnrRMNdlqVXOVyMP/8K2uJLZ
kJvucB8dCofWhwvnYxOoQGuz83kglTMLEaJsvGXtI/M9SVluI9B04MFGFDipwvoKKYIP+3IyJcBe
IxsLZSWuVRoZ7/KvO+9NdzdxidobM2RBNx5FI6g2lOPBAvWye9ADMlKbbDvQJUxE+gwb0uzM+8sv
fWbRtfwC1mP8ZMJCVsfLf/JduJZw24vkDzS/Feog0/9xFEA6FWo4PXA1sSHRh/QA7HZHhPQ0Akt3
m5PpwVsXK5cnbNYC3wuR7y0p5QFn6bha4ytxJN9A5xrsvvxMPvPMewQsW7XgzVY9RuTxlkO6RWpw
9BrfkyDiz3rl/1grd/Q4ZPa51TQgCLCJ/ptucfWAUoQNrW80WFKvCZcOrGF9fsF81HMVcVl9p26x
kWn88Go448+5M/EvnEQsZavAXFc/FYHExtk8vhqEtY9aRP9D39Nd3gzGFuiARZX1BZkdAUyY6rwN
6fJtQHQfgl7pNB3Ct6+bfmYmOTqfjxowXmxjegrcsdNGbI6vX0dmisGYeYks4SqFn8XR+lRBmAc2
e4WdHnVbMvVFuLZCLUHiJ5UFBjSDYvpYMaefGUEcYc45yuKLuSeeAt6vloksPB6S4zCToWyqMzp9
ChCMo73CY8WzDT68Fq7B6VHkB6fC4QEB4UrEQY2ccakF3eXSST8hoszO2xG1DdiVr8ZBCt4KbX/8
laTsPktD0HJGRF8ZsYecLIqBjj41vqMcNWNmND8egpC22PuZ/J0yepZJTecJVB6jqcuYZo1ci/cD
+BoBK/AabZyaNi0+DYsfT4w5zwOsmVf7AKadF6bthbN1uKkO3Z5RXrDvU7dLxErsqPaz167yM3Ex
a8zRdST3WWyuR6My9nBCv2yP0c+z5asBw4z1Zmxtt8QfpS6szACQc0y24O/1wKDM6Xkj+sg+A1SY
XuDhL+JOHYgNUz/EqKcFJgZBLpGQ3TM6yC9wMxT4Frskeoxe9Ch0aJC+RawyuqftfwRE7jR+GuQo
XotejAe3iBSQxY5JmEMHDbs1A7lLOeiIpvZZ8T5QdJHBwuLyiH50ZabSYQF1km9Y3uHxRpVed1sM
5Wjb/l7bOOI9e+lJxyECkweZ4LkAGQ77UTPSY1ykt+ihSkywQGCBwIuwP5dor4K3OisFnLzxn2JH
d59z1Arxt29rHjRCTbGCMtVObYuQwslXJPZPHRVida2ic0vnTYxl4TmVcbliemL2Z7Lj0Onj5rQf
QXEP3sKWtGq2paWd9M5H5KucwfUol/sehoSVk9T0jswkgd6LPVbV7wd6xNui/HkEh9LpCMONOKwZ
DrfKCzqCkAXWBl28+KbdMABCXRCpJjzYchvL0/rZGUM77WMYBxQD5oMslPp5Q6gaXHVPtG2h0a2d
GPnMsG7GXrqI/mGWPkIznh6ZVibbWiqHwN8tsyYdNJjf+50knf1Z3rtmFnsScQD3561Z7q/bS28P
QzLJEbO28DKY2k2KkRxwfIKJFxro82NpBUGtP56RtBYRAiv8BgkQ3NyXxgNy+OMad8pfBhtmXidK
N5bti/qj4Q87vCSvMdxI0pwbWv+YNHCqK6Rvh6W3Dm+Cso9pSmhjXY/4OOYmZTZjHlm8DXj1HCfp
PuixhqPNKtJv79bJ6/OKX7Gq4bTzMfZhvdlejahu/qh3ONmvo+TiBCsvASFVVVqWsdFm0K4GlilC
44OLM8Jiup8g4n7ZLWCNzXEEphXwuaDHcq0GehkXlpnbHDid1aPcuKbX7YEMtzlAdr/uYucLhwK6
2PWws/H84NTXKnjVfSZbAR3J9+U9zSKkaqeD4H381qtDT26edrvc2ZWkY45SvhIG0mKOcg8bKtJb
jxElasKprRZH9OLVbLBhnuuIAhNI4X7+U2T3q+7uqrWR8zLHqisGBOX8HO0oDlUUYMzf56RAGN45
Re5nACy2w3txQKMq5wd+6qXBnlrvt2EwJynEnTHh7PDnOd6GEgvmqAelxs7Lxpt/49RMmY3ETrTU
ChZdwlNpl+9tUsNQ4YO0Qidrwszy8js4a4AOfuZevgl0URggM5YALHcfgw+dzgN+c/belfSh08Gp
XgRZCaZci313ZP70KhsKBxLfOIJYQOyBhxvYQP/NDvIAOJXF8393EJvT+2x8abJsw1fqRr/QGnLE
sahAjlEZ9aURPIxKJcVtMt2AuW9OPO26XKguthrvxlZZIpmjFtr5nSDrJRXO4NWcUvLC28HyXOVs
fKYeIv4P+hIakpOgE2s9Hn0cxXkV6bIe9Cu9DhCAas3G4UUACf0NJTJYx3S/ffUe9rJbDujsmH+S
20FEaWswvLTByV0aOicu+Utt6D57+6Yk69OkxtTFwfrVuYUslu1F+7eauHYj1l+DGUYrTsc1h6HL
gOMP41DPSF7EkXyEFLV7tk+LOe28nuvgOOaibP8DIoz3vLkJ9hEMrFlwN8GI0IZbtpDNU7AVKuVT
eefRc/Pdxbk5DSrpvnty7DKXi30d2mjrFZiybWQQfK5ysj0+qUAa9HSEMoLK9qJ7xb6YTQ0zhsfj
bagkUc/RfcWIoEHw7vyvompQu45YX4JDcs86jtoloaE2zhRrx8zoRdOJ7lfEgVFOm6CDHC2VWWuh
QSK+EvEw20LFlHXZQj2iCab1/LUdhtHfKWiS/5op+K3mbwVYGyr+ifonjneRlOiOMMOpEl/et3L7
g0ABrZkG59m7a3fhW1nuwiW9tzWX2dshK5cGiIT2Q01S8vsJEIaAD2swYYdLih/hOw45Wy1x4cCX
ELjFGT2N5j2BFF7wvYk1qDKgrEktdg9+SXMpLCSpPRDeISB/H0DOz0cqVHXvUzUjt/DbbtlNjQo1
Rt7B6we48l078Fw5rrOaw9tT4rWJoxsgJb1tX35fHdqUXpERrWyYkgKSvSpZOG4luPjpp9fkZ3Lu
DXV+S6Thz2Wt6LCms7t0xt8sfNY03TZylx+4jiRHmpdNj2aYfnP7jVCn12Q+whkJ7qvETuordkig
iewdRpEJWTuN8xeBebA0Tw6x3PCkEjqxVRS6CQyafQr9yNzwS0Utofhkxw7dTetR1PdzCaXq+ju2
/eSPDLLpytUFn7hETfAhJksEDlQnd/FVcRUGuCBE0xTY5I3n4h3Bd7UKqGdQONiOd7JE3G6uznH2
dPMoPrxc8/sHbIHuYzKrIS+nJOvgZ0FLQsCAXCpX8hh8aX606ygLUjFJXpKK0sEAX3dEH2Rj42iu
83LPUMmnfXqeTyyVLqDpfhxMp53h/l2VH7aHKv2MRioc1tyN3+GqGXhf0BjVYTU0boJOwg8XIUkO
mq0CtNNPlVYTZpp8C+CYUugYPBUbHnwhDTbIpzyckwO52jqbRlJLPUbbe+S6fYFEybxsmnr0lNpC
HUmNcY/4ZGkZ0uy7PsdcTl0y/AOWw1GZEs5BAODMlQAlLnt4TXqwlQxBx8BEagqr7E8Qs6+R/N2d
jmOY/cKKDtCX8akfzy4ARQRYBxOO0zjK2HFdu42cpvdhs6DOY9Lf25uCzW+t477qxqw2rfQDKstn
zS2sEpgAj2/zok/GgcuRESX0uLfcoiuKRCcmKnWU1/oCcf5mWylIBSlWmI0OpbRagovJcQb4RB/r
06oHaIgeP0oqnKcQD7Gu6QvnW9kf8DcWtWg24Qy5cJps9cPfvGZHnvYYXhWDfks10Zb07SbER6X8
M8UeE4nZR+FA/FV2giFRubYALaizUemsRr/MogKXPIeTt5RbG5PAs/sab0LZQS/B4/NLgveY5TBt
psh1W4EOMj8qUaU+nosQAkBkcGNhVoNFEj9cxqeL2NMAbGrZ4BpkxVO0rXjeDjViLjT8Cmyz9ab1
RobOlecRHebDPBJsz3FOh8h3DGN+eJ05KFb/fbqn9SEbgokJ0QvVWmst/OPdORn9tPb8TWRWupe/
yh3HArmMYFaNk1Cm2NXeR/xmcUsFE7yGpexexwhCNRo8e84Q9FUT0XttFt+lXE+vUY1dy9g5npno
1XGUw2nj0OIQP17pFz+0kHLY/cBkcyBl2XiNVStntUu3rGGn/sg4tc+naqRZLhqyFKPtXG14wAUD
nv3gDvLF1Z/oDu/0XjNzOzCNy8DpB8rfju9xSPwHSh8AMqbkkHzk56np/LJH13Z2T97keSNHI1+1
rR5ydRjH7faS/FZOBpmWgE6kgB4I78DA8DpPUzFVEDf6yRc7OumZShuwufxdJGYDo0FNzW1Qvyr0
0HzNk8M1jGgoWzyfRyEtGbdG1W2WZfO8QiB/vmQa6tgyzMTaqLkYwMsTaE8bGB7xGI6IMKA3eR3h
39Ng+0KjjyTfo9NJH12wux6h6Nuf2f0olhwm7Y2XP3npKcO/a+BdA/NzbqNH5/bX8hZeb3DOv5lu
DL6iZnxordgv4oMameZUD7ItlP2I3LSg2xDweIL9EP4eB93qVobhRI+vGnBP+PL1djb12BtPXDjV
Vqx3On+dOqSdJI/sfOktFeB8B1W3QYh/wENWdGsp3b1NF1r1dsfNIK8YfQrkY8Iv2LRNc4Uh3q2+
8tuB3+Hzd2iL4yh0ueq/LUEP2yMEovc6Lg7tumamukcbUpH3MQ26yCgE91Yj9VzMnyx7nsukVtKy
4+oFzoY/5mgEFSIcDqhZAFT3QsoI4FAeHmsUFWEQCe2fC0GKa+F1xPt0Lfhehcxm5qi8ELBXbpvu
dNGc4yl78cQ14J+JC3rz4K8BLpg7yB1w4Hcp6v/qENZFQHuRyMVq0zxkc74DPaycgoMZaPka6jdU
5luVK2gbZAY+BP1SxCvJH0XO4CvjgQ55Y/TzCXiG/v926xoTCe6VwSe4fCGBVFzvs8CdPC8yu4K0
JBwLy4YTWQgwAlohMrx9Trz13/Lk2bcrydSLZ0HjDrUUlyffD+is26o7aOO3MABGhWyZoMKHx5Hn
VTBEj8GdBLnTiGCMS2R+bKlF3ty8gBMkJo+e47I6QxFJEM+vpP0MS0m76vMlHWDZz9GkSrnIGLy6
6EfevpHeoxPCgI6KsA9VHy2qJz9n7nR49SkD9tSk1bk43P9zfykqXhe2FcMzeOO7yE1RBDWuhIZl
sJ4QiLxhzacHqy6AraeUIx/V6zrf7O0bbdQeeXYiAUJq4Q/SiDhoMVMFtVz6DGiA5vwyV+mTKhyY
CJSGdZiH//qZFY/svyN92e0/U4XLpFQeIgV+qsoGDLIq/LH7duw7qIpWYQ3V/1hMAdkOgRW0Hfpn
NxsivA3g1ATyz9uWhpIatb9iH/nzE+VpxC2d1++M8v1FdtmiLXW3KnITVSDYF+iKyPHAb2f9I+uk
fGd/IUcoVBtGziHT9F2rKYqLzfnUuL8GahV879qbn3dt+6SYMDv1c3+u2gCB9Pl8xvjGXGsC9ral
9i1gzumC/JLcTEC+69Y1UiMjFr7oQHDrCs92XU003lcNtKDcpt6f1Vy/4+xCBYUiOCgedDySDlij
Ch9MY226anCeWPpur8+CrgTWQ6BuvsYC38y82aupwSmu3of8T4H0UrbHZb93Q2/skgKWsE/Hk9Wh
rzujs3pncTcWSCb6GVSO/c/5/bzDzY8V7g5mB0bP7q6fOXguK7ic3OVDlu6yvOsQgrtmTPgymhal
lywgTm8WtnDIb5K7M5JH1S6diWhXJwUDTHeW51NKbNen6As9h4jOTf4EzCsJ6me0VjtPombIbZzd
NVOreQvZFSMnp/spKdM7OFqx3YSSDtqo9BtX7YSOVH2AfvufmO3dX+9f9D5G5XD6ziKBvUNWi6Ju
XkcMEAVbnrngSXqqYGWXUDpsoQuyF2M4QtM6anpwn8V2CNkjO+tMUnJYuzGV2Qavjo/pwp2DQ8np
zPUSOueGPS9N/8WdfF1/98SMQ7v0gsZotuMts+a1KwnGfoFMkRY8j6bsyCcfQU0GPSJNOV5ml+25
THzfjgE2c/CoQlpFpDMcJKA/NQ+QK/5UMkfWk/XkdCkxOajAO++GmCdoXoWd1JIA8zSwOyq44+9N
/L+hLKrWrQkUKCPtXPEm4ZF7z9/bKWqZB/FdsYyaNV9wLfsyHXEIS9lbnxk1G89b0vyQ6WCJwy/5
yIde5L7QTBH9EgO7fUoFmtc6qP0zIiX/cHMJbxkMTfwhNfk9I0RmpnEg3uAsD41H7wmO2frzD9vS
Ui6Tk+4x6hejazrwzWBJ3Vr5F8tXotHF0YaTp1nYeHYHmTA3WQqf4CPN50W0zs5hK3ZAmhFmf5qn
dJL3XNEuGpwurOKRZfsUTNk+NXBnMipr8cwVbZknvmJ71+HBRbxALvlD+mBly1r9J2270hVms0tr
n4sba2EGZQMe3VUO9Ww4FQewGa4mac74w1Qr7dw6ywepnNSjGGHih19uZYf4dBzSHa5PCZ5GsqGI
GGvEeC0HsDoMuQ8sbkt5wKHsLviAjfEsT6TwyjpSkmLQdKgExA6FU7jX95La3zjBO5+0QpMl5Qbw
/GvEoA/fDLq3w6OfAEAc+9Npwyzu0vV93TlhIcuI3qfplZ7bTwR534RJVarCnUEWKDch0dazbeVk
+U7iYGOgtSZ0f8ItksccZkE5jUwaO/JjqynT4imb0UqQ4Y5dz8zWmXqrKYIc4m4n6kJCCFOl71r3
oCrXdxzopAtEDf7Ey0WZzpAeUBq4jUz5okFPcKu0ZBn7u0AEGH0+Z30sTDI2FmLrAeZ50JnRfSdQ
I5m0VgovP95yZPVd2R65xzqwCCS4zsy4g0UoNQ9NLC/CAlf5sMq7QGjXBtSsnvrEpW03XS2hScWt
RDcMIFluoTKjoKQmp0CXCpKtJATYAzL6wHF2WXAK6BD7p/i8HQZwrTnwLmxhBZ+w/myX4I3+Nwco
5bglbguivHIzEQVOO0PttSc1OunPfqXguL6gYDRX1a6GVOnKIaE9MOi5ZycwNRXy0EFr97rvjtnJ
eMqiexdPAojDaMo/t5pabQ6bhvJ8HQrgAk8FciFRX2f8ei+/X/HnjMJJrh0jnMQQ3KaCarHkwQHT
uqrlTj6BfytzNkAEhZxI/nrd06oxlhAHlzyP2jEaqySrDcuuxFBLVJewl38nDsx4T5TCNsGSTa1J
5MPX2leYWg4tdb12ukMSshvhGWF3RFVpP3qKzei4Qs2knZF3B9CaMkLUMyii4g05iwfX2RY7mltV
Wcb8BDZ5BaqwBJ32o3yEuId0JgrTuhx+qMkXaByxD6DuiNqTkYvhtmPbkXNcPtBtUMI82br7drsA
LO4crK5Hd0lPSAugjC6ZJ525QVFfz3c8m+bkhfoBQGOilriI6NGt2uRyOPde3CJI7Wgrplx4Rogc
VVG/HR/rjRx9J720nbE4Eted/hnhrN5ItrKrVNZfgtVVqvXx8Q8PbS4QxRzLSuJcTzYFhJmHWDJR
oYSJz7Fun3/K8yoVVp4ttCgAoEzVIFrs2VFrTdFBUCGOaCXs0u637b4Ja/eHRFVPe5OVMHdsyx6B
LAp/wUFXW/f3ToK1hRCxvDTXt/ylkF5/QRw64acu4LHVorqMG6LO3pSVuW7wuDL6GaKDhhvIBJag
2cMWvRIBFQ2wLDoNnKR04DGjZn6K7TecbA94w+KU8cm+tOaRuEVlypm0NdkLqDeg00dm2RhdUYZv
0z4ICF2SZ86dLPaFDDf6zyY3xTrAA6IKVem3O/GU7D4/fTo6pKa51U5bcjw02TXbM1cF4egw4Mkf
cY0wOhlHRr1kX8hxDt8oHPc117rrpoS3JNXczrKAtIeJFatZw+UaZCJ1GPPlbJVuMN8W4kBZ6IvU
zn2vF0bFKMhkwghma3/+yV0DhwL+FsOKrFWJjEYMY0lzIfWVgwETTxtCiQBiBdYTglb+kfdS5Lkf
jZmSzKrpc/i/ilDgA6MX9Y9Ug+YBsrTmrBqsQWka7EiYJEmifwCZsodhAoYgKUzquzUbaTh7Tth/
BAYzjHb/JYouv1IlSrcq91PIPrpn3ZBMyNKRnxEu/W/ySrn3woO1KkIPvA8MKo8jKz2d7CwpdmqG
LAO/a5rRoNhZM0VVYG+x7jbLGfsryRNQ//inTP+1oxl9oFhiYbLe2ns/aJ+sDKGw7qSMmlKCaKXM
IsAs54hPeL0JynXDUK/2HfatOI7aIGtMZWx7Zpz1lWdEHoQfx9gKcdNGeBz2J3e2zXH9MPqB6xsc
vtKpt7+d1pixJpTaksyAp6Xsz6usRm1y6OFJXmbXoKulZ+sXBtVM5C52vBgiRWgoxcosImsvPQZJ
qRzD/AgbrEw+5IWBq8cb03aX+OnlU/6SzY+42hJUaPyGo/H1cKhfxKSrHBn7AuXMllqOtcq40+wc
VMVB+VSjR+DUwoRGbf8dzInZT4eaoCvxihiw+Dq3qqofl8G0/xBgbC8QaJHkvqlmH5W2Jljdl7AK
o/jMyKeKpJ+ejpAUzquHvKS6FR9X9ItqEwJkDG0cXNH2L+VaLiaYaDo06Grnd1asowP+8w+IhpJ1
U7wTraBDu3Mk3SxGls24E9vbxRqj57G58kaVg2U8w2RR1tn2besIUAg61BzEheqiV/HumYD5xte0
zh1o8fHOuErNmtoHfuMXPONFTAYlgLw+iFo7A3/orHMlk1n3BgnbAzKft7BYckKLMilh1j7EkT4Q
qDzEu9Y4B2sh9Sw4c41Eg2hkyiLOIC6OSdx+QNd1Sz47Jonoo3WCLe3q8jczOrvoJ0jLMgWKMfsb
XF9P0/e06OXm1B+e+b71ldzJ4L702S63hbzH6yNMHOPhb7dctOYCUfro+lzXgR/CHZ94E0TbVT5u
Lz53BKNAq7mPGDzqUw1yvTSYPBYAQx8UvlxJeAtGaOlxVDWOsdwEmEzYobEqxxktzp3gXGQmou83
+hPEyF3I6ZT8X5H4eJayOrSu1dCC0+lt8ahxpcEsdol36D/2+eiPaRPDa9hErJApR6WkA/xNAUUT
nxk1SRvAuaGWgYpnIqycOiAqZtwFbT9bjj6PQcxnra+UhmPptGjyIr1zJA6y0TvEjg8y0DQh0mhH
onNui+VyHx7kZkneubZy9/9lp4fKtSsrk0tmiCOQKqG4MwqEmXTtquydxIaCEPrFt9b281BF9wqy
NQDVpdisCVKEmpqSZff94IK7W9AA9h4JW0nukMrmE2SOm9/jFbpiVZi2sbHQ6iMtG6PnZHegaXiQ
4304eeyKm3+1psoOGD138gVO9/+wvxtQqzbCm0caetW25UvKmuLbaJARRmg9ouoyD67rXxX9Er8d
aV4mCerg4P/GsN8zJRyhrjFMlowqWcyyjOQEX7uQPNcm95iTn6/S1bNlujWp3ssipDQ9CjGCe8+Q
FqnrYCAmCuhFdCCLZcukXMKJf0zi6pwjvV6t/ctjGQx7n50NSITxfJZXv7HHX4KnjhDkKgtBDs14
Y7n6+RkgBMyrLxxadlmV1r91iRrzscAwS6lX9QscriJ/ZjtYtAY0+RuQz+fcUnCt/nJwHF7VwYxe
aSqMgxdtqvCgffb5Pewxn5+ETouQdjznoLW9YTyoNVwBV6Fj1qnu8GK66ud42tfELNLtEQ5HgL16
SD88C/1V1ZUbTRWW5pfewSidj6MbxhnQHSpMtC4qSWHSP4GCL2ydkXF9npjwVpl727GlxORRCVE3
YcuhOtFxpaS+YFIVmKl/M/ymFcoC1dw5PnEI/2WvKkSRigwdYAoBa49X6+4CpK/rgCBOJ6OsoCy7
5qJadleN6XeZPjLwNPfjlYfcdaayEpPapyc7DO6Vx6GQeDhMZ2wY+O1WGtgqjoPA6hKcH7pCAolF
83Y0a4puI1Hv+Q8NRGpHaBnTb7uqEpSXZ9RucttJ+8u/L9OglFP/4Meos2HhefJevYkHnzAg2iae
r/Q8ypS4djgbWmvjxWm8gsgrwA0llzwvQtvBaRbJmq0y1m081/F/OBAsTamVu/IUjPanCp9UQyfA
BPe8eN8qBrkbiDoeCeDQpTkZQRYEfrpd7Rhl4ClD98pT+oiG0/ddoQ4FcAscdRPu01iXE+f5Gtj1
/C3FzWgBZ7CJk2tKSjQo4KMhAXdloEDJbcZ/jJGkyf6r0xTYzKuNlrtlpw9PUaav9sHgi9lWRpCR
76YUw5vA4iGEYRW3Xzk0XAkV6lMAaSY/kOuYhRqMmPm/YS3P/SDAOABF27hDxPA2jr7xxbWle38n
xhbk1Uqn4KxOYd6oK/JydiRfysTltLJyYTN9MGte4HWCPQ0Nj+dhpl93WQAX8ysaCu72uUectcyr
+9VnrU7v/8x1GbGaiuEr1qS2OZuoerWnKUxXpRX3GPQoj2J0XkXVNElk/yER8jHUpFw7+oJBZuMT
jWZ+AwwsxXRZ7YbIWXd1N2Uf86IET2No7pMZIrSI0ml9OSFIHYL2/Vtty3dJe52vYsJi5hbBB1ip
5xSjwDBs7qdVwvuRnXMH0/oLIhvkS9SLM0EfTa9q2Tt1s0Ja6Fvxuyk8/voYZvZSrxt0af4kj7m/
X71bajjOr3hPwjBZlp/DJsNtRXhNnMIiB2NffPpLZgbGWog27I0DEOMWtiFlPQdX5Urk6gK5r4eT
xTX1RUkbg9JgRmL43CFAvREheu8gXrlhDR5jA6Est1RgpMs3FgbjcKZn1GZW5o3xfgSFmVRFUY6M
WReoAHEYfnOpckvbuR92j/tjXIPh9lRhtV632ZfPUPj/AlT0Jg6mtqXpnZ8g0MVDhwZ1zxM+umAW
9vLWExNgrc7Hay/xrvLG83K3uSGWiHhuqt30EWPB2tON2pF360/tLdtlPeJ9V+r7ctiiabKYQAWO
JI128YLM9cuPvXKplHQNLkgjDIdyHr7TaGzu2UIsIVHS0ns8mBshV7MenbDEskkKsYiK6AJXMikv
5SuJQ9xvNiwiN2kSeUvxUJpsOEtSv3IViqAbyy8CWpJKZq8K+558Et0PKDWdzatIV/Be3ahlvEQH
AjH4dhfBRPiN1ZbPPp5YgvK2AHfBq0IgZoi0alPjqg8q8od+/DFP+HiUPMWUXrryIttGmRyccvMI
kXYG6iH5YACZWgRLd+8R2yUe7rI9bdh3KFjo2QvPw4hQBl6W0nvrqXXQnqiW6ReFjzR4Zelj63HC
XoG3It8oRqRWEysQhWHpyWLoIvCvQMrFn0UhOYvPDehUGYFz+jh1S59W3hqi2nT0nH7994fy0aO/
e9ZLMuF6BqbuBbtXq1TdHzFHQIbZC7NwM2D/Syzajq5r1VN23iQSh6Y/TIzoZ/3Ct3IlneuNIaaF
wYcLK7O+6J9TgSguNuL4PopnjBrxGshrkgKM+jOHm0Mv90nwKZUYv9rGEyPdAgNweUKrDP/MvhmV
WoefyyDL8LASuXxqPq40U1KriTZ4duT0q9y4I8e/HYAnmHt+Q/WmftYK5i3fcs+N2uYtzFztDip1
DHDOB80EX4gcTO6HtxpvWNPDoQwNgaDTkhYgDaOXpDlqtu0Ogd3ENX4+WSkENaBFJlmmKwegeX23
plgrKT0I4wYJwNcyr/pwcDrK7XJX2Y03570CRH7/9RXQfNTWk953GGjwfmX3WQu248mFx6nar6SD
ni3l8LwTJF6JVrkmNDjkUTvzpgMcQW9fzJrs2QTlNIs1fd0655OVrMxl6dIMHilY1GTcl/gHa0mj
snTn5Pk/rS3cKQRbJIOQiO06y5+euV+EvffuzIgJTcLuOKDkA+LzPcHxqC9PxgWYMLQyGQdnorHQ
zojyxp8C2fube/ar7n7wkwsO7CrMu9i9Oc42rHYar/eyhAa2wxB2KlVme097szfO0AWnRwKikO2O
e3j+vC9nEhizKimIOf2NNgKgxd2lQ8ZXTPbRK/0DgLWX26czQUOqC24WwZuDpLVrLvPsPlHhBhsR
6pKUZWnbvCDm5HFcnFTmb9ZrXFMKwuNQYZ2e9jB+ObwnosrYu/+A+etv5zMjpsmvUKysMsFH3tuK
PdIy1PeJHGafarytlQf7kd9fqMGMBMHqp9MxcgC8bTeozngEg+Sbr1F42U78dueMt/5I/FJ31KJa
onYqFVDQ8mxA9tMsimT1X+EbcN1ZK2vBFay39hipgL9Nvy377CdsCr3qYeXX7HDmT8SdaHXMU301
SLMht7WoIaY4/+JIQXBE0bVGmZf/4CnLUIK14WTcnngvbmXduMcn7aEBEEYTS0nLM0ZDj9JYwLLH
xY9mS424DAgPIQZlfBQSSOBBybOMknlcyG4aHHKv37L/gXdUwD5X91ccNW6dfafDP8VeZnM+xxVm
ogtK3KFL8Mqsi4EhuY5IoKo7SEcMVYRuWqmVyYtV6ynLW3Iq2lq/vCSi4mSRDP6uHi3yxpVw+0EO
WFzEUHeNVbHaf8Zh+5s+4uDtgdkGoRHfKHQQoqdT/FRe/rYRlbwBGh5NHJ2HOIqbD2IwnQpFL8Tm
p1/90FYRfznbyqBrmsRZjI05MyX5mtcDRiHhLDwGNMAJPev1MN0ux8hzZ8dumNVf41ziI4quWyOB
6H3TM9K6EgA904U2zeLqqE7KDB4B5zCw8y5fN4CR2N9T0YsXJqfq5kDITtmd1TXTzRl6jZLd9q3E
mBSqAI+a+ylgqGJoJdVK5sW5YxU7XyQStQDzQP/xNnDvYjYDyKMgHJPlbNLfWj4U6PW2ja2qeY4y
Qt26Di3SVdJL1iootjOrSqZ85igtYqtMqrzFx917+6Wzfcd/xCQ8lwz9Z38BAXaWpqxggZq8C2FW
rM0pLjmun1tMOhm5s+JnB3dj8ZjW9JagNEdg2jUD5UG2qhygTECs7QCm5+UroWUUorime2FYMtmY
0P7ejbwF3PvJvfzreK5Sbh1pO10sYD1j6Pat5IY4RrjR09hvJZ3JFRaf2yrWI40mrLQ4oETKuzqa
xpWo9kteldXxcdmVmSuUD+/Qz4CvzXX+3hlK9sm/YjFwDFvcSUI5ZzmkF+/BNi1XxOmo940LRYc7
+lcMHPPI/ep3lFPhqgYLueQIMIaA54JPN6H9/f4mSHW3rvMUtmWswGK62gRYfMXyKWC74KIAa7mo
vOI2sa9++3NSDczaxDE3m/zQzmL4Rd4Y+O3aKaqqLYErxeOm7s5TeUcK+JiPWakjTkXx7Crm5ZeP
ar7PB+uYwqpRJxAXzlDy+xk7rAdwZ1ziA/UeImpPle/lQng53KsSwfzI8re0UlrPYQTq/8SX4E5R
H8wv9FssDoIKQ7mCOGYOiGB8n5pGltrLuZwdEZqCTWhx4gkAoxId+z7DWFzYLjDaV6RfbXdu6hUx
+ExLgPOFoXeoZ/UAh7SVdcEdZ/v+ZYbyLh0gpbS0Uzf4ilSBpw3LQhJePVbKNjjATdbOsMfLK19J
vqT2izDw8Hyi14T1k/tmcH5Z5x6YIxF7No5+gGkhifzZ5OaAZke8Kz96HWEPNeiTcp6nFVufd5b5
C0YT7FiFq4krEQMOmk/zRIhAHhdzkie+N/6bEANS/XLatHN5EskK+i+JL/iPFRm7A655p5aXZj1d
46nLOs4px8Yg9tVcVDR0W9tgDFvqKvWVPOkVPtIDagy7UAro5l7ooCnXfMW6EjM9Dd/vzxMd9zY4
uIKx+Gy5mBOkEZFTjhJlMtHeJjNOt3iCpsMv1ELY+tvVB6PqfBaSPnHhAXlfgOvlW5G9qYCgt5k3
0HENfPYzU6RFjHF7ZcBF/7iQlhzfUD52/em48FaDeyDXqrFRXAJkoI0ig9m6LCr7dh0nJ139ifw5
MEaQcQyhzWmFYLtkw1BroqrJ5qpcejISkjZIuz+iuPmk1UAqCIi9AvBGKAcl7TpBZd/QmD5nzbew
MP3SiM0RuOGSFzrWkGlmpObnujgAsFUXZnxU1duBzR8vItvgw5N5X/wET0hxIYzbcidFREC6I1ad
XnV+ERlcKi3WKWAnEeVtm7cAfkpY9CYLcrVLPHio1b/bGijz+c6nmEn7Y+bJFiErIQEiJ1CEIBIk
zfqXgNfHa3w+TIxWQpMrysnkQ60VNJUrbIr523+lQHiILPcAdI+jnAuIODawqYtusu8rrOGQVhBZ
oek0YsbG6g4LRlnDNtYae26yzt6JYqo3tmjk9vXiyA6FnH+nkStY3XpK49ySmex/8IMNukJq4xfH
Kl/PGUmtx0doRAYBsIN7iDbTfq1KksXPRHGFbjK510CVnzBef9RSeBlyX/ME28ZLYZRh0WTwJQW5
3tQ9hj50VFFLaAmeGDmPshmFpNJuoDBcmkqggw3FELWoZdAgJ6cXoBADKXc1bmf+Hb/6l9I7oRnJ
sIaYp5ln7lN90oWWcY+bhDOvXu18hFLNbpgOfFcWMZuSnLOYN8lJxvobk1gl4uqY6n5FHHQD1aUb
mx807uMuRHzukTOrFRR1rBqErYpobMvnd4xJcXOjXd2y/KIq4bV9lHK/oYnmpC8TQhwZ6qLk1KfW
Qr6+Xq0qGdIh1llxvUrurxbxfXE7me+UPQPwzVj8OLkJCBqFXHXwhEXze1MvDfybNToL3pGbOJH9
gHjrs4pRQfAK8ZcbvVcXS1GHodlr20HBAMk3Zh2ixowPLVkC+VQ3wqCXbfKEvWdqUsZtxs3z1IFn
40ypxiejELXexUMt2Uk+3DwtC7vffE5Sr3TsYPZirK36k95CR4w4DCVUc7QNmTMqW9U0oUyUsfex
+KpipApq+e1lVXdwxag1c7uZMuEjQ4DL+RJjLO2R2sB3j/CjqWosl+XOsB2wiCERfS1499RUjBK0
bJFIkEFHaFnu3ykOmc51RbcN2Jg0mJnOPp+TIAo7c5vY47fQTiPwldmkxNR7YuSznFu0o3m0M+Ny
ULcrZGw9OocQo1L+wsj6TqEVpOIs0rpwPaYM5ae9/VRFVhk+y/d7WoySrRvudpQ/Ji0UG2uX6Mbp
v4UPc50425A52OESIPpj6ThmgKer2lMLeO9BGR+I9gZVGbwfYF1KE9u1grj6TKbDhkuzqydRbkUp
KcpS9fhc5MVk0Ira3qFvAxF4KWBtv0Za2UhWzCS45WVM+Q0369Qm7uLkHb58JLhURxIB/frwtwy1
2p6pf6H6YLnDUJY/8rWzqIjh95bful9GBNUC3S4NTuA/WrbncViqMa4K60at7NTsLt5zv8nx30yV
h69dB6wh6Ya1itH58HyGlEPDTEsy1MI56GQL1t+XwqmZ/crcUU5CdIlSdvY4THuKw8oZkRNOVAi8
DEhQoCWpi82Dyq3KJFzrubUtPGrEIyqW17sQzEYz9h3REtq7Ux2ZY7XPeRfEro0iRXs4NgSb9IbS
IHMbMFfkFclUBG30FlmXt0qsebC/Tze4W7OWhrWx9eap9UjZNcydtq7dwa3E7/1gikj76ioFx7RI
KdssTqGay4YzCyOKreQoyRLKTznt6zIVj/Bn0NIiFzSDribDeyv4+PJD098fvZInnQ+FUGFUBBHv
cpcDcxhNyxEzSH07P2KhwLv9Bnsl+ZaU8IZVpso5hfgCoJzeoYwMSTVB1uA0JLtbHLPanKJiu8Db
zA5Jy2jqYQNsMbnuFaOStjr8gEA+g6IdD3laB65SNFXyl6Xjie7Z7sY4lM5XuYW6j3PI+yW4DTZl
Miu36A1/ebGkSoQ0b/BOobx/V6mUsHSCl7rBV9oSkAueg2jtJpD1ot9mIFpo+tLbDVaiYvnR+Iey
5iNLq+tIB86hN7UK3cLs/Y9F8ckNy7ZDYQLGenBUnQIZLuQX2FKkGB/W/tyP9lEzOyOERfV5a2xH
nQay8uq8EQNXquboJx7E1lDqjh/tV8ijaQBCrHgALi3y/jjQ5TyuD1o/VIJs06SgtgaQ3t6zow7O
/I6Js1FntKMI/IWzzJDT1ER1ePNx3cGGthZoqGbUqQz+AAv6vhPDiUpO7ieyYRo5sCs2+cDueAr5
mUKCZ2pLF8c1G+cVeg+1Tzr7fTDHjDYKlzC5Zg9FEsOgGZUqFUxFqWJBbgRzZg++ALe9ACaq44Oj
iWxBnsQKeb3fbEsOwhpJ5jxRPphBWT6J+3TxLuAwhjSkKrRUUVaor93WIu1odr3ogMn0932CBlCY
Q9qxYoCGGxPcFjRBJ93ShWNhC7UCIOvstykDsHPGVegontNDwATYSJ1StZOgJSM1tSyDaBPDFBN1
GczbQ7LzeJhTxFWTxAHnguXtENAq4NTo49J4ZkBHzACiNnLuqMsZ/mPntzM5jgDmhO6J6aTKDHRz
+6V9/tYgkA8nP5zfVkL5/5bwPEn+623Hbj3AU66joZ6k/g0dAoRXy9uVB8m5XLgAV8Cts4eKJcpT
8QjjpWqYGs/Xx3sJRZA5TCQT8QcEh0HztHla8UwlDFuGDc4DEQNuhGq+KSVZvtocjeOuW2OE5z56
FuOLrI+L1cHUyPFlE9O2OFgVmkzweHAxRq3DGAG5WjckqpGDgvrvRNwRgPmLr1VAqV3E7y8l1oRp
Y2zn0YJdllBx7qmjtSdS/LNP6byqMxRswElO/y8ZK/JNvTyy7gG0acQ4P5zN9SwQIc4aM9+h5Vk2
4xUc7Afhz+NXQBPHrM5tClJFGOpcN5es+iz4O+jhTwKcjkzguKXOnU/xL2LFfTzIL/jnr+JM+gut
vm68N7KOj5YNSPnfbYQ/9H8dnsh96I5/jj2WtaIOyM6UjJru+mNmke1s/+T6fvv/+MvEQF36fBf5
jJb5yolkEo8784VX9zamWVwaIB2Wfo/6ANL4/TRqNtVUOqfm5mJ+v2n/PDBIoUH2FKlWQNPMLQ/Q
m17c/mlghy4qRrlMIGOHVzE9OKEM9LobxH8Bu8S8h2Ga3K5CPr75mzPSWeEgKRbFgSK9DaQo3QpY
eaX5cFuRHZlHgPS4WfgCSt0oqH9rZaUEgLNKs5qLlwWdYyXCxqPKtFJ1Q7okZwRfWXNwkGJ/MfJ7
l+AdHkVdA/2/aYsNB/8/nhU9aWRYUE6lBZZP/oPV5CH2eYUKJ+B7KO9tmyu+SdHfP/Fx9qSXd+IA
EY+f1xJ+1L++qoGi0SgZG0B067CNTHVxFV3YdTLf8Ikpy+PjWQ0uX3Y2eKTZ1A9I6CZ+ABQdFUTE
4zQExLwrwG1KIH5zz2YA87+3p/hTYdORvZU13nVI2ZwBy2wfWICU4j610qUlCcEA49qwmLFM8uR1
Rl429SWtoTEPxEmWU1KuR7Z81SfuZ23/ATIw5zRczNuy+E7Aa1EybNge3VCtHkHHYDbhkiPEiyhS
3eLdZwkG3JOnmzYq+oR9PYcoQluWewPCpDep/w+moLBt2sEI8pBRY2EtNj13pgLwrUVqUYbA+i1D
VgMNvnVv3MTs76b/gvmNIcElcn9RnGHqhmmltx7mbPjpzmTiULThIbwpABo83La7YYW+3Qi4bl7I
Tq7vQFWaSizvcUiSL64yHagfs2dGacn28x5JnTwaZO3jlcBZS5JhIU7EPMB+mGXOH9MG1WiWJgIc
6wCB8mJgTqzeCuWYrSQNZ+RVoEXZEWIkW4AIB4fy2bmHuzt+pVCrquVoZ1qfccIg7eH4pAVr5Pgc
KWumJrHNdt8SBp8ccY/haopHRVxFaUZhOQNXqP2iJ1rL9QS4G4WlGfY4FF0L8E+X/N8VlXpxy/TQ
8ryH9faiVMW7zOAriQa+sTvZPSEJc4JVc83DdvMBdjko4hj0srVZ90s5nqUlnF52ZfuZG1Bc+6dh
2wm4Tqh3+fcs/+812rU5XUbU6kuCKtWaKNbBuSN3zYzyXjNGoOxDowLqm/obX96Bw2ZENEytNVGo
kg/JJ3AAyfKSWWQmW5IMEJIaaowhRl2TIQXnxNNDwONKfGo76lQupYHwo9NW+tMlqK8t7n4+oi3Q
V4LkOWAiojj6I9tDOAfEapdaEi9f6oLNp3qu0hluyzISCFJsDbGwj6//U0aX1iuF0dPssPZRob9D
XRbo7sLfV0l/DfQNpIvyc+YEtyLaIyCRLcsS6rf1dLXL6WWOo1ah1DwopSVtA+GCBf1mJS9RUuLq
vYvFYayFxtfE00hZWbN09TRMGjyfPITgUk2qze61ipD1Ttwz+m0FJNJ2P0yMPc812sXTmlzQnQr7
OxNzrjGiZEvjXXQYgc2VVrwE8vWPjDivjGjStNCU3wWiApmmPqsuUyWnTd10iZRR5ZFvSerGjx1Y
vg4X6TClZ05ihB7lqZ3LCEUVLssdG6Xa+xTvDhC5ljlOglQkWHXcj81fhXI4/mWNDnlV+4mCZK8U
exyL6+f/KJoZQS0GFqaJHiAKmAL64O+9n92LmU8KRwXlrWJuvuqro52b8ekbS1Se17Lq2bLwSa1B
BTA28n4AIWnIKM1g631jaDWfredgFiaLWlOqKzvzJCw5w2L0MlARlrovwNd99IcoyljQm0A6ytym
4XfakumPXq4OTIdIY1L5+/alvOMDJWv91URJJuTogAg/vYCtWdO1C4WU2GChGh56wYcmwuRPqc5z
/c5Q7bdgldcCokemgnKCDthwgUkraXWad4YycaetsfWsXRXT7Ut6KrtdozJblVn9sC1ZGcY3QYEu
Z8J5U+i/a0BiF6r6KZY9kUdBlMJGoCrZxJ4JhWtlm7NVWUT5jXpKwVb7fKFsmZp2YhYVk2jv/ypH
+0oXpR6bR4NKVPuPGcg7W/vluovpK0rzJJJllSnGIBhZLwq7VuB9wm2twQdVtsCA8IQPjBAlfj1L
jM8Fjrxvs0/Z/9JKpUYfNrtpGyAm8CcPJKfozLs3r7eMYY9VmVfvUOTuz34Dp+3RxQRsbbiF7FN8
xdMkyRW/asucYdvVxAIPGzULfJDHcpDbuwehZjnBXE0jP0bkVzK+7ZFICjDWF3LwXOcm42Spr5D1
zU+ZBmdrvO9haSoV/Rk/M9ijSyMc6WbwVu7IauZo+VToNf5+2UubSZ/MzlTCoHFknkXia72IPnAP
RNLTrqQuU13a6x1Fh4EoCqY3YgryFoacaUspz8G6sb8/0tPyIhK33ov4CcfTGxNIRdh5PfE2+Z2Z
yjFGm1C6aKfsVovjHyBka6PfL89iSUGy4s3v9rFyhrWgVF6ytzqlvEg4xrU7ZsAkyRWDmfJUqKFW
BLnmwWzh8MQfKznQzYsxrLabYwmEoqmd1tuiJRK47lUBtwTKrEHrCwBqDyRIJjqwi8mIlUKexCo0
dMhNNObdjQnd0aZx1MC9ZD5AMNDII0BneaU6uy5e5zYHNTsO0xYuX9BNVebE4YSMgCF3gHV5yf1F
1ZB2KsacVUoIsjL48DoLbn3mgRCWl6UVmpFXXVfrl/Os64VLejHyeO2jk9fBVmbwrDT1c+JwOuzr
05r71MVvcgIduxxK7cP0T6RaKfbMAmADsrN23czX01aEfDO7uceAHrninUiiOSVIX22QWomPyHkg
wyEF8Mo9ddeqrvkTPK+pgFF+KuGTTP6GTr2wNYTNzRjWZzgSScmXYVA0QMEB9Kj00wiRjN1TNis6
1XlkxJzm0cUWkoEM/e7Rb6NJjvYRuBmR4AOEz5lSNvAz4fVozse7bAhpM0AC78jWTevGSPeZ75q7
HqZqa3WTMMmembGU4HOXVbcLudKV+Xj5d3jc92uO/f3IPzS4R4fNWqNRws70X1/7GhD0yk80zm/6
4vhQe6/Lh7CsXxVIEh+c8buORvBCaOQnlo/vRVZKPKWmVnRje4h44y7WInCMtrbYrOpCCoOrAAOX
98WRmcQhC40qviCvMsbdmbTtv9oY/XtqrKBRRuHgP/KwHdjE4n88ye6UUEgdcpQuemmYgdCAnKTq
fUbbQgjVvBip3F5rt1tCiPYewrkg9XU+iV+fBP5I+D9RZzii8/ChvKuueR9DiACRw8cEMixvm4EB
4CHpWQ3vuLayCnU3Egx/IA7kVngN9AsjtilaH+cNqHlUTz/f2gIh5ENUwEIBUB9lIuLZl4AjUfI/
kP1Sw86ZERcjtRR/BcP+8Vw9qGEu1/J0Z8ofyIzp93Pm5M8vYmPms78EmWYBXSCwLVxfBrIwEgsf
yj6gGX/6tDjkl1F8B1e9hT01Dp6BnZwFQKeyzZspaRk0LYw05w40RDmsB7YBGFCYz38qEcdEyvHA
KVljPWY6RriSWnSci0qo1UmhHGUuf8VxQS4D6Q+tuP8TV3+6ysqkrCcNhup2c6KoqiHrd+i6+KI1
eSC12gUTjKt4d1vOyApq2h6gnR8sQMnRayElnqH4kbNGqMWPA3/BRZa0MKJjRDub6HFdvvRig0ft
hZ5rKEzTSZEGWwGezs1DJPfEvWyeQu1O7F+ZY7b89uqJBcE3WHOh+Y5BjOcu+RYh3iubKuhWOdvJ
bc0xBOgGTCAEAJl6G87Or91W1IYHJocWJGIcqphNxHxjfH8Bg2SLoRbD2GYZV2NCmHV4oODp6R7D
poRylG61IATe7s2rSaq5w3x7qDE4ibwQAWnqIo/QKSwYb6rqJjgdWlRRCQwHA3350t2q1r83YjCM
ZAjOdCWVO63AOpxQ57LM2k8KVUUv8GO+6KFHJpOLyk/NFqQWFsY+ARblwru3bYKdpfkS8HS5ACQM
lb+7QJoHfy2y9tQ2Jt98PwjyXLcjVKgQxPcACwPnC/XDxfh7R5GGFB52ao6SMuFHBugsy7yo8amJ
7tnoL/d5+KafWwwti81MyRVpLhb4o5d83491gw8XxZGNuFePy0s2pL6vLRrA4PcgpN1mY7MDjBA2
M+nTwkc3phRXvJFfqnJv0jI8ruuKv6m+Z5meJqcpcVP1hP1iyFRu0RYnbGRRNILRIKfioCTVgNVb
GIol/742QkVYzkuSCn5t/FCqJPsn4zhwDAunr0J91v1AYWJvWGUPaNReUZJF757c8jFLjX/Z8t1K
NYSDkRHBg0UeSXV55lGfDehN+RYTttbL+3wU51y23rRIkOlYHmCZWNKPTR+gNrq15DUDqUB7SxBf
1Gjz5FozxZKzYTU4iLf1KB385i4fb2Hxo0GMji33uvYWYOstLRZKzfyRAm3C26bNkyMX+quuqQIj
SrlVUAZ2zndJicJpqH70zPVkvkuFQexi9PtAcrJE70TmBmoYBFcaHIA85i+qFTKChwDQTv56lB2c
RRe0/zfsE2tBEFHM8BFYTe0Bl6tC/VsIm3dvMak6JqEtmhbnb+WuAFJDtm+xEmbaM1CI41/ddfre
22yz03dlXEa7NALf0tdN4e9TM8xagK4ekWwt1CqDp0xwekcshJbJhLVxojmZ89bGB0aO1NiTiEyd
2S/0ZLnlRrRRyiom4B4zug49uiEMc6yiSc3yh/jjJbF/0ZAUx8ozv1ninH7Zog8xnyUQ9TVUe1vp
iyoR0r4rcm7z9ewy8A40dettil9cd/3nuKrem2Egq6j6kihDKA9s7pDi5YCwydLU3Je3ZTfTX/bQ
yuJCipmHJwdTHjkgHoQZcF444yj7LYOZfhYxLgFbBQWqhr9Va4+U2B9mYdtuESoSfDu3t6BaPTPS
8gEazsk2b868dKi8QE4gT4tOAoor3WWyk3WlMEvNRKZ/8u+iA3cLf/XgPO4l5DYFhWGgrM1fAwcy
x2wj3gFGNolTgrnAWaKqLHY6x35Z/U/6LQcLjbT1QKknt6mFHqyQdsEdcM7JivOb4H0/GKYfl9Ay
LLK+3mfjG/4gOZAK6hzAFMDJfIEpko6v+RnNqPXzs1Zv/G8Qpl6TrIuHn01+xj8wOn507U9zEi19
MgaeHVwnwBDel0vRjJCLniYLwkQoBsf40cZNz+OdBOzBDvb5A/owJbkD8IG76TO3YAVoIy0TFbdg
KMnL7yalTklFXzSsrIeVlu6Uw8lDKyDtiIkoFGBo6uWVAaHt7CCVv7rqwipFtWU/wyHvTXPyFtQA
PufFm3LmLgnzjj8CFjFeZ3cfPO67irIrwqmCco81bwOtzTYrOXhUOCap3OTl4rIOOsVNQ+ziFE/T
TVT66KzqGpbl1kLDWhXIDgBdbY/gw2cYNHCKhlEovXsqyYV7JLKi+OUPmk7ZD47Ea5SN3+zBQCMl
mEJnP59km8H1ZWr4vWxiif0/I+n5Op+1Sfp56VSwrCTi9D4kQ9xEUyiDQuFRkRYfGO6iw7xg3sV4
vGKkWOrK7UzyKe1LSkNBNfYseIYGQsmoba6DP4bXi+kmjcn5W3ecxnkZn5+jT/2xhCbD7l3LxEHB
C+F1/MxCcpkDe7dkvSj2DnUG5vmjuCNweSEP2mHhpdpkUfbMbF2R41tmLta30N8cOTZM0ocVJ5Eh
rMTAzrHMizqIj0bfIztDqGy41Xra6Omq5H9KZpYp0NnlutxDcQJoTUs4tE2k23BJCDHMVPoUTc8+
k4aakYj1CvSgmB3TpApYo/r96dWTcIVJsumxBpaxvm48AgVcyEVCq5ym1wm/Zc3szM/M7mDXBKTs
WWoEPJ/MikKvBzpN73ZTmYYckvEaIJvpKWc84vy6dW9eu/erQGqNx7MWDYcg4ZMuTZTSwjkTabx7
xbvBg3HGG5TYu8eJyI/A2vr+SzzQcIX1v5341lvOOkcKa0nCTGXDiXHswcbrgQIyDljICbbpULD8
vhCrLdqFNm6F/j77xI97poscZJBmy/Wh6O3C68q/tG71ARMt3tA8LsCb5g2zATWnai0dW8giN4Xj
+MxskvrfRTzG/w95ARHkGTTKKtbIf2948jnlAABjrvvHJ0hG3HtwWhRHXGOAOV9tY19dNpYf00RZ
9V1kSF0moLmQ5PetZ0EkxmSJwxp8fbjI16qVsvp19NesJdpW/4HebUtYoneLRPCXtL5o6+RkrN+x
d4MiLgOidowFiO0ZCQ78KmSvttflE9RhmgwhCW0WHUeHE3lq1FdRVkPAoEuOSpEP4Zcxj7ZnKJva
11lZxSYRXrJktKTlwILLvk6QdtXsVnkr5klXkQHMirM65x9D1zaBHTtq5pOYruZBipvlXN+4H57X
YR1FHv1p/t1LEDPrSKncWw+1fC2RFs6UXLSLjxbsRA1rHPd/BZyboeJnDcDlGfnF6xZHpV+qdZ+J
FqeoCniEyYnEptEO4FrJrqqmDyKgQkPkt+zt6Vouo3i/cDO3hc514b084UkC/P1QQ1GR0+fdsfuK
g/s1SuzXVvune2hRDP7T5wIHLVUm8age1BquEkcrSudcYVirqSoHKrHeUmJnpsNzmiNSQGUG+ZqW
YcngG8C7noOFnmBnU+C34h6RM1IZcq6PsRvP8Wsp62x10/OxOwWZqKWhqpfGwJAJleb9rQr5+rKt
N/34QR5a/eM94SxYSDHy6wAUAPpsYC1iuqWxzVn9Gc31o+XMsVn8HGaSVoWg07JtAeVoFlRvNUo6
Lyq3X74rCSuwWjY6CJdgX57wFjb9Yq9PAbvAfIzRstGSw49SoLd9pUit+gzHTHWabUttCSZmLcp/
BD3Rfqgk6MiEncm3pQqs6S2AjQ2Td0OtDh9JEvnIQOeozn/QpcYwdBVx14lnUYVUudEsXCfbVyjl
lbQBSj8tdNIeeWwd3qOhZd6TI9fT58K2jFyjHzaUBv7/2Uj32J2VPbLnlTyHLdgNscTKMwmA1WHV
FaOE+voDKjLoQuHtFQzVzGeYZb2Jhck0GMAsKHdYdercGAtuNdYA3FwF8mUMr3PNoNtR5VPY09ef
0SQDpKxM67RXwTn4HJkhFVjNePHGs5NgSkSXfaQsrgwUC6MP96e0XXVZfxADLrkmeAeMvraNhF6P
y/NJTSK3YYUsxdjiml+R8kBic61jz4IIToVKk9mT5sf/OIi20lzvA1UDhPu3nrfK0HQ9C/75DA0S
9O5gbhE69C+ZMgeShwckR6VadSp2qs9xxH+wi2AuHAtpjCHPklmO+wl/bIIOQXfpn+S+NMvqXD7W
LVwmMGchN+qoVVc2OsVnr6oXHA7cmNZFiCLhCNhApfQJF432Z4XoJ1Ob8j9GP3v07aCUkNBww1+Q
cAk9HoFb3rXkgOHcAU9Gi3OUADEYdO7hU/XXiKg2WP2XnSEoRx22FHUEHs42yiQv4oK+AlrzbbrA
TMMg4qlS2cND3xhmk0lSCefhyAUB/Pb1DZh1CZhKYWMPnhptj4q8/J/TUvQ+K+xF3bSoc+6OUPM+
0Pq4pFP5EjOtFBLh2xp7R/1hcWEubCqy677/hfM1eH1WMnxPs7RbVLYH1xB1wkOLVhjW+eFK/fOi
jSz0GDbI34F9aT/J2/OPRSs0V+nVTa0pzkKOHpeTzOWdxHKAkuGis3ft9Yy28JvGDjBibgzLv2hY
kvi3gAiirUNW6WPZP48Fw6ZxS6gneu/L2beES61/QUPcZkdvR0D6ORGgW79u5GmA9IrS7KFsrX3D
NpBPOyoDcKZ3BM4kiOZQITjoF6NH22cpcKX6uVWTECR+aXCIf9rK9t/dY3KluIWzlWM0u5gCG4Fb
qoCqEB65QuVB68pjppQr3BxvMz9W4KEg2pZrDQjiOR1fjNplGEVm0TSK72Q4VjN1k+i9IoAP64Zu
SbQeN5JY4GWc78Q92GJtzkWraFWylkqQjbSqZoP0XUPzUl9Nfqau4tuMAjum7WzN0s5l5hcytNhR
qrncl1PG7fl7lsRXJLDprIIjItp/uJhkAvjBVo71NzXWNWpxA4L0jzxUJYlhDRJDVJqPDXgKAp6c
0Rx2dgMGR2PhOUo3bgY1oOHsA/hO8Q1tTFBgWJpcaD9uhEBwOya2LvZ+C1CLcxYrb1bCdN8gTiBW
xs3J0r10lkZWlmk56gOA/8s581HevLiXEreQVZqgmetb43hdvbVg8Rv6syWBfJTMehw8v8V3bcjM
LsEl4zYeh4ZREScQakOS1Q5yitcEZVBMVMBzQ7JwDJY7pm35nmXNr8K58mB+7GcfflI6g/bUn+Ab
RQKxC/U0Q79GJBogkTJElwtRzjkvdW1fgzbPMfoJ4Ly4iKubRXm11KPXFTgkRbfb48fTt7jx8x2S
nmEqx3lOEF2SenHV+BPATAY4Hpi3tKYuBcvZIjYk/2A6xc3GNzDUFcpzb0F7Yv/65O4THVD1faeS
XgiAHogPv7BwpdWGELskILY3JuPR6i6KbBUiyYeDjzv5wIkhLOTuuQ4tJqOITv9mMWZ1b6iRarqY
/zwPPF1S5d/WepHhGx2ClSs+8tp24F/n5QuYOoVfka0BXj5mQLlKU/Jn9Znx6dyBAVZZ5PwP2x4D
CVN062V/Fr5MUcJfNTCOIyNGq37ydfg1b2F13RVSC/IdGnMOPJvBvyDp5h/bk83gVQpeqBLk+F8Z
jyl0r+uYOgKku64/T4Krbr0qNdZvc6/vSh4KOUXwzjmwvCdL5e/i55zrK1YuY/G6X1fRzeg1mQcT
BPBVT56tBjmGN4vURHjoEy60KAv9MM01sv9PiebA1iAdA/pZcbrew/ERFNecc14QDU4txT72sI7w
035eANJW92nuJPDzE03USUQIc5xloMcNqdVS8w2IeGgVeC7KGm91AhJFGzfw+aKgX7ou0g0WNDRw
yHzUiRPRvyCJ6veoIuGOrNvR8j6/xJh4qc0a2QapJZngZlNefmYKqxZmVJYtF4X6pXHslQZmcl+4
qDumaTthwn0OrD0jpYi85LqhwjrbYShML7whZ7yQexwNBfxE5DbRot/QYxiiMJ9jOmfDpafmHezf
kzq6ZmDCmXawaiIBPdxWUp1f7h9nWcartqP77NsrLBx5QdxK4lNXfxLpy5XVfdpWm4kqJEZ/XJCL
RgnA6qfsYZLHh4JW+oV8eJ5SIH2mrZTqjco3KRofRTwNZmcUn5NSFOjcXfGxg/4c5SrugZfz6skM
Hh54PFDeraZK1eL5Gs+bDXU/ZVH93lbcI0KX9qly8isZ4fu00DvBaohcHnYPAzLJ94L11r6At4um
s6t3+gThLCjlJJNsUOrrEOzrPnh7tA/9TYdh9OfEj4eXFHf/s0UpY+BzLVaYYglSiSdUs61+mzxR
1EQp9WBmdpKnIImyToR/tKrGTWjWF/HidgQ7Pq0Br+tZsqQ3k1mBq1Bq0QAaTYT2MBBCefDA7aWD
eRcWRyEUJDhI26up9QbHk9Mc/C/qmtmrDZYHE1KP4yFovPBfrPMEYNnr1Rqki6u+HaFXoiLozNo9
ONlt+u03tJGjKqXnSyZ/qacQxch13/h/7XBc1wy+6A0zIRAH79VwO9M+0KB9sgMwIi7MY0U/WMVn
j1zvKvQWDd5VFUilwewSc/cGPvDGy27thVVd3JvRketNzbpI4xRXWatg2LXfTPloeV+nym76Zxcg
JdaXL3O4bBtaQMWBL7RYPhN3I2wkfs03l3JIG3TWYsbUzCJLzWmqTRrVZYdCC0zLgbO//NOSZJv7
Pi1v+qLrfHLtyvnAVuAeD59QIg7kR1GOXV36+7t1g/iiW7x/Nq35FSfk7YbSOb7utgFYpkUdPhP7
gR7EXHhKsRULYszG6Z9FbOSyKhN/JAwQF7fM41uXrFsebyJYT4ZfjbOMzdGMjaS6ebQYCDcjXuLd
0GHiEsRjVpS45IePo28fsOzs3yug5aLyS3EOfJib7R8QsOhIBAteTo5uaove+ePrKKggDL685Ujd
RAFEOOstn5nPZ35yMUal2/ilPcmXsItBVC11wtt6XQ/BTLB8pD8IzianozO4JkqSk/bGg8zbwNAg
TBpSMK+a7DSZE3aVw7zgc3hBTLaTnfTgipBYk59cyExcVJT4Ez7fRktJGjjH6Hh/Ub5BCW7HoY0H
IA6y8ANpLtIDE8WjhhCrU9zgse3Jwus9q0PQ89SUS4/Fah1mH8WwHy5MxdBn7fCob7IV+RwuSpeE
l/uDJWY2o5wgyyk1iVOSt2nslzbeq+R8Db7NXChguRCKi0md0XxrHgK/IKy1BjZOTAkQsqveiXRe
PnuLxfwM3YQ4QNarc4XoTejUmpHpurpzjXPaeRnKJRCxOGAWwAmCQrXYFD+9G/Pm6wfKdVwyRGbj
SIHz9qFdOSm2CAteaNjKCvyOvobU7u7PsVJ0tHihQ7e5QViQQuqQdn5ITVuqYbi+/ObwNNZzsCeI
EcFY7c1Ye1F+SWQQlm0MsHs/jlI7+LGC/rFMZqMoX/iv59jn7C+vdHfsrGJ8D6PQ3033jLaRl5Uu
8uu0Qlcab+ocOPywgUYj7gbhQVL0JFUeNGmGTEDYB2/7LJTHI2G5dPVO7HzIGBP2LpLGXiWZS914
1M30RLaFlgSobFBu9Qqqs5Y0EdZPU10+1DFEH8ZoAodarPfL7sPtl0UmQS6zxl44yHymBLVM8R7q
Vd0L0t34HYSdKWXoPDfm+5cYDad66dDT5wtL9raH5orUy3MmHdLV/tWtXTsSIJqLxmEpJybQgg08
7Bw9Koh0QfHlEOTyeDYPR2b8SygDtIaloMDhd3NEflKVhWR6THZSOVD4hyQLixZCCg9G9Dbg/AHp
7vKUzcmJEM22eLCMJESJ06TNBWTSH2i3fo9GDiWqlVAXRg+tYtArlgPVfkU0ZVQZX9aHEdBvJtSe
idoZdWOlRTR4UY21/h1F6xq9gz+adj9lYtsPTjjeMVMTm15bqB9Ytr9tzJMBrj0WmaK7KsndZPJ2
IlPLmEwI4PHqB6AAf8VtFt3tYTGEiigLtAQOUBkoXox6yg0fxLzcvETyIzXTBxkEJJCjkBFuSKFg
aJ4Fu0eYEMoDtVPNUKW455EGeKH1GuQEsHPHwiSDXIL5vzrkkz2cQm60TWs51KMQoQs+5xWsiKE1
t+2Lj/io6qclZy1hT8ySYv7ke4CRW6H4AaEG3J5ONVriqDWlp91dKqFWjTNvWb7HzSbULjVk0j+p
xxrwkqXgeeefL/54LECkFvkiy8FrlIGeWKVbKD5rdDMPAbBz0PTUP7D+D3p0hXIYasP/Vw+AK91d
T1Ng958CV9wiGuCLAoF7n6sfyMavjgwbopwM8Mzr92gxxxDkzyYZCai6eOLFRCbRLMVcnYl/NAPB
rzf1b7rvvX34vXuI/Ug+1mWzTQ7tzX+xEL7VwfSvnVvEpTormGwrGSWMQlSk2BvYDr9xHPwViPCX
pIfw2hBYDy1u9nAt5aOIdZxsi8NWG5U3hYQqcQQ1bQ3Gp1rkRpXXLKVOiWXyY3hm8lpzU87g8GNx
ig1T/+v5iy/k1nTMHUj1kfCWcy3mA+7MnLz99YVa7Zph4sBIS9QDqEf55FvLb7SUCeKbHHrHv62V
m2O3do7kXsFFnyhaZJAozUTnJnXVLHgt7wMP7rYApn7nFADNcBQAd+9/H62w2Yd+y5CnU7v4fJak
dWNhEL7LOlB2poNyuGjKLMyKLjfSs+U2S8DyDquQGcsDlygq8ptrKnQzsdmFFaTTItW/JBTazXHR
8vEdOgu4BBN6YrWKbK4TP7JMCbs46UMD9fkViTvVBB8mVOpGGS/K2u+nC0Vf0V9395bch7OU9lxh
JcRTcFE4pTVP9u1GKKQKKDGrm6HlXSpqLURBVNg6xvIo1roaYqc3FPsbJzVW2VsPUHaCQ5mDNGFH
fSgb8QjB/AUREOZCEIz48NdL6eTg884rKqDtlttwmPCyKE2wi4sxdGoO6avnZMWF9K2PpU1Cljc8
YYWxLGAbLtHJZjyYVpf9WWd95iTCy42ydhw6hyo8ZxyL35cyvwzLrishavXifESpEm5Aw5xxh7Pu
sc5Zscihvccb5Ep1ZpoIjn1Cd1+YVL6QBOJ1o2FRmFYD1DmTKnFF8LTNej0Rr41bHz3Yf39T5wQW
UTyupnF+yyJEJ9EQnNYAEm1pZfaqQm8ICv1yjLiVGzMnFHwVe2RG26yX0sYCLXfnm/fvnsxafTRU
5XG4omPza5icxxmQDXLT7zbm8OWxHfjLNBBuLYKpjvbcFzpMLEI3JR6pr1Bug4xCJ06GxIFcJ2wt
ZjK+8NbhGpyIiNMVWO9JnnyP00Za5LJxfzGwUvDOgbQqoVl2mcRJjMwNgDAyo92FWZnXRl1yEu7b
F1iDG7JUeOYjtsn98NlZbH/a4bgzUbdtu+LbcIAVARjDWc6hW6zdpv8I/E0GSs3RnZal5u8oVgcO
ej7h1dBdkQaRZd4s48dhoXPwhp1DCcBLmEAuBJzY6wkC2IEFjkfwPJIO4UA68ux4CQ4WsxmMgAsJ
4MlnDgGoxQwVrvxP9RxZ9NtOt2478UdRJODGyuBpAHmiswHuMT04NWWLb0zOn8jS/dhyZe8m9YsZ
jc9U/CfkUhQn23Bk9NixUUZsXFjqD2tPxy96a4D6udXnEvoB3nHonLnO5+GMTlQl9qCqVlRwPeSS
QSFJwWVVeUC+koPKireGstiwm1One/SoQUFAp37THyPCX4KkX/WuUxhxHFpA05mrxZwWOw9Tj2M4
0rgwWCaatCW3BkP74QpJ1poU0wp75ZzHfnQyto9KMMKf7yzVq3xLy1otLSwXR8hmU+81hK/VDDt/
D7C3gxMjeTwN++w8xAeVRXTVzKeH5s3euIgm1NHXm4vC9A2yQC5UGkwufIhSzEfOTtaledNg30rD
MFZvT/U3XK67YIP7+aDQ1ptAWzSONzd7GZnMP1dFLylnC4gX6alP0vDmAdolEuHc/A/dcNBA1N+b
JmXNNSnou+EjJW7vcNuirq0Y2U3KgLeRqU1Z5pZnGGp2kQELZo4jSbIPCS0oV+GB2IS7+RbsHX/T
6cTbCddJkIYKNYVp/xEqKf0H5nY/433uiOmLOnpJaRvPjtxDUpKK3jUZeFlkcdoc6flnlsQXEf9c
nFTthK6Q8dBXzTc+q/ogC/wqs/xT73EiPNf6a8+HU4S5JFpyt9pNMLDRVUznYl3CVSZewQzLtRqg
opxtFgeqZEir3wty/b1B0zBo4wRy9iXGjZZP36pX5YvSQwZBkOv02zQHgcvy6bgm28S6QQpAp9i9
cbPzP3JkkvzFNhVwUnTkTh/U2FSq1OaiNDrXsrt9ycfPnTHknrkBXl8xkXBZybHCz8bOjbffn+kc
9Bkr6+DQQButU55LTpol5vKIfhbQZ6c22Ol1o5vAS8nJua9jZK6VAyP1iGSC6an/1Xc5JMiAzLlM
KegDiv3aOuLzielzNxR70Hul5A3c6Rpck6AXfwjaTMjZgaXD3TVCe0pO29uGsApzHfwiikTw4Wn9
BrlqiseWZatGZGO9bToIzuUgAlImB8+R8E0d/BdwRhCGuaxXBk1Kn3AKzzeoJ8zCk9/XwMOW5olz
5s7lWUT2I3nr6gGcX902KIFeVKT2jyabVcvyBaJo9kG7Zk2cruiv7Y4cFgcdeEtn550t79UArSpo
JVHHWrOqFErmOixhq7/rf2+vO7C2s9/t3tqbb2IUeCDOTqo1Tv0/b2c2CY5/f6gYTEbXj3Vv+E+C
2Ek+N7c1NVdaBXR62RdpzAPiR79pYcrBSnfjUpk9/FNOjAOk89TNwVOQVnsTrIPjZdvW0ENTVNsX
aoZFW/O1ScGhGLlgwYFU3MdOzkqmpB1eeUTuPG2kVeoOXVtbYBBzVO+8TS5yNKBhQ2b9te2eS+4L
vJg2gKQXbvxCAh87Vw1Jlhkx3FqQTvFIN8u2XMo/w+R981EViwhu82FQWUuD6QzS78+MAt7/47g0
wXcfkEvS+DgEZmrJB2ua4uMk1umFW7kGFDZ/l9gLbCc9b2RPPBdHagrVPUzeg35zxCQg70mbQCeq
JZKfiqwLz+F7hBf7rHRChfjAEKUrzh3ZQWMe7IONKdTi2DxgR7OOMZlH+0bcfMxRIhU4bqpw1j6x
DSUk2WmlUUUP4npGJglYjH+I/YGWEu53UE/cS2hefcVuitT3O7AwycMIcl/ahF+Oh/XeUO8tMlC+
EzKrMFYLa+pQXNRwIZY8CYhP5oGBr4/XHOVnCGPjne4EP+UsQ+Z58aA4zFxsSLfyqW/jR3OajG2c
0EqriFl8euzgfYpfjg0+jlXCOFoEAuN6oODxKSDc71G+9h5SrptbTyDGEJTGHpRpz8K/G7S62HWy
TqyFzHB0SYYQJvWq57y54mmsFxQUvHJ7zhs8WTfiwaPXC2HdaRXF8cLJuTmzJ03nfi79Ct/r4yEN
nnt0XfDbUXJZp9CvqjgSiHc7zYuf6ieSB6OSPPPLYY9c0RpMexEdpqEvZsqyoJBSu3IIZ4Xxum7O
K1jhQe+4ZaIQQIF1Qw191IBbbRLkdA4NvULZXVzzkkJ1bP65dwmK6hXlRJmVfKLzddECQz5DkxVZ
1Ohw4lS0Z6K1+kWBJ9ehbxq5cLemI/kRjFZxQxA51pbs8UIEx9ZngoeS+wI+VmW3PG6wCSO/NAY7
1GmLInyDMfrTUNmLNAfgWysw7kGtVXpoj/v4x9RVR5miqxFQbq4xJqcRStrytio+aiSUP1tRenDg
E8ooBI6MXI98upX96j3+c1m8zebgkMAR77nyytEA5wVZdPILdMQbv80wlkjnsRpLTMOTvTrtD0S/
9vrkLkc5PN/TcBJj6NJB9jkhcgS6bfiEPmGOJHMLKCcOyxlkK2zBvYjwjlIlnkPcM/wYgL8xn+r3
mxBpIPq21Vo4D49PIhzJ10oEGC0Hx/BHN4I0REmjTV4v5uanlNW8OUAx3YhoJpR8DIy0Uojy1MxH
8XfmURS54oTEY3XcpIiZK7zwvszuhjJZaoX1bTLwUl9j/Fa6FpJ45cg/ODCQHATZnUKDYaOGAruw
SeTmWFktdX2iY6LeXZGszRlwSvzJu8+gJQuqjJzBPeF02rtbFVz82xNneDpYvNe+uv0hW4BunfUV
ef8X9autD1JzbV4u25DD/cYUV5Vjdw2YnnqkoR1ptH4Vgfqvxwr+3MLJ6vupsNEQkE+heONWVfuh
IaC9A6fUjhEtePDGj0ItYgQeSOkK5m5D8NXRUqLYDKsbaJpN+e9j/DVpVRQKGC2URKrLe+7nNdEH
oNCcfijkSe5fWHXH0rM4iXKj3XGZWu9ckxzd5H+dVix5im0ugAYvjpP7HOAVubq+DNfIfJenLfl7
m+N3sSTp9KZMfnS/OFnPlRW2OalgKyRtWHLea+BX+3qer5OosB9mMQtCdFJahrdicoeQRdjgj8oA
7DSSPFa1hnc3nH13ZHX6rxJ0eJ8Enkmr5aiC7PiD+ued2LBwMFKB3YX57vIiT61SMEtn1qGQIs6W
yZ+qAw0DSd3QGUx8V8J0IL6rAk0X/hP4TDaHpZHXXEt14vQsZDSmXH/7NyVDtSrpZsf3DHGUoc7E
r4SGM9F5X80W7kJS7gu/slYCOge1dArkIKNGOY8xc9icw+UuD7rb/GbxOcYBoKQA8VXGwZnu0zKr
dnBapupDf+Ttu0qa7hjY2j9EYTBcZ5T3q8F5zdILBgpwFr15/nYS5GxO8OC5GoZ1WEd6rVRZds+6
D+sOGUQ1Cbnv6LquCutBHe0ZDpkjpB7OZxO1iAShjeYKSt3PTu2YamGXH1M0WL3YhJ4o60KhnYTK
ABCEL3ZGyrQ7h1Y47VpHJbEGcAyN8RPV5bratlQ14nBsEonI7/UZO6BM1m4mc7H6SVmdD5JFg9Pj
uvoELQ6khPIUG+mrwsxmNoZrVWdvIBaXY/sLONkJRdgibVbHkl8UTDJpHALW8n6FW3EhTjTvwQkE
Iyj5+2Aq+xCdiBBfmL8evHIndtTCuy7y6MgEWnQJp92PChNuLebg6xXamflt1putTvVB5o1kfO5J
cEWnU3KfOnPqyUp//hPLlktFUa3fQV1S7JgPcO1Y9x44YdVJEvHbpm7COjmyVDMf5LyOxkGwT/GO
mOZGLI1VoSYcfmAGvTZ3iOFMPuqcs89S/Q9nAiHc5+aQzRq/VGm1tppNRk4PCuZ4zQEJZUySVj0b
owKHxpzqvLye7+yZxDpc7FAiW9KQueOqLMJZ1GDh+yk5HSKLGAqQbSBluWBgYC2MQ7S05aZ3JOdB
aDTo3ci714FAHEgwZSyW+b1068/33nVqLYHDiI5cARlB/xrRQxAv4Kz0Ntcay+OM828ShKUc9E8+
LEeJq0CiGF2kNPyVuNXkd70aN9lXEJ8N3/FtABsFcnKRSUPfpr+Sr067+QVk285auJvREJkTZTuS
Hbrj+aCFfuaV3PtX8hm39sqxw2uYFHLNZ+h528IaMQKfHn6Xd+wPEyil+VGGlhPj9lC5jjNutPnK
hSm8G85zgL23RJbCDfEWTz1DZ1w+7lvggG6ZPlvCDXrjbSJYo92Hf5BKv9MpS6jM67+joScdtx9g
rZeoHWiVyd9/20Bc97PIp7Cy5mdhoB980FYzNBJW/IiUMIG/llSKcRlZmAtmFmduIEVVhLpfgpUi
fOqE1oDBmGDUMRPtgsvZAF0R4vcPMOy1+GCWmCLp/ZrJesARgqY/0cuBbctNo/OOSV/N6vNZO/9m
ZslctYZKetRQ4Xl7y8rkKMAxaeE3DGavWe1cyIyMCD2Ur4gG+A/luvDSXf8dFcRO1wN6Z/u1HIMO
3ppj3cCorr0DqOcrT/1eBn19gNaWTfijwSfF75H3hXQ0fbkkKlOpkO6mjCi+PaTdHxCFP56oYgB6
vXOMlyCmZSRJgGLsmcO55zonvCzwzRCatE9VYCM6FuHEadTrCyQaQz0Zkl6P57UL/PVu7WOYmCzW
nVhdDVOyxsq/ED4CYFsQEm5K0LNctiaPXAFggN/soaQBHuYLQCx+6+o6i1mUD22qSV+BiVMhGjMC
Lj1/EuZONZMDagwUqtiNk9ofvZrcC9KVl17XjBgyA30ylWZ6LAwM+ocjgw/B7nTsJZGBJH9ZKaoe
HUR2/DIIojpqLRl1X1n6jtzOUQwYA0ukzwakyRyH29Q4OlQmydolIGwYe+a3JlXdpInFwONCmg/v
/aAS7U0fFHJ+24voGGyFrgBdBqB3rdjGxMuLt1wK++97GpOhrYu5VYWHSfTukOcJPusCKqMpaRyL
ma5PvQGbqoNS4JqeW3fGh/kAJ3BHHeFkRLxcUJXSPa2SrmUhcYVubWay/H8RC5FZ4oC92nN08JOs
3m3Z3msbjvNmdxYUrpnalzaEhjkkXn9PpNfxUF4xmf6eHAyuKVcu4/4zbn86q5JQqhlbpgTdCcif
WKeVs+w3x5gASxy/IEjj955f4Hw5J04deln+GFvs1Y2Fwl52N5feFXcYitaKwF1s/xzL3XpX1a+l
YU9ztbGBdKbyC+/cXm0nqmMO96TEgTrblE+vLqmtAAJ6YdSEtbIz/40bLueWxoeplwd85A+25JBs
8nJ4WfSNoNxnim8ffqsvjMaLRoy9I83NxWxloci7S7jY4/B8XlrVAKW8QTcIvx3wtwGR93ZTBNDV
WlIY8k5jmat7lQe8eP71mP0DnDip4XwYqb2ubRhNhsqL0N4J9sryNLwYVveuxE0nLqroBuAYYmRC
IVR4tlE4Lro/H6S/qeTb28FXB+a6Dz6hvb+hWx+1Y1lWkWU4S0GIHWwPiG4ATyJRCMg4PYUwc+XR
dv83362m1EvYgLpkgysPkF3hwAvPLOmYIYkQ2Y6jfZTqkFmWfFmlKlYkfa/qcyfmYhMvFw4VpLCp
ZulSkJOZdgTz7u7Ii2EYicCIwzTFNjd/usoo7MTTXXnSOpKQEcoaFfYvk0f/irOhsWWOTKF2FGOI
Qnl7rCPjJEXA54M6AyS9JI3LVWOZC/f6NmJHo5q+JNboaRkQhnFcw2bD98FlnVaEZwX9QIzfN5PV
vFYXe9PA/sfQLXE52n+15y62qekvOnTOFtNG2e0pVOPpSxLpO38k/ZVsuq04050HNPLxIHkdXVnC
W0Qq9X5xckYgdI5dX9bs7vJAq6TncHA3QBucOZ2rQgnwtvBnHsXed3Z8TPUWs9x1chO8WeHIQX7j
347RMduXmny0i11ZSm2HzkTeJu+Z36+7NXuDn61JAvsMQFNLWuwZRMAi84NH2H25Xktjj1nyUTE/
V0OEk06uvcMN7CIbCPefN40zYabvnL+so0vRUcNJtFe3S8eYc8pN7y8G0ajiOwiWrTbnCScDWHGy
f/l1AYXbG1Fz+QLMfBNk9rpWmqAjA6tzzn/mTmK5d7ExJYcXqNsfOMO6sFzAFX46jrqwSzcH7Wi6
R6qazaftpCemdTSWtdc49PVi+l/0YG+U2SYOzmM9Dwydd2L8gWeSyWlhEeVUiCUOLRERnvQ6c1En
36j+xVyEIj+ZDH6qQdYy71DH2osqLyb53UkZ5b2Zr5svjtfczm9H/Bwr86sQ8pXnJxbkI4JQo71b
1y5rIFPYsteBNiU0njMfBdKv7EI95KR+0th5A5s/VzZ5APDKdQOugb/3hkLjdfxsR6QRihTNY8DU
/kQDP6sG3fHZt00InOleWiI+1nG2R/gubGu9uC1yunGzD8iaRh0SId6W5MvtonaLDagmOK6mai44
VKwNmYwitTFvaS3tQT2M7C/B/3oqWQJyfPZ0eAqnZio3/XpunmS2/NUKcVNnP7ARrH1y+RDjmApj
LXz30pM03M1kBjGU15nM/5NYbAIr5TfuiWfGnZlZyCm9O4kxI7euqaZR2yHaPrACVu7fv15ml2gH
ojDWPdSpXlVgwVn9M7+q4UczmoekMofZlsFYkAtnDcRQ5BGm9K62p2phoiuHPaQdBeuJ3q71c1zT
M1mSGBEQ4A62IlgC56Y7MKrBHuO7fhFIn5BEhYB3mdV4XK8jx19HeS0va4WHz0o0z3rFoi/c1jUP
lIB58V1lFiKDJAEr3KDjsMEwclAEX6oLYRGlnKRkZwMx3eitoZIQu2qSpGa160Z/mAQssENpiZpM
AJDllRuPTChXdg7bitYR8TRd5RXJQs3Cfkc8jBcHPZ5Gui0x4GJaIHx7lVWlzp3NbtkptHfSbklW
kxhTmU43lO0Wf7uHCuaqRO4NllHCf9o2ZlPLMGRr4qsl7A7dkIbUXpfA1SeEPyGyiWZWrPSxwZ7D
ku0nRaPnYdQ55IrjfovjH617T0HaoeoOtOriucgbqQ59vZSu/OeRmD0LgW5PLCWj9ZeyLPcvzxVn
wHGT9EBaI09sSThRnMla+IHEGTmZZgZX3tqCtVmBXnNN4fov6uayneLHoDsXCsvwzZpyKzltKZVo
vQLSrSvqzkwuRLp69XtJ42iHybLezbT54ejeeeuSN+PWKATssYtBl+JqoPfJGWN0h/wMX5/bVnc7
Q2OiKsHetqJiTYvxJKxU+X3bPopSd9fML32ThY4ZGr+yuIzsce5thWGIewc0i1JDwHK853KcnI/P
hwLtWBGvn3njJZFTqKIfOiiToK8QUuXi04ez8EBkWO3xp8dzzwGqZM1jxml92B+bwygY2Bkb4hWt
ZzGcepyhvtC2tyUNNSw8BbBYPVDpBnaLkl6eZv+0JVEbik1YXTj56ZoD4Wp+vAJP2y37cHpqbakW
72kufnBb03O2nL9xj6dmtNFPj1ZbRc+mHiF6+F25gCGFs1r28k59AtD7Io/k0hXIcUiRC3D3/PtI
1Upaj3Hf2+cVdYHyD8t7pynQQIlZSD2qIjRcNs70btZXvSj5lI+AFvuXBgf66p2pso+MOJw1GaT8
TV01mwjjS6k7C60cdBHWVojnjFeSPqKP0qbVvgGvq18EAmN+1aZYRkjYvjmRy8qmaPJiXQClRh2H
/KF9je0IbKIji+CvUPAyfYM8vUHCYTY7YjvIF0RWk9w/+nmjdvT9p8QX5jx+qHfNaSrl6DttL9ug
yobfpqcIBifGx8Es4MenUOGzHIH4AMO2i9JfX1YYnbtCwxh0et/N8AkFqqUKFTK0mQlwKHJHgUb/
gkEuV3fk03BuoyPcfkns5Yzp4maCQIGEc30pVRIDWAtizpwygjC6Xd1pAepODiIyGH9eW4kvWvpX
xcctYYy/5ucgS7F3BZqxcJMNAXDHF6PmE4pJpf+iiElhl3u/0cG7s+2vMgbe5EQVU1+7s0pE1Jww
256yG/+UFQGomKXQcMk45gHo0XxmhQYwd4vA6Cp/sIoTUgj7tH+66AOG5af2ZAKTYwpgz3VYzFjZ
ugp3HOExyN+aBKbrBHE6GNFGvhUHxwx+qAoqvj/4qJDOp0hDPfB/JMimKaANiu+ekkfvM0qCl2DW
6FND679cYa7Wan2C4BOU6/f62PRC6NE71KgsKHjztXcoeRRFbioUfvF/CduzQBwQR92/DYz31GfT
V5MRv+md07QP4HqZjXTuayi62zfnqvEQCjJWfkNS7HLvoFCZOANjK2paBWCRgHmGOE1azc3LMdsV
RQX8vC+YVUgXr6PJqpzg4UbjNkVHBtIAcPm25sclqmXYW0/gKxqd6xXTaCJqkZm6X0IIkTRltA7g
dYULf8WuY0PL9slEBu/b7L6z+aumOxknRFJV26iRkVWc3EPf4I72TeHJQ2sHmlPpDsygkYVmZu4M
yvBaxATy1BI/DbNWp312Ap/amT3EqQkgnFaRDY66SVQUo99N4nT1E/GOimSso3MFOP3JVs9yfVn0
pEOgYfk+D//7ayA3WUs60G3XCAu+jK0xBxOYN+Wt5Xz0B6R8tXJ+zrzMTn4yGZpbpICm2OdLQOUY
j44UNFMf95K5MgjUw9IDQn2QWy88n0OPIe2uijGTNn6XGNnGdW61ZErzwRAOwkaflC/+KM+rawIW
nNd34AxIs5DOwkB6IKovLpcPbQsnCrBY4eAGBN5z91PQr9vqakAsz7fp9AgpxwPJkvRJAwYQuGQZ
jGjvbU4gbt+E7JRDIIFfuq0x5C733LVS12qhYVWyLaHDKrHkYsXNKlO8Ii2vA1ppAkVLS+fRJnvM
GytvT69mC4I8PoBgi1TzJl2NzAaV0UOw5HsqYH2cD2Fz84XTwHFhftWsBTo17q82pOh6vIVGhHWq
6+UBGGSlu/nQbSnse47TpZtXNhlKf4SRWsWCt7Yun/1vIo6Fn3RHZQ4+5PPhGxkF2cwaZiekRuBX
ImbBlE92oiBqvb91Fc8B22GwL4w6O/oXLfIbXiRoS+wQ2wxuPPnoLQaIZaWwSKpX7xyEaJUB7VSD
JTFMqXC1r0sr32kLcAGXaJ+KDwJIaJTjv3ciGR0+zmcdoApqtkhabI3K8t9QX1gxsPBWRwmFvsmv
Jogle/8fSyT8c10+OVClgLKMiZ0g8jS7hYwz9rBXPUuB8EoZQFu+DLLE/dorgyxeDxLW9S4jgRlC
tRC5A7Wj7pf6335zZp+p7sYzdZgzt5llIptEMe/g4SISPAUge5N7Ge6goIJjCN6LIgRs1JsJEz1K
n6Gmo9K0tlIQb/y3XtMZXSTcYqLFzKoWckWcL1CeNaQLV9+DBiwWAYoto5hR/WS/Crxp95SmTriY
hHRwetNmOpPmuQCsI1LivVUGnWaaNXiuWZNlI/nzak7Hew3jEuK1ehB9S/XUbgQ9fl1j7l0abgeG
j4ZhNh9S/bZEH2bmv4Zuq60RobV3KtRqDy8+nT5gJoitltGbZlFKNc/LgaTs62NQnvA8+gxGBVM4
Hm0M/0xyXz8SBPTAqTwEjHv4jQShrErrf+9pu9Uj/A0uRIY20PHaRdAuBCM/jJiY0qonRjdq73t7
8SzYbbv0YkL5HcAXR7+JQNFfULIKqwiy4KJtZP8KxwROy9GjeK33hqGm6MtgaBRChskcocMHweUu
a1N5enz4eRoOs8+FLCMBc08EbiMbIggUEWrRNvVR6Kx+yXfrIhNLAr57+RiedwruzHztZLogKwk+
pjfIVnAe1ELVeuDwfrQbKdv11SxilZQuvTICand67XgXoUi8DzqEvpIj/ik/OW/RZYne1HkLyWBZ
kgRoJ8j2S3G/IBSe9LkgmPM25FaLlM1F1iUZAZ2xqamXfeuMtt8tTxYXcJTNteVDtsW4NQAFaYwt
wmGSHTrsjmDQaJ2mH7u1AVvxmIJkjlwd1wfz30V7hpmOaJLDI4E35B08vylN4cVQCJWlyBEWVCj8
4QnjNa3n6L7PArX/FojJruDqkTi/DB+c7ADNTK7Pd0YjZmHltdAH0k635UDH1+P6/+KBb7zPsZdI
Ba0jcdFuzR0Uz+Tb3jRfxtv6qy7B9Tz9xz7DyW/aVcr0SZy6Fhn/PQIDzrSA36hSYdrwICdxJxyg
DvuHqreDMgwJBaSTDcNcPuWMQOyMiEJsZxKUruzpdaM2X2+imNlx0JFUKpIifvqdm7tk4leWqtGA
7ZblmOvK0zXamtYEbibJSthj4cK9dtEweUf7hMhd1KDQXXxEjyBhTxEZ5agQ587YVc0Y9U3e8i6u
uge98QsNpb6fP0N62s8q/y3nqN5jP2pIDtzeiA7nOGyj6u7FrT+BcBox9sZET646MJ6Ha+XO5Uqn
yq9DTV1xJ/5E135r36HUhvb58Yh4YVO1XXu8aJUbpFg39Z78O04NK6eWfSrnrBbnznu0dgDCHkXZ
ZHXHQnq2qwejIibFne48YTyPM7ZZy6X0QNa9qfYaeAazhXT0zWPe06bHK2VN3PIkBP5zr5M/IvMu
XYaUHtOCQCMxZ4hW0z7/JV+YeZPqG4yA27VXriK17uvaCA2Sah1sfypEreQ0CqiKgdRe5SVsmAsX
yL18z0gEzL/d8xBErgBCBjRt30YPMR12EnIf/6ma+iStmZpI4zkce1BKn7LNEkOgO7aI+1pFIRHH
azYfKswAO1SZo6LzW9HfnQgX4vCb4xOaN8+AHN0Tbp9+m1NVvjtc8YAhF2SxAxTfjL1E4gY9vep3
zGrstuog73oB/PwRtJbQfpvqk433Y9qSwrLK4iT8DUdFDM3PwnR3eWf+Uip6cwyMNUx8IhXQsTBO
u67wOI9EZ/BCbiey6RnsVhcbFRg+PYvP8rS/Zcsgxl5Mh+EAwlre111by1SUk/9HH5IxYhGcTBIH
+BbckL1jXnZSelSPL8c1ln2Rh+RQZA3H+zoclHB5/Cy+Xj3PBOE5cLwYuQrg44jsNxTaKwR6vYEB
WdaFMWrnYFHD+tUyo3NMYaMOK+jpPqQH+AMqEO/+Z+tdoL3cfQjv9YpQKs2S31aboCXd5/uI4Xz2
z6utOOlB2Q5Zb0ySX41Ufi2vOK76+f3+qmnXhBYXbZmKP6z59tbcg90VKZ6RowK8p8k0f+NR4lrq
NTJKlQNWA6lyqgrT6NM4pRjnKpkOTRYVnSEhZ8zunxEJ62hnG+F5aQPjebAgeEPY6LpJSVgl1Nz1
9cNcnNsMfH8C2HF6xAIuL35Lx+sfr1gvKdR6AgJEv4qMfSlVVpCIQ6aIlPW5iuIf0HSl431xV5DP
bJyXqULSN1rtZcvgPYOhT9OLC4EFCbLjlS77Y0qOpCuuyJd224/mm67f4znsBgm8FxxaMurD/1nH
YukWbjhMwiy6s8jxKxt58l1Y5KMh522l6eCefYXOmK8TxohSyBpvCgnfqxbRrZm3SauTxC+MNA+h
r1Hwdw2PovhcjM/o7Fka/nPEQCsuPJbiXuYu7JR+Qmx4W9LrxwqPYfLwn2G1zngE13J6D6VQ4IVD
utx8F+jfBQczSeDZo24qmJVfDiZuPWODRVbOiZu3HkFlEgosCJ/sVwAXiGh49L3Vc04/lkg1KqrP
sQQ8P1LW0x5yS3CEZd+TB4Q5N7bEqKadO+iN5JZf8qFHX0HEsWUdagsov698trq6hkxbTijUUr1r
+hzcWo3SIwRu4Ifk5WOFCC80nv6tfcfFs+wOnNhKOFq3espX9S79mlzv99LfTqdKlLAMHiFEZASs
plKRV04ojJ6XAacIe24bwt0MEfc/4RXmvPJXcAf56O5N3kDZNmJ/puM5BckYwKBdO/kOw1O4EYjl
EGmbo7gWcuKVoD9zCKEqnVVhqQ5e5LnI1R/F0IW88Z5f+c/BKmMM6lcyiWl5x1nvmGOI2wKgS90+
/mV+FkCNR2pJoMXcF1n0SVe1hS9cv7SE/xBxDRxxSGuKvsC0Q9BYdNJ88YodWkPxHpgXT9pSFPCt
D24paiyFe7xD8uJnrbzaDEJDiTU1Rzv0VR5qX0Z6/FYoGJs5tafhcb5MnXeoRoDOhwVziOMrIc5K
Cc4y8GhMu2fPhBR6kvsVSJijKDosIfFU/H6AUB2nN772T31jniUfwch5LCS/Dvltk5okIWnD/YLA
YZEwIbtUCMltxLby8Z+av3UPy1CxlQKwhQnf4oLf9qI3T0G++V/oGT5cr9L/A4zDgeUTtVCmIj9G
OoDGJwpSMu+DyNFhR7vrNtttdYG7ixpDg1KX2w43DLUFRppVrL+LufD1oZAur/uqG52zr04TKv/c
PqlgkrW1Ab/8QnBPE+bZP4GEh2nxPkOWzOTxscjJcLaD1HVHCQA+u6KCSKOEege7RFB4fBWLr1EZ
cXDZqcTktzUoS2DpvX3O2ngwIW4AkH65p1oO8hzssyiQGYppGzQXmo801SQLpP2RsaCw6v7XqJwd
dMrrcmHG3ycRW3Fwdq3SQ19ahh0jpmMxLxxFaEj2dQCK8BlwixXPfeRabtlJB+GO48nsTXXFQI0Z
+UdnKcGVDOd88NXr24Hn0KqGnWnFu8dmTBMyvk+hdrWuyb82xU1cmcjCe/BxUpjbwN0SgQBHVeSr
4LXQQ3GxNxu24FMuEhivixVf5EgJlJ8j547ruFjUY/sLiuUR5k5ztJ+MOzl8JL+QkorLsGqN5nJd
hS4r7RCXpBx60721yiT3v1+EyIiwPOQUoL9R/C2cnJ1ECJTWEYNxVKz3LLb6EI0rJbxHikLNqIeZ
TuEBZMEGMboMV8+j72BhVxqrjRjtXD4K4htyuGsPLoNl4cuvYT9OSe+/Z6lF7AXYa40tDd60LVkA
47k/++mnuNoaPob7WSJ9zIAqsovWXb0810APshWaQoRD4Bg6XXCXoNnpdsWbFDnuoEvcRcNwrtL5
kd/DB6EkQkkH+ShAunPRayT+wVtBRayG8IfgwGedHiTwPtQJ3cRsgPHzhppvIpyK99/w0iJaASPi
Pm209NAKbO4OaTvFyC03AwM9x5ij+KFYQEJgTrDVojxrirEPOGax5XnBHw/KPMLmrcWmXDA6o1EC
eWR/1aMtD4w9cmcy5YSIVQfHUtUJO9fXZk9Tz96Mh+fAHtD6zL/DA9u3PnI+09JS+UkPclQCiuyH
niBgurPnEyEv6t2mqsTcuHfOcOzGk84HE4TilORWCRwHSRFCaPVTWYSpJ3a+JdKfU4I6NdaTGKSI
EuWU7P+CfNduU+JH6pXQzBC+liwhq34brOKK7CZvgTVFbYIumUWXbi4lqP1Lqkt0+vj83FdjyzLL
JrIEL15CmDTu1Vqd2eLg8fJ4HgMVFnuFSyoFBISRcF26GaLku5OX5YnkmSI776HoeqHcqvNhrjLs
XKs37pw8/4x5tLxNfSwt9sb/pkPVrU3ZCQ71tZE1RQO0radqGcS7jX8I45JtZ3NwZo3ZCuMKcJXj
nuy8DYJ4dXGD9InURJcUI5KzFSvUvsLcAzanVp4/1Zcqspvmbi+VxtC/8k3Rf7p3NsrxcChH5NHm
8EAKltdQqk5W95+yd+vIm6DN0ldIbEuctk4M2bpIhy8lR3Gew6jZ7VxORBeYIUnvG/IWMIHSOrjp
/WlaTk+0azDtUrahIN+q4u9xSEDTKhepWqjvdng21bGsy8deBxY7RQuPfUaDK3jIgG3wTqi0U0EU
uo3f++kqLLyXD3xJ/pqtXdAqg4B1BpAy3D9XeRcFGkWZdvuKfS6xzjpuGrRE3D1qjKqdBckhdOqD
2MjRh20GdmsyFwOrtvK290cQU5IbVOH2LgzV39J8HaKMoPi9CZyO0Gz+qcYavbCqDrqr3PfKs8CE
Wu8XbITNSp2ztNgM0CPcXtqepmGdsBXj5DM7RvL5UOtY0b1RZt0FO9FCs228EAL3t0F60zdwGHRO
R5q7D6ihiKg0Zrk1RFPsuh+eVS+V3sWswDXBwBnFPFNLotRv28AkTekKw2FrdGvfT9ECemyH2mn9
S0v5U8WpzQXous/lQImMzHJbV3jm1C98O/lnmpeu//9hM9+vEzhRvLly+iHBBDASwWHlIWrD18ko
2pQ+2+B3J9hq9Pga8SaHFTAsdvRYzAt8Kv8ln9KCD7xZ/6BarQ3hXOzbm+dUf/mCo/78iPXuyCWX
f2b72qviUcNDjtXGfCu3dGbuMrSA0Q7UEpyI+a4bvKXBSE19DVnwS3+6GnMalpi9ZtsYH2okEEyH
fds65glDXOZdMQXEvkhe3j+BUWxDibGTBpWifhsvxyAruh1KjXgpP82uMFXe02ei0IlVenvZ4PYL
HKIh4FhlVdcnl9v0F4oRTTPbNj50N/P4WCOuF99+jh2SmYXG68GkNat4qLuu0Fw4DGOYRwaK7BHi
YJWaXs2ZDoQ92ZpQfg8Ip8CniTwnwCU8/gr8lr3GCiHfiVWmJqXnSs9bnvYOXADtRb6BFDZWL1KZ
oLbhLEz0c8gYvqW9trlG6uwbfU1LRx/GhhfwH4XhdsVvMcsw3YsafL/y0QqMXCsygglJQTt6BuuR
ZW3SzbMT3AMb8tyYpoZ3lzSatpxCXWm2Hd8EUqa++vMs9sy63aeQh6D/TyRjgb2AF4zDbL8rMCgr
dWocGZfnuW9EkLzWfCJT86k4IB4PUT2yUV7wY7z8jSdFnVtVf3M2PphdSF2BLOiPmYAUweUdWXvW
LJGpRYYLBsrTn/lFpCCfg86zHoJequ2cFiOQG8k+JjV/L7dvGHnEuR9d8X1tH/Bne+6dsd0vr8zF
84C3gv7IOe8Gf98LmfqfeSW9z/GQhW2AsjhAYc4a3slT8XDYpMWgD6nPvWli9TiYtOjOacLPkCRD
Lj3ToPBr0VHFaQzqbyIkwjXrSPCU8cshfPoFcUUojhuHuQYuZ+BUag/FLsRKpD3U2oYPOeJxenOk
JWCxLY44QbX4Ewc63HJpS6KHw8glMEX7e1gU/DTDkwRhG7Dsc3oaC8QjYjf6jvQKlzhTJVungYjw
cFRyBBpMg8YEcCvqaLCeNUIvUA/FpeZBCjRRNU9GNRl/cslVvaEXVfYChoxPtrLHSuE+SoABfDoH
ckCTmp254IUVRmT5z4ymoAnnGfszoCSgpsmj0x4ezr/bIuTsO+dCQQfjEAr3QI7WJoiCwDc6tBUA
961mMUrKF+xpcABHCxgdNVBOhvysW106LwPKl/GPdFetHV4aNKiy6yx9u1FUrM2weIswnxDdv4BI
ecQ5VVywPwNTPjbG1nlSOGLvRTLXSAxLyvWpYjtWw9653wG7+t+kBs7E180l9HJgkM++Ma3QHEvL
4qmDmoURjXdKTFBSZmreaGcaLre6G1BJnZAmMqc76YxNOFGcO5+K8sXo4dU7m3tti+2C5OO5B/jD
Cwoz2tl5mrbTPf1RoxFCY5QDr+w0co6jyFZ394cBedol3EC9KY7AeHxoyzzgQSBmw0kcp4zWtcJT
kXPBA5209YyzwURTyROIk+ZhdE5L0lrlKL9JSgTxggnDmW65OmIBIPoNSmU3ZsSx7fcWcX5EF7p5
gbCHLPiLV7LapFw2J4DmTiweTL2b012V7G6xqulbbar3EGuPBA3scg8VsHzCBJDZEgs9UOyJSc1K
QLpcRcQRH6F4vRRH5inC1AjZwS6WqTr+0HQwbjuIfzz8TmYaPgsLAhblUyHoNwbta6iySfC6ZiXx
VQA2nBS8bHcSgS3AOBur2SwH++yfIFtB4n11d6kGfGfTpdvwB23KHRDSMuDr5p7pXnrElobGPY7K
z6pSqi702GzNqmJ+5Q/lqeBHRw4RcpM3Kci6Ze5IsTCbMgu6b4q6fSvX5Hx/2/f91485AvduEQAD
oEOqumb1PgRF4mh6C7Oli3lHjT5Qh7pZrjGZP/yCpe6IkntmnEqJM32uMfO8g49ptm2fCvj0qBBe
mDiI99xWPyoWjoFqclvHor/Anw7l/xXYjLbYvCuWTaHd8kqh/Hsifj+F7/hMSfs3IZhxEDJBtstx
rxD3/GzCSPVrL/XV+9iUCCNv3XvnTQX/Yh7pQIji+rZ9QUGC8KuC3S4eg6U3p/+5xL3Gz5nc28yq
KWh5ka9GY2xJqEY6CZzwAlyprx9aTQez3SQGODfV1JB9fpVN+uQnWgpQ8K5gTTiqKGQSk0oGTC5e
2IckPyyyIW93xsb8ImZGuPjISYXUnWNwNqwrpgX/6vLqM6OJegmt3z6raRmeoUWn2ft6Offt8kzA
lBF8nM9nAacDbd5cdm9U134IuTA9zdahXm+/XQCcs0abrM1pG3+W0t2IW8BwOTnk/FozqDTxHH08
gozS+O4pu3laxrMGps4uBGpH7YJkir/Se30CyHIThwptubVMFLx7c1vMo4v2CysivgHoUDny7e0D
YrfZt7m5wx2fUoV8IzjBnJIO/NqkFm5nPoliXX89h7RmV3vPqAC5X+y9tmpCq0urU4kllytsbXpL
M5AIngE7nXPJHEY852SWSjZFkm9Kd7KjPC9wq6bw0skc2R7m89to5Hziz68NY2FRbTleUM4TuF03
5p7Q/+SvEMCchezJOIY7qO0plSd/zBoGu5Bz14CPnmnobc92fAvmDoQ4YefHGKUr12A1rFHOfeqR
ogMqBrhBzmBOF6bbV8Oc79GBX1Y5VXMm3rnIt38L4514Dohdphbh/W/4HqK99lR3sEFDi3z7QYq9
oZbku/qMVQ6gbyEvOdWErFYm2SCYtLOk6C/NzIU6Jf0WD1jWCLjm6OgntGvXWGjZk8WLvVnASj4b
zvu8HLbgO92WDg3Lugf999Bx0fGM4jAoC1seRbGtnibjiXweylNKk3rLAAn9Iy0rcYHlfPHhXDPX
Q9acOZgt7atsHU4K1SAuBPSqLcykxEDIK/4bbvt2gWU64/zdhuvB6uvn6HR2VELbktRRKYKlV/wo
BxAgwQ3LwmI8shPvD89vmay18pPoT55qycDktuJIBoCkeyK0aHL2dIGsbKlccLb1XbS4x2IyY2ex
y03CIAezt7U6g0x8mb3g5sYd/e/SjdLC3sFgV8ywIoZKn/kzteY6EymUVi5gmD0FoJaiNlBmmzI4
h3tlF9JYzrZCXavaHNJeZooHka18SwGAagLIEEzTr4Bu6s0j4sFUSpWsyhBb5G+7sx9dg5uHkSd2
tFw/GsgC9mXgXxK7BnTI/ymxxiHod+n7s1gRVxszR+qnwej/ciNBrXkQmbuP0zMyI8fUOX6ir/mg
9qVzd17kieuovVl3SMOuLDuT3Zv/75Klu+Eu4thUEpcQfDN1+XsLRx+4yyxYj8ZC0e554mV1yx6b
AV1EqwykFxQLKl5yph5GmQ3dWZajfy/+yVpcDHtzvRVpHdZK9n+hl60cnz3dquf8dntoMU5mJhIa
7AxRxDoBlF+dTwQHtlFQDlcZW2THYNdp4EP733iENxNMQvrMnjfo544ke/3fEeyICtImR+T860up
gA+YgWqQCgN+2eFtaqUTz/pBPiJfCaksY6l80z8sfdqmRY3/O35UT38EuoUwbFatrcXwkvmvW66V
A2GWESSTi1v2Iu2eb7M3Oe2w313ylnUsd2aEAwmKi3NBz56YGV2APEjKYaNhkuz1CtVvlaGUppB0
wHddY77HZV4OXLx3o5OPCA24lgJNtUDk6K8fpZn4QBJCdRI8ICjpV8K8Gv07gzR6sW+aD+NhRwm6
Zr0+O9f/t/55pid1uAczCzUeBewOE6/hsxOu2Z5xkLA1YI/NvXAUTjhVsqWZglx6DTR+WcTlqHKF
AVG0BDZ8jkfXPxGW4Impny0RJNG2ZXKb5yMRRCjpdulfr97kHeQTVdHUD2+VwN1AmbhtQoroHqRm
ayoFy1Y4m+eF/W1qII7kDn/jjpP+JzlxwTB3G4W0ko8nNoDWKVmj+lghBpQMkfI0Un77h0EiYh+t
63JzGt25vC+5akCc64sS+5ULdkFWLZtspgzOi+Ghh9tP79pEr7yGwSF3sfYduFpuH+LxYKlK/3Hz
V+mJz1yi0u9lG7nmz2U86fsf1FGGRh6lQZL/2Gbdo+rxbe4SpsI/L1DnYQKeU4zmKz9gulSrpucT
sY3EE7SqF2nQMEPxT49LuqAHJHJmTmM/ch+Lurz5VgAqV8xc1hg7RFJ1+Q8hQb7IJoE+bPi/NqM5
PEJcToSwq9XkEDCa4W6MvPWKEfl6MZtMfkZMI+pIJ20G9CmKgxLZlxbnTNVe/k2GMqe+J/V/ooJm
LmRcVSYoxY/QYUOzEM0JRwcxIIGUipfjq6lOc2u5O5HAigF3GvBc3Qk8fbVpJFWGqwCXBJw+WsJZ
hHYzwLkM6Joy0AYChkAohyi6JojuzyNjVOI2zYPtnGomR+MtBuE/MJ2sLdJyUiWI6+xm1tPG1sYR
fPyXZcBceq3AKxvF1M80Qs+9J2AeNVRn98our3CM+DkjeBb8oMDPgkJ4qAm/1Hf7VF0CjotxC6Ca
j9/0oPeQ+uxF3BGTbBXJHABVqrl49wQX6c3UDG04QNDj6GFVlC6DrXwuA5X9HyxAisrJ4yeYe81z
l1VzrKqkSMHSH6mNesLyqPaZbOc5wFY8k60ZR+P7TwVsc1mll9sbgoXnZI3QRXBQKEfysbQqrvT3
QMFKshzzq2hZG1Jc0BiqK1M2JC3BO2cjyzAlxaicZ/jmqX0Xx5WyjPlLkFSSefGea2TftTn6OE/u
6cFKJy0n1EpsRr32/lAXWHOKfuuaU1Rd+79MwJqIbT9Z5LmAllpqwo8zKvBZAAUSgfAszQi2PNVj
ofsUYaeNPWkbma74j4hpYlKkjteDu9a0jcTvOmB7sigxD4gK90E9UJdrExcQKG+YQfGjP7fOLxkc
vFfNvFFwretFNto3aMhWSbxehtjWAS0ROlq1D9uxZSSONyPpAVt2g/EzPAFGKjV6+x+TNv0AFIiQ
xX6LoHOjAOIsWGYAZxJDWT1XVCTePkGWe8S2ScNFin5hNy3t69mEvq4tW3d21MUN1Tb1pDdNPlgR
4i9DbrxB6piRjq+U0BewckhwdAntU9GWhlWghKAgv3v0EzOL6nfv7kGYy7PvYF7XeMf6BI4ITJsp
ehTDhkTox4cDHst6yCwKTwhuGJ4g7r2FLXKJ+F8LThisjKk8Wg/28XycXkaDaWppglN7TbSd2Sgu
THC3L9HdjQrrIX0T0FX4mpRmRXdqoivhWUjvlTCpqqOMUmXHCjH/3QgBkg5AJnXnIQuTp+vQZETK
xQ+LBl+PvqdXZ92CWm4hJwDuRna/zYMBjGYIqFs+elzQb8flrkVwYxGiZ18KpIiplL+Wzw/C5FRG
wHc6uNbSALebsRtiq/FFoJ5r95Kkk1F9D0pxP8X8v/A3MCBL18RXXRLTvdZJhUv4qHr6U1phWkGw
3gFZd8qJp0Lt/qRUjdVknsffzbdaEmPiZze4vH5i7Yy6fDewBGrSEeCi0tTNeKFGP04mwmVKCyY6
AXqDa7tAfsiRNlz7PzxT6BeZt2cbddOn3WKNDtAgLVqaMwwRlpapWozdyBv7rlHKb7H6e3lQYHKw
UGHxODBJX+b4t906Ub9LBoUce/9zekVrqIZk6TiRDQ8d6UqkWNd48pD0R0Yqimqrzv/fG+wr9ufw
yWYRJKZcaWaAfLpriUVwA4FgC8O7HriYw8XWMar9L004p8zakUtmpJ2J4DlFSUjXFkxXobtQrDII
enUljPE+p/A/fRzMjres6fcV0VZH42y1aMah0FGlClVCG6CASXXeZ9GVnEr3nC0neiUMgi/B2ht6
xAij0oQWp+4j33serdSihr3pTLSty9RD03BkcfJZfTB9HHSMQP5ZUv+yszsY8CZxCMS72miq8AAR
xqNw4rCxCU/QlM/bJV5UfBtTCjbUNBXOGVHc8Lm2SMss2VwQGz6FuJVGPpNMaeEDMf5MMLGedFwH
1BHBX7Sg/w18XSGpf2GymATpAeTWio2vcHe2lg5JJ7KqxlVrClQSeOTEGmmQJZb/8PXPJ7IVnqI9
sgyKF0rZTxasW670UQMfJnTS8JeJh9/vNSqd2JoRK/lJ6rcrQ7vgT1Eiesais63AQz3WxCSidPFm
cVNDft8feS1BT1SmnT/UHyOeTOW40RZzNMep0zmBjNAJWGalUIdaR3XOXMKZBgZKUxtnpDv86U2L
F8uEw4rpePG/0CQjN9AGwcpCLkAMS2cnNiG4J86zhBgbuyowbwUrcwa0Kmyx+a6d4ssg1v/1gzIQ
Ejk2cZCDHpc/S/xJwSqsyQWCZO0mh7/RkU63UC0eCTaiNF+y2JSH3HK8BBSNEwVpmJVLi0rCxsvL
nnOK9uGUZVGIJfEa3PhUDfLeh7Y/wAtdHaK/0BF0hJZx2FLCvfy5bjyuUubSaZ5nCS6TKX581Yti
4DLfjVnheTLIOhe7HKO8fbk+GCOSQ6K/ePeOketZ0Wlq8OzyICiJM42QaCACt9eyV8KmCvlH80zz
bsIAVf+FulfT9QWn2jIn8F7F0gHCHBbxE9nLPrkhMkl4HD70SzxKSWazut6Sc6F/A9rqBaPfQe/T
VxkIJ5PXlN1EXumVXVRaOaqZcIUYkyaePG6983Uj4OSnUMteGWbBBLOHa5W+IBC48Kk3VydXM08g
4sshXK0Gp4OYmf3fxpvpISGyMLaAYculxgRESTwXNwfEZ4/v8IJ2NT1bX7dW+sRidY4dOod5Ybig
ekLSr5ss5c2q2XzuqkUip20AwHQiOc7EZyArxLBiOvK1M2y1VYE4X/2TkTCQvxjfbbdF+1Kn3dFp
fgSWir5gKdYYZ2+5k3jExXn5TKWX/AQIwT9RXOqZMOw5e97SNxG8o2BpjPQ+5WIqpQtzGPbIWyj5
X7SeR7xM4r3dSO9ttw/ihKk0dFCRbbIUxGzBPNA23UCQ20pUKjYLKhdfGqbLQytGmJ7Bes/9LPWc
2Ho3lT5eIJpt4R7aOYPk7p9coeLxnNYOta56epzYXCUapCEKketCd9O3EAxzrwo+qITX+x1lC11K
lnW/CsZW2og/9j33lvUVuHlRRp1xX0DHxFhIdn/F/Z9MGVAZ4eksxIbwVCZ3siaN8lzm3SZgRvuX
llrJ4Qt7n8f8of49k5X9BhPTiybdEv7t8BkrRGhyGZSJxAHRYs0Lbj+OS02sX+KkS7mjrkOCOAFA
WOi9iGBX3LOCGYu/S5b3id705I06APhYKgUmdqLzOzEAD9IDPgg7kkc/ELd5LyiSR2Z1q0ihrR21
+e62yK8wBM6YlBCeoERhlLRwZBpFoii5LfwwdSHieNjp3z848yQwR151uubaHZkF0uzcoQkdOxHO
jwUd1M9byMOObG8n55v2VHDbdKZG0fb3BGM9zVbk442ZaBgWzoskiPAPSGbI3GdMmpY3uHFXWo0B
M7MhjUnkfmlrEqnpjexqTiDB2HePqyg0X3rnLb/x42gtd/g/vaoaXR1PuMjMzZEZImUVxaHs+m7d
OYMq1vhyV3zIINkv/68rnsOCyHcjshX3BP7bUqZeSR29c/xEipJwCECcPlUC+S5VVZD0IRZpK746
/g+Slmdl8VM81lAMNgLj0SkkljpfzW21eRuOKnQ1NpFZ6j1n6nYQNtELrRBYGBDB6vMmE6DmmKGr
OOIk/whWh3WJ1WQpgU9/LH96owob/kAjIFjO8Ry+PlRKpGScVk6ebw7fZ5IHD+w1cporDNDUzrEY
bqtkn0YJHBvCzmZhaxDhpRw9/F5jTUHbeWuFM4Wk2E/kIYIDqlxvd9+WyvtCLFbxAYrzXEwpf64J
djTHYyGJwO7j4lSuygokJ8GIT9XK2P9fAvl8DMX3YQNaIb6B5g/8CzoEkSCzS973rddvBWmFmZjH
ngzCS3hK8C8hEaGK9LepXSkeFB4Q8iOv9V1vWBZWIyE+eAFqFHScR2V420M2e7/KFyDsJoT2bA9a
jxjKf7RBAsuZuZE2cysa1ESa5fkswye/wBKATcmzpjmO8wa2in4PIb0hqMNNF+/jLg6jJ7JTpfjT
CFGrJ2bTkVq+HWBPHA+t+cUs1sbdd8RZetXs2YQvgKiLWgEKaqM2omE21qQm5m6aScD0QLnZem83
f2KTmi2W39B2poG1kPK8GMq4RkHYhyQwrnPHsTmCqN9QAoOH226xphl7LukqZvTYLSmIDDy44p3h
gzD+8itb4FKBEoyaq6S+qbZnEteIQnlyxnccK6Xmwgx/5HnzF0+9T3LehETRDUhDhyljeEJI6h11
03uTpJn4m03kIDxRP9zXnKCpOwPlmfiaS6lDniGmKj+1AUP0uC3PWGZ6owGl8kQyDS+E8aE4g1o8
HjIr+Y5wWrhmI4LfpluZkshdmsYhMwbpHrKS/C+aqvKfuCrX6Py6R9L/DRp10aQ3pctZaR2qtyP1
RRLiPNJ0TylJKzzAdlcCvky1oFtkByiF5OE1HmyAxc6jQYA5o15jt572RZkc1A/oPUA3uvtm92l1
FcMbFuhFUB1c4IOERrvYiGrcebIvbnz/BheZVXhhxPm+wWQ9g4ZBKbtSExnq+HN7tP/e3ZB3lYud
jqKwljxY0Kit3bLV8ds0QyyL/JFT0q3QRUMHiyEeKcI5IHMtvtwhHlAXbCAA4H94VFHWM1VNYgQu
X1Oooe6dx4YUfZ1vqJlxs5/JrvzfAXO3J4ND+PGRqMde6mX5ZrB55Jyd0eP1uQecHpiUtH01E6tr
TtFc/T2gL6wW5QyAXBTGSCZG3XL/JMwZUdoFzhiAbL0v+2NJK9WA4bA4JuF2HGTomgzjEHUfrZnN
w3hp3dmc8ggNGHt+wD3qJtT/NDsBdcMp5o706zUSkDssdTi5mU/4X1OPyIXeg+K3aNol/Rxzpb1P
Oanj/oXX1/FrvhCRFdnaVGw1aEUweeedbPBjta0t0kSfmkNBs703LcgjJDXw5yWoGIOex3xpHA5L
gVb22Bo2I259ZUCR4wW9b7PtIBWncoyw/hnaB2nX/EBpPkFJ6YNd3+EgwbuUpVqESouVO/OO7Zb/
5X8blhGCVNmaJpP26oA8tP0+dx2cun3SpM6R660/G7SJWhUImSZtUtKz2UKLXUeyMjMAKooz51cO
p0Geomg6e5XebfhBlENtaAe6aI4wZKNqSYVuotcvl773jA6mFGQ08/xJlYnrWyAoOefQRHm+YH3J
TBR7FjHoZRyWMZNM1b8b6twWTytKOXwj+Dh5Zc+gZK7ACH6P+gYeLYinkT6m3RhZkAzM23EaSb8r
A/hRcCC+/nCmZD8OdTksyTfKxScRwSeC9eFe95PuMLtPqD+4bkV7a6AkOIMCjlK++AUgZgJm+AKY
/BNLD1w9uR/pidvwd1Pmfcsa79c0XyJKFuzB5J6LTrk420h770YrAynBLgLpJk4D//R8QrJP2ijJ
7OBXB9bIWpPJpGn/NDtyDyLy10wOzcOZr9mZdLC1PZENHTAWYyTvxTRmHgLFawfJYGsH/rsbcYEj
Cd1brjKB7qrD6fBj7nutkQRV6f1FSt7ZLWCVwhYsJKLYLuBeGuB5YEFtzvmLRtCjU3dmIIyCwyg2
axav1JG0nwx+zNYJNywJfobUvOvh5o4rXoaMO+4ZV16BB2tobC/XiazognVNl71/cC7TxEn7Ggfc
ILB73NhiYt0cZ5VQHi9yuPtUgEZRLEbv1i1Bxb9RKnqZY1OkIRqR1WQVybVb1zqj348wzmhk5Wmx
tEYadcEuUb4UASvet2hdKfJE+1S5UynK61ilzj7n1OfEINel3xmpvmvJDDjzSBLbtImPpE1oAcBw
TINh8Z/JMCodmf/84a6kEPdzH4mp/T/12g4X/lD4eyJyBS8xrUxbbkNpXmqgHg++Jxjvb6GXwx8f
wLSGf+jEjPryN8e1/hw7WExKOSy5EKufthZmYUB8PGQVNbCAPkbJlCh6UEMSeQklw1/mq/X/FtiK
pI9GHGyb08k/PDUGgro3GjN2fyWQql5GhlALrdLKDZMJl844RUKNTQ6umIlil8v7ti+PVQMEI6/I
W+HUQ2Sl8TjfIKWiulMGZoaZWLl7m2bRpoQ6OM7R72bviqHS1DHR/mJe67kcodNK9vYuDH7NvsV8
C2rmjZ5VsPPLGbclppWYAA6sSZDppFxBcqbcUaalsXgPiC/figBAPviL5dBrZ4tpeg7fB6jEqqq7
FCBUrhdHZu7+V72RQkWTrv4QyiBr3O2UOYV7XlXiT6+P8/NnmcwbF7PvrSaqNE5HZSkCAVuJub9W
+BjpST3v6SY/VdOl5VXXnse6hrXQwu20tXHAq9tE/Re++ACCUkXw8RKb92NJOZW2zAQSJ9lmHrak
mVp4JM+xUI01Y5f+VHViN+gNOXTIEMkPedOA/zlicWnoumPv3eyXM6klXJHpTaIfccNzw3n8Q1nH
f9d6JST/cG+vnpx/IOkC/ZLprWS4lNoKXKv4jVFuWx/Er+W57qpsfgbLe/gne0qgVAtyXFU3sjsn
m93eNFH/P82SAlBlEARBqJaXICeB0ZrrN2unKIJpxZKUI8pRP0gxllbO7Ppc3YqVTb6Jc6cK06O6
4+98Hidf+RpFZhYbs+JGOStSHC24SyJqMna4q5S69tDB0M38amvXxWp6OBuKh1ZhP2V3IbSNpEtD
p2A0ubjVCyEd9A0njmV6NvGd4yz/u1N2AwWBdKgQApE3nMwtK36bkrkCPTgeq1wjiEtMloFKGEVz
OzCJpKdnmlWxP4lgRPElUOX+/cpvr1S2PjlEjtM2OfDE6EFMiYwkf8b3jr+dxQAM2VHhT+hD4S8A
ReFm59c+78OnyTuWubh3Ae7hUz4/NmIDHH9X2IVsyl6D1pYYToQpiTlZQ1+Bzl4kHzeTTUA7E/kb
K/h8TFJ3g4AxGBTcCvn/DlSMWpzwNu8eprrzuh01ToqGwSnGgyhx8NehjbdXfmfBAIhem9Wx4b/8
zCQrCMZUWRgj9crmv4vEnSxuaN4ptCI/F5BM9husJVrIl75NwuRcN8e79Gx6frDnbRPwPKTfEBVh
mMPhzvJjcy4Q2r3QpEbKE6xavNs7TmvC9zFzWVsGe5y7eVOtUiB9kGeqSiDbeofV95Bij1afDQ3B
tsH5z0f5glI7dhkoEzBDRIKTWSNwWizC+TEV0dmaYTtTd/WXccRFRNAszgs1Sh9bLu4jugCIyG57
NWYOWMeuie13ZwMk0zg/hQw+p+JzLWs1cd0n/kcSFN5S0W4cvnxlFOUQguIo7a4m+yF9i690/pbD
KiLTRdVG+IzLT1shhaKXmZNcwpP1D99Q893SVmaho0KaZL9ShDfEHCnCbJGD10LscdQnRsGHsvK7
57hEpLmHQ4gkB6QaCbjwTFieAHTM8ujFZjsaJrZlj9lm+QKrMWfooQ0O9cFrK9i3LEx0rqfovcdX
IP5zvzeosU0on/MTP8qc1LX+jG9+x7E+She3husQH5nOfdJ5isnqXwN3uXOd5hsRXyfRMiZ6KfB8
0+EvkGv9SSkx93MHOIT8FxMrK1zhvX0qG34R2slO0fN/cjvKlND+WC+Kl8hTqMybV0w0KYtSt/nE
IpZu/1tndIAEeSG6DQHgnIl8huNvElJA9fMBk9pDYkxJQpl4xpQtbzT2Xd+C9o6vkppHXN06c62A
9ZhFH1ybrengN7iKoX85TcZHiOj7kss7rU/R7GVMCliSY2bmqa4G7DXcSBXfbyO3o/6tClBh/4k2
8rfJBDMeufgQ1zqiGKqF/q854MHa/4V0S3Xw/6PKTPiUIjujMT45dp9V676CylJrtlS2giz1FD4Z
45o1tlFwSGTLLjhZGrgCtfvsEx86RD53+h+ul0q/3TYuqF6Ma52QqhZitMcuAjMRMIePl9LEYrPK
L6/oIPO36KD2wY1KWpT9E6EpIxgzJy8t36u007jjpxCB776sOAhYEgdzG2b/vSOojfWwXmry+VGi
cLCNNHcYtGj3lznAtK3fwZKeF/WSEdvbqD2qS2d745AeZBfzi14uxGQnMxRZcGT1xwN3AX3P++8i
dbbkLJjGm0xGqRWVOHTjUCyReUBUPU+ilzWful6CN/DdYO7Nl1Fn3xBRJ43wAiLUQk46tzNa9r7G
VPL2JCBfF1UdmFF4gi386fE1C8Yi/wzFyQcy8lSH2wq3WhMUJnBhvGgoejiU0BONgE84EU6rxN0y
SYeNnpQjffOCh2gn5j017c8W1LfiqC3wMY2MZoB7EkJaxf/pIj4vNmpYnKS4JDsyZDEKs8lTb3Z0
N0kBZpukonzwUSEaFmTYx7mZWw7pbdJ9I9vLhDciXJKZAUnn1gkU3/poPz2u/STePuPuhv4hbX3I
TvzAXvf/AXqdB/RIj4hJHAwR8rariPJTjTf+ScUpHikhrrTHCA5+plSzjt826tbWTW7sRxmB71fQ
OXF6gDZgS1PZuuh2eeaoUEDp7nGXZ5Tic3tbGZb0IWhhxMwOJpPzo/l09CKa/kTlwQZkjudew23t
/w2BKRgZXbwBg87MpLOBLhv3aln1HGLP0VWF0n2E5XviXDB/lcIv27Jhbix47Zrp72UhDJFHTUte
Is5bn+M+WBr5VStwOqMq9NwZ2qVLELwWKuj2WJdQG5yhMNkA0+THvFX3td30MToFGtImvZxxdhOy
YIPWsJj4MyUW8s6eXjUzjM7VdDPq/82Tql5wfPW9T5dwgbUARPsA+86hPOWDvGOKwjOdP+7TZSFw
D3hyhBWwm19m+8m0P4UmH1h4am4/Tehie5gLzhCnNhEXeK/u3tobeTHcPMy4zekhU/lI8m2kA+lo
a6lzf02xgEvuvABn6fWX0pFjhuqTaubeZJKNs8MYA2erB5me/lHA+mPKc2NHfoZqroV34QIW4bJz
/Qzp4T9l5/pW0rDE1p1nwbNBM7V6VvMLoPnZ99JXnUIwWv1Utgj6xhK7kqGRIboO/mCBCYH80WxW
ul7RAXYlmH4qsgvQib3wyztIaITLqYAFtuNSgAYmQRkDHrtGJpU1y6ZSRFVb768+XqLylipEkk5f
NSGRruHyFJvlT+aMidz5IbDQioxjpO3XxHWlc1bSsouJ8IJ8eXHff22VdtNNgRBN1eEEeFBym6LB
8Hp7bzVlS6pbemILNANiHWgROEscckPdDQY+KcDAoNTXt9YQG3qkdzi/L/AF3mBPPlu60GjyNc/u
I/2YPeUH/pMI2qp8kqinp1/0DxyoELOz6JLcNVeq0fcdvtexQmHxcau59drH0mQniVEHSW/fWwTS
4IK7YlyYrcKany9uYDSl+J47FgTDTvYP4GS6bABBs72mgVkQmz+wBWQjaEnUOgoJ2wyYKlh4e01m
UCo6qa6pkFnlSUpaUg1ldmsjFAfxTF61w7vOGgyyOG483EMfAW3bB+GXs63+qGfecs1ZLC4CB94y
GcDdSfv5ZEsngM/G7o4yr/Jtv9pJeLjjYORDHbp14KkTXCmQm+EtuETGxr4foSH9LXHo8AdE4qoL
0zRYzJcP2hp/f3bOnzk3nCf1Da5uZYUCk/DsCAR+oU84O25XE0q6ieLZnbfRJR8TkAMIse2TlYcs
uDrMCZc2QVTcmpK0hxVe25pM3X4Gb7KOZKJkJcyLvcrN37lwcVbKysvrs1OvhMdGI1e8VXV4V7ZA
S7kHItm29uArjzA0Ghx9ijXjAIs/o4kh/+n0LpeUfmaoSwnyvoYZOm1euMgetFlKQcrAYLUKdoBj
UwsiCjQl4PLgrluyuZub9n4iGMl8v4TKdQvIuphNcpLbiru3ln2pKxPB7zdM+4NFv4ego1f6w10M
g3LMGpxRiwnr4QwLJeSbCzvj+8UPtK7cAH4Hyr8bbXCNryCiaFJX4oVgjSg8ZZxhM1XVr/LAS4TL
sh0a4zOnACuBxMjz+pE2xyfbMdhxBgSgAvtIwI6yK8Y4VvVa61JKEbTr7sFfIHA6jeU+W3pJislw
7hT/C/+rknsmyNh+k81pUZ8wrDpauxNMzg7LnRnev99N5de8qqu9KGFGuzZkiuPAa/jXGTp3a/o2
03S49h2r06VGEutLDx3v8cPf7KR+UAoG68zud22t4BiZTcvA27bldKHhKWt5mUBz2Gx4J3nDjXr9
qFRnlnnHUvjzDVz+EZHAqVECeouHdNqibzmxj2CoFsXf0qz/jUUAdCgvua+g3HuC6e1KSw+wTW+M
l+EuYaouv8xsx9ln3vgnyhiZC731A3S+VeslYmR1Yz+j3Danx4CuQAs4q89sDOg2RzB0GvpwBrfZ
T5xAiUn+F76TEgpvAvxwuLGXD4Z6dPT798N34tjNsEFBHq9m8rTsfUluRu07Vy9eV6fnqte1xqpT
x5dbGxdx7NUbFmwrIZB0jMXBLuOtcKYw/zgYA67J/LVgB3SRaNdCxNd6X9MO1XfQt+YnwUsk6mXB
rsroFsWKCTYJQfPWk8NoUVxMSaraA8CAM718IK9TPmqio/rKeDbnI4lUgaQuEeDIE0djJSHA4h2/
nDZj5B0lJ90gQMuagKlY94VS53DBY0mM6zy7WxbyV510J8YYmeSHqjnHPM3ooc+ZwrfdjaDjIPW9
hd6uTo9oeRynJeZgJ+k/ISMjgQx+QwV58b3zmZRpyJ3MDt961sIzizBx+p0D8Qz39JbIJexiYT4I
alkjh6cdhjyk9WB8bCQNa8DOTyYch/JbKzij6cWT6SzxgZkR2KF1QZDIsCOyG3u0+LNvyApmGzK4
gyAPpDRblmgz/2MoNI2U9Vj2B2EIGbwxPLKmUFzKPEwXESCcGKgC8QJQD6VOIfj4o2GE7gnRbHTu
N7t1QGWd/0SvyIl1Kdi/9kefn3PgXAAIB85yXZhUQT1GSsey6EKBG0r/3bxHlsLGf5SVBOesB31Q
Yu6YyAU4TtcbUi4fpCKHTVAvCsAtuhny7WYqcn7E5QIyME9a+Q8DPfvdk/LMXiQxg6Qf3qD8lthd
qMD2cRbOaptl+Y6QnH+YM9MQWJTvfsMRqPmbE8sh4LZOoc7WeN7c5fR0Q//yo3LvMMHQ6p2c5I/Y
cw7Zt0iXJf3TthaKRoIS0iwigdMCpGVFPY+R13vpHoEc00GXOM4NUxHA1QBkJffES46R9xrY0VYM
ZE2ZjvkzKMgF6V4PpFJkVnUw4YlGGbwreDrx3ixWB3nu68RE0JWPy2LgP8CPLQ78bbGSkv5tMLBX
l2GbTifFeITpRDpMAx4FLd6YZV8tiSxnXu1ZusKAQ7VEAkvFEW+7Ic9wgepAKclzwibAepLYZJmc
QJcEFJr1CSAsnoPpyXXlBl2cfWZs9LNrg2Ikc0mjhOyALLpxHQjOs1y3KPGvxiEXygtINsPtepk9
5JyWQ45YWI1wmH8qzFEQDJqrx2viwdSOq8jnVWwYGYuPMmUJl/mK/CJP8HFqeL5Radih5Yi/UxbU
ZD32CYacRNfEwWzEdYgMIg7wST9tjNFd+ilLiQ8VSy/jWzXJcgUkT5ViqJFBvvqLr/oeZX25XTn2
uSck4ewhb8gwWxnA0vX4sh6TU37H8Z1HQA9i3WkNe94jXBzJ2b8u4y3gjP8mfgP/l1VDzPCz2Y8J
wJeCjjyA0k2GqKT8oJw3jCasDTAuIsUchQmw3r9K7t8buhI0NsHpWml9w4WMpBONOfUW+eSKo+Gc
D7vH18UE6LWQs023dYRTo0Jqt55jh0wpQxIhz1j/GGC0R6xglXv6l1RjjnqrbsPbB9+SA9I42bUi
aI8thCTqzrE19kKLtzHTARMKAfjBUkR+XqiUnnqrDOdgdsQoNiRqPmT73u+RfAJlkWhiV8pM2KV9
Shdlf9xHSrJupnIM5Pk0GJ/UcbilmRo3XDxGrPC74RMmTTaKyDT7GABnIqvEH1My2kQ7emgCXxWm
ynHZawNUUN82meZyazxRl7xc9TloaHES9DN2vE+HEDFQ5reQEpyPUQM/FUld3X9IxbrrNpFuLBex
Y14laq9OnP9lrp7c+QwwWOVfWA1xCJJRhrvd2uQz1jF2/PVcmZ9tI94X+Vbdz+zcx8AemYe2U0aS
v0BoIWrAqM4Ckxc2u3TJD4sIHj20lqiOehezQP4u2UjicXkrGw0i+IjcwYWBZSwMJFHHP9TZhNZW
KdlPRbaexCEZ+8G3gy/6RGM/+28mXYj/K2J7ESW9wjqK5vfg3g5nf+Pe5QdATI6XvK1Uk80z0uXf
bdHXtP8X2MXLn74d1VDX0oUJe6sDLTVgxOm9hVfVIwqWDfc/JBvpRD/xRbsVW0rQ/r1SIhlJUMGt
Ik9KcgPaETP6Sf1r8xR8kFxyBtXX4GWOPVCmlOPdgMBDXky+Qvt80SoKs9cxYKNSU+DkSYxryA17
pzSgabLsCzDSx0HoR5jW/SxGmW2z/3oQW3atTH63j0AxraxWerPRd6Ob/PaJsVL6HZJlY5JocMa8
PQAuqvXFyLq6Um84Vax6+SFAi6jJYqI21DS6F1Jpp5ExmimIZZawurO9cxRA7Q9Q3b0wXLcXG/kE
x6yTUscb5DxP64/VqL/mdSaODJxt8r8xKICvqLhtK/sSnLwMlLxIUoFT0ereJS/6k2Ohylr8FzP2
rA9LuWSCaNC7/WA6ff64os+q/ro5StBA/ufyRqz7BSAitzxW8yjxQyVoCxse+zjwkHTwHW6qecMR
Pr1/Q2E2UyMyOcZgfPd9hVT66jpsvdxKP9dt7rd5eHL2bgN1FXrHZIrNpLCdr118dwkcRk6iYiRv
QrNQbJn/Dl/Bwxit/urM1nGciNLIlhGYYEtU3nI6r+Kz6b/9yLlk766YTYVYFuyQsomhn/JTsbME
D+VoaJl1xOoKSjvKs6vuFWed19wL8K+3/5NrKDq37xpgdajdhCA5fANJHAwzmdinC2xPq8qH9+2a
La+zOj8to6QRNjCa9OdoDwQBzv09n1SbfryFPelFGiP9fXQVEcCBfVJHx11iAXW8hQaxucM7cfdR
jPPUkKfRa/rnFvZN73GrlsFPVioHbNsVTIMt5cO1JkVjIlkxwbtDAzgQgQvaSlzHNxqv42zMNjoI
lzV7gatVJ4kfGJqXwP1im22pJbeuMWnExYlpUEksZ4inIiOWaAW5EkUDLrh2Mo0nsqh2t9ygYpAf
ASZd1aEKYfKsXvncEJTeoSo5VUU66YlBF3gP5flOlMBA1Az+t+DXbFlhY0p1q5KXZQAuS1slRRUW
5V/Ocx1CxhrG+3Sli1FC3XxIc1gthuphHyco5xq+oqUG4UoCjZfQpvW+5m7SyYFq92s19YGHIafF
M+C+IFhCdwpy8I1SplP6oNK9JyFBaaBROABXR6iI40C4kkQjA4KLbzzNXOxuqEU123lRx4CaUiWP
taDGD3V2L8sqV7/AFm3C/LaQorPPcXqvsL4rqkT7zNnQhz4MI6VBlsb5sdUEiaqWwhvBGp+HQhx0
aXlM3GtLokoShvDxyXV3toYadM8O6e1VkMIR3HN+mBb0cyGSvSqBNwkf21oXOnjebEb6hFA1EO3I
prM4vBpns55qyVeiULykYXfeRgrM7HKOl51ngh2/emKTetIrP4AS1IYn3sqev+U1odvrTV2q/Tgq
QNtCDuKCPnbHIN+3dgqOlaPJ20jna2R9AGZpqU0GR0RdDG9KyUwaprtZzGJlB32k5T6ZR7uLSJgA
gygNe6GuMSs5TDHx6dxv+GcgSxvgdesppNcP0HKL4ZIJDy+6VztA/uoJzX9ZaZLlpqQ+GGd8NJOl
SHEBjbdzxhSjAiBdHAXw0EMDcP9SBmYNSyo64azCz9IworEqAcW0KhWseZAtLfpDf/gG3eLWj5tP
kGHHEic6rSWLez2JjqNZk11637zqkaGV+fWOAyJ83ZP1Mir45YH9ORYLk1xw4pbqALZR1Hk69iMn
dGQs19D7w3J1KeMYrf9hS9uvwArMLp0WwiUwEZa8vi0ZE33IWX7wZuhf6nxLcHZCunNOkKdpkVTb
ZFOWdB3pFxnm4LGJ0Y1+CdSKE4DVtYT9/U/o53gs9fkTXpS7ytlH77gFxg58cbJWFrdMtWeupnNv
4eZZcwLJ0QQI9u7zFnOuySdbg8XzYNRwRrBqurQaUE1t0Ip5mfZmcMhElMhhED8JXC4Iq12MN8vt
Uky0Up3QEmQ2+J6W35PcK3QbbDBfyZt4cxpYSOoImp1Q13lUqCww7E921NU1Xt+Vz5ZnG1P4IW5R
8Gf7+I7kh/jvv6o5IziMxeDAnmlG880KxpK/DSpfnQntc/GgZkGt/HxIjjGAHti5mdeZp3C48ChO
hOB6rY4AStd3sF2FbaJSp6sIExqFTC9io8WGPMZEi6XEFeODzLRmzyo9u4lKTXQvE161fvA+hyaZ
+fvRTYIp5gXrfrpr9XwqSwmDXLn7s6hfUCvNtZlVc1QgaTgFkGM7bTCWmTpaBADXfCxLxEi/rH0G
5pVijbRT6zHuBFqdEzMkTNtic8Fd9E9YymTHFP9tm4ZR9PQtWTiSqiRd8+jVe5QK+ldCO0Wx3bJu
D415aUyDJUQ2F1EOGY0XvTtD1E5AGjo414K2TTWj+EIFjRtNcCUFiBfcuqduul0oiWadAIevPLeL
esGe5xIcVfPjEM8DiXPPj8mhpqoHQZnfT8QTKtKO/t/fImRijSJe/m7F8r0nG1VOduATXn1CN/lb
Uvsm6ObGhfTE8BR09Yvez+UrnjWSm6/MRrW6J0/xgKRFsjS5PeU7tqer1uOxkxZXl3b8aZ4k5Qol
cLU5S3Yzh5NuCL8xZcgszQshF7osdrXSyAX9r32ZTyyyAkQLAx+tJCqapbFFg0+fszFsMC2qlOcB
t3KdvZx+/MLpM3pk3VuSnsGwb4ja/eHyWvDsJRc5opLwZXNGeS8vYlz0G+VP1kONfAxGaLyNqFmJ
RbjY7rLGxzWvEmmZykLdVcJ5tiEB5i9bfZnplQdduUvW87lWMUknqk6leKkrBejOhxj6Ade8sGCC
XElTo471KbJAS9gIUcFWyqzHPq5SqN0b1gXnWQqZkVfiPC8CDPEe+ZOQHBHoUBweLedLhgj3DWGY
mD35zSrWpXtVR80aw6K0P1eB5jgvsuBaHfgOpMbHGJNJbXP2rHPvFfv+Dnd+9cInIqv3y8r2rvHD
JY/vxpk7aXlSd/OLDpkSen8cu9oBaHHlsgbZTv00F5VkL3q3ztPRQ1dUoAnApH0jkQc4XpAwWz73
qh+4otPPS3izrdbICIJJVtmSGEYAuciulxzIsU+xPz89HNnQ/YWl75zWzDMoEUpFQs716wziwmxV
66424VgCINWPEjqyLBFC1P9hgvPQ9fCj3C1cRC0ciojJO5qfD7iy0eb0RccKdNkx8cm0AFchxi2d
wQO4bRtfUuvy1gx0QC3ECqcnfmHDFTacLqbOwuWPCQ0CS4ABjH0elrwCql3HMQiBDg3aFOupfUyh
Rg6a13jxm8hj0+XhmlD2ETydVa7VdUbr+LJhPsLWF2moQvMyOv6gkXtNTVMYq3DXJPfuUMd3CNAi
a/SAoJJHatU54Cp63KbbznNOlxdy4t7xoY2HGAfkEph2Pju28bmvdIfUvaKFux2gEW1EZhI6zRT+
ckZFCDT8as/fcM5PJX+WNorLIudIOvRV61w6iMQpNiGJMYxDkcMoZGq7uHPZ6urCVq5uIlt69s2x
mTzQFCkoGYQbcKadwi2pV65cGTMseGk7RPUrnCKdzUNRlKNfVSqD2aFozHxilT2RX/bB5iWu35fk
MJKVR5VmDrlPY8R2azxNNmrvYeemu6asTsMiSXP1GY7CTIHWmNn4bZmhMYii/2OpTBA6esv0Ffc2
bDz55wrn9K3lO3ZrzPEPaYl0MlhWdEQfmCeiTe7b62hr4aPgifzgEaaeA62cCVO6Dgmf+M37hsqP
qNNhuvrUKaqCcVEGlgWPELr/ImovjebSN1UcN6rqTtxE4LNCc+FUvc2go4aL80wzMUMK22twRNlj
Vq6R0jk5AWPNJidXj/Zo+5qf6w2T8zhvuU7mxdjrLgnbHWk64+LOl0ORjb3qttUacAIQyIVGW870
WRDWnPS65NcB7ByKBmziIE73gfkxU4Dae6NhYG6eUJZkcME0uWjUs5ETO+i2NSsFbLgkVusRneff
I3PPTY3f7gdIcvrM7aZ5REOUtLUaFGb7MIYZuD38VjSoHUsAVBytFXWZtRo/8cExfttI/ZpdhZpO
mCC/fbe7VuWtQUhQs2iHpiyddclg/Al76VZXUU7pZtnlQYv+htUXC+W5BqKy3wC15AuMih9AHjed
JTal+iGsOnx63FJRRLIxhl5Udl8mGiP1aGF9kL6kjWHM+tQxxGtYsRelrj5SCmB+R683s4oUVnS/
bhzT+j8omLyvrppvi+jZqSm6UdnXGvrDmTE/fCjqR0KxCpYORn/ekCmj52/2I9Af7L4cmhXyv9Cq
NVK/ilURz0OtGmygUAwVUsBjSOHYEFRxULCz2EwQn7mAEpcYpTTemSpVCtaiHVfrjP45KgwSVj4H
5T7ECGCixINqd6zkbsP3JkEx6LfKRmr1B4OucLB7FrBicCJtIVlZGvs2XsoaD1axB4/ZShIy0ktn
5KOsfR9AqUsrB2GD18KDfIBtV8C6tsW9HcClWTEjT8/HSQqIBWQ/EID2WmdDElPalFecwgUD3l/y
BQjter91aFvkvAS48yU+zeVMH0z5HN17WIVzokv+dYGjGWbk79xEYN1hUe/2TB3gz+lFqCvAOHMX
G5xrh9mTcdusEm/AtQh/q9znd5QaFJ7lS1qV23P6AQCRMt+HXtu0eI+ck8oW7mI4ASxk/xgLvl9j
/66sL8Jkicf107Nnumtd/2H07K7anwVTqVAoKJu9Lu3mZoUS0uricKDiVylNAaiYlEDtCj0sXqUZ
2Y1avAPlB5yZweMDE/XVl9WqkhewHx4U0iPyiWcbo4UUPwej/SyeQj9tzxQEsZBBo3IRSKKV9Bnh
cu88fq3ZRG9UTVy1fZs5h5sAkr6zssNyYkU5TenF1Wp4Xe/grhXyOMZ94d/m3nfsa8i/GPygBfO+
kC7Us4sVADOFudhQmFqcLt0EzfvuQpvXKmxyvTiwVppouCPAYRSu7y7WIMG7MEJBBrnmjs0VGjCe
M8brENznFmjpfogPIDiH8Qefjyc29FfapI5xMozNcQQ66k8TMhnl4ATKPwfuCEi82qsL/zsqrFxL
c5hD2n0FILw3f0dZeRqjNW4LUAEQ4AhKR9bI4hm5/MkFkN1UEfIK1uwDYXD5tg5RCek9Jv7+mcWq
jjbgbP1lXT9DNQH3A5QKNS8cUyZqK95kxLFn9nFP/NsIGAmu+x113i23o3UGXZwwFhGyp97PaLfn
MSxlukEMYUzw9lONqQB/IUL2+BCsO9YajxbVr7utZo56WgbCMSKAc8UFIERWYZ0ZQadw6o7v6X2Q
Y3wCO0R9SVu3HhkJKVHLku3aq+hZelwHNIMr59U+jqAKzbfUzovXQ5INDqaAdfCSFobyA3c+1c74
f1qA07I4rPuiwE/lYlFuS95Tk/WSMKJ0ZqEoDvYXAYPPa/du+cNVvoLcf1Gyj0RxuEOOUNFWIB1w
/0Y/IJ7V2tSA9TghI2WcUQYwWF1NM1t23V6WU/hQYt/Bi2MAF7foocOy/kGQ878yBNZ0bgnVJPH1
G2mXW5wEd9IcPkxjatObXXMNGeJOsSKHVwksR693m7S2bxyB97dTbWc7ayY1VVlDq2JHFeq0Xf75
kH8M2AdtkxcUDSCb+INwYT5WtP/x46qM4epzQbJAmsOrmCxn90LrvFJk5FhIEaz3phYPoZMofvvT
l6YO/CgrzdBn1kdM4G+KL5iQgbpxxgPh6EMRVpOwEacTiF1c3ASLXp/7SU1ySdfR0Jx6pRAhkvec
z8bhdJpHAh+IzK2ckJ+Udp7XU6VjrlrZ0JwJaqzfYNDtYbz/Rd1tbWMjw2K/HB7wD5pN+tuZEyoV
xpi9sxNcL9tHvbmFrHtXFJItqvOHRXeyhCUxbnYup1HRt19R/sHAstMO/yREmn4qOhmvJwTRMhvG
rVEC8PDwJemhL+WUqHTYN5RKfI6nVU3DNbNa1EPm7WFfmZ0nZNofQ581yHl/y6k/yQCZvrP2Q3sF
BSiJ05COilU63qYcFWuE+gR6hsoqHZSwmIj3bYAXhSWZhWcHizGRso28fh6PzioNqmXV+2ux+RnH
eFf3rz8MtIxlxnimzz3cPKEb9YUxm9Lx8mYspCLcRYsh3wtuGRBBnk+/fxco6BrPEi4Bj19Qhkfi
Q6r63/wfaG/YTpLslgOcaPt4l5jU7bT7hA8UN1APRaFdu4MCVtJnavBW9ImHun0UIQWpELSUZjav
OJ4GJGIeKRiDFEYHJveIZSjOl8jY50+RON0T4WcbX8RdNcntMxsvyTp590IEkim+/VzllM/hWK/t
WiczYyCDF+mM1t+0f3hQjb3vitC8mzwVTZ9YrOxxYAIwAMme1L2ix+SsXuJ/jw65KakmNu075Gjw
c/VPhDmEKehD/q4IdtaJ6f+QJQ7qrsn7N0SZtLBgOxz0kS3D7fxJbauJJski1MV+KNHzF5ptH26t
yWbcsasVtdqWURXmyLHrq2UBZSlle2JcJdRsoS6ijO2iR9bxqrXMcQ2tmFuRjTaxJ1ht93408bFS
rkGn8CFd+5mxtJ4K/HOunPMYYqUfz4k3SN0i5jxeFslzLaguUYhvpaQqr5VlS6iMO/tfBPryAv7m
LIROD+ZjNoEDr+HVQ10mybWV0LlSFIFP3YXExN6ymijFcwhlYvdPA3Hk0WnwuHM5w4Qs3Ga2RbbY
oKNHOpxB3rQEdEhDi7K0i4jX4Q+winQAWFr0+Wx67LnAYQJCssHJPhaCSrwUO+aYFAuXt4A1ajVz
eMk3IbGnVamgjbEybNqOhgFGqbPNe8vQIIHsaQvhcmZ1v5C50qd7HqcXaDXBxdGsr/jSqJy/iKBW
5kmkn2fzD9oaqugZm1a2v20qdv78XzXP2JhMPENebxDwjzE/RTwzxvYzBqM4c/hqulZoh0O0cFwc
gx+kUCsvuAXyuttwmffJ5SCwsrTGap+Rvc94Twvm1rL81kttiYY1qmFdktPIA1L+iREvkNq+mroZ
V5RSUoOogKpkhWjFVICww/QMXHw0tKtx2n0WYKCzqBhiJ1jZqU26addbJZwGvr6My5HszGyKJSG7
oOy7vmDQM4UGyjrFOZrxq1YU2gu6sRJ1OwoV29XVKlzgpD/wBGbdAi8bolq/BWfIQG8wkjGrHBy7
DUdk6e6367FBmHI3xNBgXbaKSBAoY1gM0Nh3ZugNOR40ZPphJ+dkl66SqK6Zm+kDFDXzS2z2fZf+
C9PyxvYsjX3fPtJSzuw5WZ5KkqdvyWKSI6J/XH6Owv3w1lXFS3vLfAZlSNYoLbQ3HTqPyUMA8htP
CMz8h/lX4mKvKQa8wDDmLeQObF0jVCJzfn8noRNLt1GbGqKbBu5CFjzYX3zksGKM+0Na1X0c5YSo
ZiPf0kIodODz/TwCgdyVt1n2aFbaxW5K8JfeWeHQPiQCeJErJVSthfEt/AniLExGbokaY/N8YbF5
fJxAPe+WcOiPZOQ35JZlkbigq/r/0218IUt+lADQ3jBzugnA2yiWDZwpvzQTgOYg1IcudGmHkTRF
gW7NakYxMuz5BMs1XvQDqOkW/JuEjiY8FbQ+/tArAJHEo+0dX/+00iS83RiQF455QVLRAHlwU5jI
Bs98uwZlav3XxsNWLsZzJ3Esc0yfrisgOeakNgm94dOhEjpKvq76ExfNpIu/y9HkGOJG+c8cypq6
Imk0BDLYPiMJbapjznBoPKnHVS4kXhWaGNB0BIn94ThSpYY6bmGTCVkqzKoLEZ0iDWdR9OUyxH8j
x0o6xUKnkjdakGOYs4HRoIoM9ikGy2Cpk+croEJdKX9Wse8F/qsOTdFPPOKocNAmOCMekyB3W2Am
hsFLR35XdZEgt3+IdwoVjyOqK1pQexWTk+OVB52TnGrds9evmAbzqZjc8E1/Xr6ScdwYPMTVxue9
2aPD+4lkE8cHMf0rnr8pkanPWBJanmcFBZYGP5QxUokR9J/rYMDA1RACe4NHMV/rTGmg2feU4rkS
Ihxn5amDlcFjPR96Hezsl/oJI/2SBtOO+iAyWRoElGOc4YJw3T72rM1oia8BaOCJ+DbNzg5IbQZR
r26Ykn4rqaSLwz14Xm+lXDCrCUWM4biNE3rhZTriwYrPVWVQDoi4F5ypGzkCOsmGKuG05yUl1IQs
epVtUIq7xwmOB0EJTRYXn91+EFCd7LDJo9JvGfk9ouJmsBBgCL6bAVndNjl14dv4xkSssCBQZWvk
VeGcOaQQGuA456JULgmjciuCKu7S40Df6B/1N/yQjD16pYL0GqDItL+W3MN1H/svheYCHaZmHpVE
BY0wO85sZWyCEyyg7w3IWvs6bgom5yalb23rs38HFoLtsNBwoH41s+cpCJca21kSbAd3MBhssJkc
mIaqrGA6LinCWPuAW3vfYTMTw2Zio5p9aK2jzf/kRH8MGakKak/wEF9zT8xJmFb7Mfp7C4opQOmp
/OKDJj4/arTC5Jjz3Nq9z41GvtI9yvSvQubXQ/aw6vjLr4GgODUjgtf/dom9eJQmaH3i61Yo/TN2
Xl36B+cuTsElS1mrkIRv2F9V49hSEMrhJ1Y2uurRVc597j+m0gP/bYpV4z2Pa5OE5dL6/3q2UZtD
h5VdvQVeu+6AuTMUg+Bdhj2i8fdhCrpYDTXiug8i6yyeFqcEVQrb7bmGCRsFTwXyeNSR5q7OHoup
Hp4lRa/QaB6YSADOXDYqIUb2SntCxDyR1hvcIxUrE1tGgehK/KErEhITLLDaRoWIa5K7kUVSBOQL
//55AAJ1q9mfSpuLp1glHAHQeUm7sQlL70vFf9OsF6TTGC3j4U/CGpYvJ6qVOZALWNDNlYG5yPwZ
+iXP7BlePh9D92BP63ZV2ljOEEyEBME++lk+UD4KQhzU7dKD6h5B7k5rZlE0IFr61U7kaiMgNSxV
ZuL7+chRt0/kKqMof6dt0Bs2jC4RFCNCY5mvYBVJqgYesJGbaOeMYYLy7pG0iJecNCxtwd4fttmv
S6thKOEkS7V/RfeQ7UmjWUSc8RRKkLH+EzoN94bQ/O3aaBgvWTaY5g+J5cOjkP2DCgMqFxhEfhPZ
bvNKD9aENIAzKkIOFbFLA+E302IGKHyCxPcg5KmxARgGZMg9E6NO4EsB5Z3yOZeInCy8AIZTqnMC
25ptBDv2SVytW8e1iV7S4e6pYhY4Vv/hm0ebVcgd+o3+jb67r5KSDQ4WdDd+SWgAiVIPsOH+xQrl
/qlR8PeEVc7guATFsIYnKflZzWhef0DlxLbTyiJqINJvdzb98Z8V7ERtaOcDeurpj6tEwX2MSh63
wus6QsEY1mEc0hnTWgA3lr8c8h4CIOkvTjMRuAwGiSC1Bw47gXfR5b4MJGSVGx4kpAUK/PfW7Drs
Y13Aag7xcW89Uu9/8yzpNODmdYpmTp7yxDLl8VU2oxAzmxiOfM4AUxFMogAppTVwmnt1D/dFkL+x
W6jr1eeWbhajB1F2QpkBISyBYkXRXKaAWEqIhWzX5UWkC2KK2c43xJ9VO8ULPFuFS5hBtD9mFKPv
5ycxrP3DaVAq0jPm94njP3nuDLV8DFEjd7ZnMyyhmpfniMizVQNWFMkg+XI9ROkvHPPuLXTyYHAr
2VrN7MGI2Jshyh5Hd5RHyNR0bJo0WLZa/1BJRDK4DK0zP930O1CGE8srYwGh62v8FIgpacwU4xzQ
WxN/NHtbWShRJqyW51LkrYbfexq0x+Snc1kciMmq5d/KnMYMyfqB01l4o2SnXNvvuM8K+tdFSRGb
ySG2bordz/HsXU0xhjIUnp11jd5dbOZ1Qk6iSOijqf9ZVbW1JxkCPs5jPDfjoVTvYI6AwUA39fP1
D4zWEoElcg8eFkrsjC82WuOphZu/edC5OW9zrtTygIhs0leX2io5HdgeuYn9KvukTbQaTRpTFvyU
pJxGK1I4iMG+asJXdbvaDEU7IkAChV1qwP3A87Lc1ITVfoMgToDdCwcKsy03LMDUYvQ/c/0Rf8Pk
yWyXvsWk8pVvuwEVDrCumzOgTSpG/5hj6Qvw/PaBTOvCawT/mddGsniIs6E5isEq5ig05zTrJb8+
JzAcRC2BsUfv0o84RMn2KHlvzlG2+P1UUZfe9Iw5uZaIaPRwHr1nLLLDqIyMHSn6Z2SeonWkgqOm
AyTqPrFyVDMEWfYu0rQ2dfXCWZnw9hwluSqSLmmAI/e4mHc76DDIQKtuAjHpBheOi+EIeW6juhGX
8qW/cUpDsmN9s7DxwTOkpk2ysa3YhxjeDnx54wcxTbdePobvVbVHCnm3H+AWrBZRYXFUtMx4N9iF
PSr+qwQTF3J/wBDFFb/WKZTjj1UMY6zPT+ZK4ZkDKUjnWURCOaTgm2RPTgZxvFHuMF5UhHUkJeAk
LqLGZMi9fgbgtMOrpAsgSW706FYawLI3aZeLrGdMce2AvND8mf+T1gHRE+yKYAS8/0tft7g5ekbB
mVkUYnAmZEU5b0ycYWEnlTm/9PY3uU2uGN2CfAqvptgEi7R25ko7zvpVzD+6j7F7XN+MLGYHp8oL
6PYLA/ZgGQZhX2uFWHw6EO/vB48SoWKlzPcseBcNAPknOHZwYxKfsPuI0GtW8fz0+1puSyuyU3Eb
8/9CI5MYpXB0yalv/HEOK/giEoFXonA4CuOX/4hNvZ5AyJKNvUqXjoYpljrIxYxlGIa2LU8EfMgC
0+Ev2ppKjKH+cIm6YxWFlGmEaGC5ibZDFAy5IdPkR+zNd83xhRK4eZhb81hxjSaRoi4M0YWNHUe3
wId8Xz/aYk/zrZFwOZqqo0Ep9Aw9PNrTldB331BiZpdUUwdCku1A/VtvK8o5T+3SyoPSlTEM9j19
YgUltYXHmJLUww8gVAOG5ipMgB3xcPDE6DBuBc+nBL3z0zruUybsS8M2JH1/XK0V/wyCs5q+jVVx
N4/jh31E86zWwZI9hGcRNSoPedspDtyiEydmVU5o1MwPGVhm4fbcISKQQvUPdvDCOEfkuKwiNIlp
0HpMKXT5TmG5US9Ij5D0USvUfbmAWRj19c6KfCeO/js/eR+cbk6VE0e5BMjiWuQX+kJNoCV28tlc
/H6Q7pvAIRouaPxNfWMJTi7KKi7KHWYSAtBvKLvKZpsrPdV+6vKEOXDKb6m343UDy4Q02qROM/p4
Fk/WcthpY0KP3kXnK53N0a1+Nr9fTC7VHuEmHbj6H/nqXiVT9arP8P1NVSP2O1TImMKv7Z/FuaQd
LQX3D9TvMA/0nXPL2Bpb+dFm8+IwkoknNwTegm+fmz1opH73QY5bdhgInKT9B/3AMdRHzBWK+9Y5
taQ/OXFlCGPd4LSuuSyII66Kc+MkwArg8yKM8Vff9/yvtcALArybbp9ZzTUS8bs93j6C8tnsktP8
i096ByZZTR9Q3185vIBwu+QO1VZA0wCJpUgv+LzXUU/JMWlKugKMo9wMbJ1D0r8SuLhKqEDkx9g4
l3AlVy2UuDTPiQBNfwGFsuiJACk5ZaF5Ub7V0CpOrJVMis16aHeBwbD8H3s/xjQozEcIFrxfvv0B
IXyuV2FUj21/ey8gPjPxHG87wOZ0Y/wiSkkKBqmjxcYLLM2binHL7/AeXwH/aZynKl/6mAQYS44b
zMcoTipqhp8DJMjGYlt5wMzdf6rxuzmzXw0obM5SwCx3yktSR/Zm+aR4BaXXAAfU5G9EreuFtr7Y
CG70PG4t27Ab/KvmaoLONnoZpg846eUj85PupcuEzRLsbbzeHdUro2YrjEfYFS95R2saXiuYv7Fp
iM7bQBj51PMEU2M+ZVXI681elYaod27btjke6UQPgu2ssjP2A+GEnQUmq3l9MdSPtwQqqmFA4YtY
0rdlLaFCnzpKAhch8fT/7/mB0mhcPiCpye6SJIpBkT5wm4E9CF6lQcIn41ynQkIbhZ0T6Z+tivh3
pe/A68MEXV7VmSJXGdmRPHXtv3dXjNi35ha/qXkc3gIBnTFPw1SsIP/S0GNVz3r9Neu5YGsRaAYe
FiU9eyLMsshRQ55Q6VG6i77dWqSzi6gN2suVc8pDp4udbniPxWDwonje2MBWRj8ttDUx3lYP/Q5V
8Rx41gkiN8Gf6zb9ws1mPQbO4uP073C0KIXHcVMkzoWT+lu1YHLTmLMu5A8r6dVcK4+Hqgpv/ZT3
PWrDG9ur4a9KnRkbKd5O/sonr+K8qQZR9hWXZtS+F8PWZAzK5ccEah4W6B920qjDujDhCOgO42pw
bjy4RsYvaHlyMuC3BqQGGY/FR5PtVbIZnbUcSg/3x4otSQyirQ+bDq4tIYqXraWdq/gdjpC265ap
G8tfimDRXTOUQ57ku8RCn21sGufDLJuONy4BQmqKvm7MXVwpXDHNJaWPcRn3syWBFQuA3y8bmaGy
Gl8l4tgZ9L/eqwEiVyQbd0l4+lt8rNwhXUAHteBxJo7+RYP8F1BwY8pds4VuDvvf69owIe+eSHNJ
ct+5UkRUoFC4OpiRY7AwwwtSkb+OAdu7GVya8VBj7FHuK3TAdTN8CJ2zUAss9dToMFwL9tEA+p5q
r24E9qgVuwOsHvNbnPoNJxf5EMSveSqk+4bHKXnqESaRXZptnEUncOIMEHHK+DNpsmfJNb7UG787
9tCUSDe4EmfPH/se+bem3tneRO0tpwuIIT9vwBNW6UHBp4Qxxt1ruhzS3qfdJ0nDoEWNZbpTi1+j
bwfqXKphMockVJ+1VTAZEPRJr3zbmIQPasTEt5iD8JkoS3Io8DaRPEJOj/LTAXvjES9faF+nlS0o
zpMo6LkRj7MR5l4+o+/RQCmDpH+q4PIesQa3NVa3XDq5gYoXWj3NkDmdY8sPQcHAf0as8zdZ9zEF
omUc7tzbsJBvhD029Uj8faCSvJL4Shhf+5In27yjg8qQXdr2JaMu0mqLqD92Ww+U2n76feM/BzQf
5fMEIgeltScbzF9hPc2SOoYvejlfq6leiDeDu+ozSbqi8J/s5+/PY6Hp06cMM2GyTQOEraup9vfS
+KeSeqUAXt7/ArXnezdlt3zF6B/pO46kJAHeRUrA0HSFizni3GbKePNX5nfpvC/tx1/AbDvV2/UI
CSBvevnA0wdv3L1Df7jagFSvPVLFymInBpTsiukL5usnplrTjPBQoT9+jHEQqW+Q77NmTbUw/PJ1
0LKvxNyKGh/UHxo1AbZ3jHNTw87KHZFFTEguGLXvjNFbzKuDk5/LQ0gFlZEn99fosf6ClqRrsMrj
Kf4PsdaBXQx5YFOgAyYF0et/UVhnoGKC1mYVDKsq1liDekA79/NH0GSkJQzUsoVT/S8xhQ9/16Rm
+GnvcJSQfjJ4gU07jqUUUrl0/pDCsJwMQ5ptdNkYcVS58G2+n19m+4BEsPHYHNobXQ2SciOxKij5
1vqrCA6ZkqqRbP62OlXYupyvhDCdgxPICkm544dBp9A8gZtBkhYHSomct/QgxeZ1Fy4ukxWmVG6l
V04AECIe15m3IlTJsUgYMCVIog4Cg62VCDtHYsIPa/TpMyQA+E5F1wZgidxBl1kc4OCgtIXYJFe+
+37ua/9H+yMhgQF1pqFRMXeN2LlGMiV5h0whZnuw1WzGXTFQzD0c3aa5LSLgkbXTnlWmJlO84FTc
gHLNBLCJLLG4CuaP0ZB3TsZjZiFc0x1TU8iHLfgk02u+mrUB8/qUdheFA+DZXu6ij3CoY/92OJAt
/KE7SCJCK93hc9VknztyYZt4659LfkJ3E0/xTKhnDaEaGB48P7Z/VtEf7ccQoiZXMhjvDltMdMJV
U8emZnOzJx4Ix/uQfVvs+weddi5I7ejCpw3xBRmQeVN9T7AZDYdb9RU9lPS4KcKoDpf+ub4zIjUz
FeZBWnA30jnq9niusFHdWv/iBIzQmBkUlMFZz42MdHgbdAQTsCtiDRCdtivYlJVPdq6LpwwHHLUr
BCFFlrRqasdkVHfOGeFvlpdoXsddAqw9mJZuHlfZ7iOlRcimqlIgqxOsYo77A/CQbuOqAQFIaUfM
qeNynOzzUmAMG/pk7WwdfkCIVnF51ZDqVhodwME2WPsuLvrw3KfPvwTcFfz5N6hZCOwJhbnqgX7Z
w9OCE2l7TZxzuJhVS4L0JcSRj/aKPDFCqbKrVDprNYy4wSIaxtqH55z3xsRpfO4vMP2aD8TViN3r
DCOZuoTrdHJGJ3yHMKE5ugM959CzgUG0tDlxtPN/tXEftFGSNpL6DYsHopIa7g/GYTJ8Un7qlQTa
LVfKQwUeSJz+jFRz9RyF9GLuIDadO4cWZHM9uZxCssReThM2lSQ082dEaHv8JLJdpXk3zEQ1ThwG
H5Y10b5iaIuUZpgw8jPU061t34dHtXZmWQGXD7lo0X+fbjA0AtygcCUIuzT86YpOUkqzTOXNdvFi
pVp6qwINgEv4eSyjfjSfuzKIldRZJKHfsiqX2+c2fVCxBZw0gadexFFhIuYdwaXKc672935+CyPO
H6fycRKTqWFLukVqDw8gIIHeG4mv1RF/85AyiIZ/Ok+eRVg1Pzk7Zz2OO8o3mposUnzhaHWg3gPY
CYhHPjNCdh07kI4d5pOzCpqHdWgG/4hEudZo9NVPa/T8chTZymLKN++VrEnzES3J/kIQu8yolxOF
aSFIy8DZqQ17SgyVUK5V2vamgjbq2tb2iY8YQxa3umzhvOMEMhmnPiijzkWK8Hn11v3ARVr7ACy1
tfL/6rMiikGn0UUods64h9AFKXr/UoCQtlG0wVfstAHpovGBmY3r7xOHoBBUpmHRGrymMftIcWDw
tUWwij3WurL4Y8lSLOeqvAekCf6hBMzpN7xeEMEsQHhmh3mVkR/2Nk0JoyX4q9Akjw8j/cC7tiG5
ZPwV2xx5EB/AHvboSo5Q/LhZz08A2oP78Qq1g8Q3k8ZdGoX6kdIvtjvQPFbDDa2+7RFlYUIuXxrY
3l4e4xsWMUY74UfrMQynsCYKhx413r70gqqFu9p5gKzfE7mCHVEFhaKVM7fHit1+LksprJTEyMv2
1Y78+2PwsAOFgJs8/3Mp2PKKgTDOzysg0W3eLEvFZ6mDv3NR0xquB9O7L0E0+WwGAk3UPGbn9/G+
efMSsESSIAFzEZ3foDmfCjagi5llWw5cM4FtSzvtnDtJPwD5XbfetEQMfcgWjpKRjW7SyQn8ES+d
vcvG27EnTr0BN+v4fIA8GMcglTIYQtQkYXGcVM8WiZtw2tad8Fe2o1cuI3cnqljL/Qzkbv01/tbo
MCiDMGQS1EHiNVKQB8FztIBk28S/+wvGFWEn7onC7c4gH6iOYz224og4Jx/g7oyS5MyxoGmBmxBM
mAgNTXH8ObJygZ45njUq4R+xCEOnOdCAx+0Ghkj6Yw5p+VnqYxuqsaz4QLms8b5dTmAeMCCqnzLr
MNNVVG0Noo9XXQCh0P4BUbpIZO++OkLuWG7O42x9ZFznaAZVUlvzQdpUJ4uWufzuRke/WrokUrlj
PxEH9cuPv6Mg6iZdbcqGjfKYRC9wHcE66TqcZUZh7q6N8Ct8+UJSoSAK1Bh+OBksS2SkLIclvHFa
7vq6igEM7oGWxRJBtEgEEX8+XR/N0Em5tZZ/z0FOD5BXDc70vUtChvQXivebHfj3KE7O6mcFS8ut
lLfdvdi2cqFa8V+cxRW/d/VelzJwdpTmGuM8Ww1UX1QJbWjbWkKEJEYKAX6g5+NG7eMD/3//yPAl
l/nAGXYBZ8svhtx8NKzAVmACFWOrx/F61250y1BLYZIX1vmPsFkKgaHOfj1tw13WU4ntGdBuYHO8
lqp9GI9TC7x44zNFSXnmRXdgP0yHOhwJK+L1Mf7Pz8+soDykIUXF5iuy1VkPPJiL2gCJc0lNa5Rv
Hh0nAIoFjZ/D53xcLtTplbO9Dc4v4V24AS8bVgz7TWbqivDptWYXi52MKrvHiDIFEE3ihf2R2wWd
1D8C0erGyjuztJF75Bb7qzBKV0KLsAaDzbPP3bEEr0Q7mGxktVlzO2fnz2/Geh7SE3X2BhehfF5u
MhgHp0qYdaIUG/v+zj2hy3/R6q2dT3bo/fjycJkskLyPbYss+QLdtiVqHjKmkahqQ+ReOGpxXmv5
ndOifM69P2OrtjMiQ2rKjLQpKstI5X5RGHBL3D/CfjXl8IAFO4B2hqFVGg4QLPOqh5j+lEa5R9c3
XLAyH/9OHoGIR/40QJj7bk1UmTv6W+LLP7G8Re9SgUpkxEs/9mYxvsnpjL3VY5Gdj3ZUIFcwqw3g
AekyyRIE01aKSwE3iUvYnDQAg+i0O2/9oT0pRmeSNFK5tPX8LP+xiKfOIe5v6/aP3TFcb/pBtCNk
xw6KbqKSojlk4Q97kDp7JpPPjEp1dsqbNb9Kwo2nXuKIJtltDxUV6iCIE8/Kv6PTu/nukaYuWTop
EiAn0ak7sCwYDo11PtGdjHTU+sxIt0ZrZjne/QNa7jqzSvynXzOdThhMd6Oj4ocMeQUIUB0iWXj4
7arvBu3pjhwQCj1UsmZzScWoCrFm3TcI+L/UAkTTo8i573kthJH9Ez3gB6FjX0i9bmlUBQLhzTRF
Ah7rGzCHfjSLyp7L9whH+TPK/o9Lvk1BqBbP8WcJXB3oPB6WK20e4++TMCot/sH/TFJXB6JXLUMW
fETd5e2rZ76bGCQmu3l1KzAYadnAKACY18XJu8egwAC2hEytgjgiB/EKV0ZOM8zcNzcOu8D9SMAV
8DdUSguXDthtN3yAOyXUsYWVa+UlaVboh6PGZHwQpQjOzU2h5aSOcBN37Dj1hBCJC6Ysw3/aeOId
lI1peg75edqFnUQOdRKRZCsZTWxDSn27d9BPmvqDErf30/2CMbbIvMkMaACMGT57ujDQ7m38eJnk
3hcbsSZjPDZpIikw2C+yvLS54YpAVdISwM7LazB/3BRvCuco54NwsrTEYoP2HdXMFHeAPXYpQy24
JuD5C8cywcre2unT6atXsFrWaVBk1A+J3I3yNnUVnq7ZLsHf6OwWKtUO5h+6/VuDfPhNBq8Lc+Yr
07VlvywYRcJ+BFWLaC3ucs+L8rpgPdi7LqJquSOS5cYbdQaRNZQqLoCoJzOsM4HFonzR6avyeUVH
2TnPaNfphQv8pFkJJPb/uK1BDQy8iVge7lVWRt6j8FoILrww6gMdC/Z9YhLVgOFDCO2JmMpLLEM+
wT0+CEknnuQh21+FdV6e1MiAfk0sUJ1ktFxOFrzCAX02MeIEnlBV2SP6UhNW9oEYXKgqJAnwxEsh
soAYCcJhapr49l+SHEUXWwDjG2SoVmboeRGPt3BFUI8t8jTHWleWL8H7wnUS4+KB0yP/X/Tu3je/
10E5VDzM9JZte4HtH8OTl5kjmhTWo0n9bnRt5q0KjhpOe9s3wRO4XLNghm/25US6/THsA2ZHMekV
rnxXhCTEQsbdPmVqWYSLJ9HfgV6YZd8JGJMY+fmemZ/AkWhXiQsh+xO6le1uX/yeqoJi71cxGm9f
kZcLjagygUC+8f1u0zSO3so+7tJ5ICTf9Ei/jXGrSSNM6mv/aWT6t1YFxl4UcFcMzusbL5Mwcw76
bnmkKzJS98JxvlgANkKY2q7ASf9HSAtrd+0rfwnQjWp540oh5TeIwo4dEV4RyWA6Ifmr8Mphzzmc
3K78CZW2XqI39DEPoIKFhE69VF6pXmm7RJwaUT/C9UqfM8KnHeb7O6bGVbieGn7r9dEitkyd0MF4
j4ys8umBwKbHOwtYg/Q+rTk90h5/+Qi3+roq6Cr9IpTn6m1IpfKI5Dd1+mDAhSoUgT9QilAfq7de
VSpFn6KybvNVsIGfQSfE98/HTIZfuSlVrBUiC+gcMn4chajUPYDiaWAOyg3FVb0PypJ7ADyeJ+ct
Gbq1DMzAyt0ch/Ghhs81bbOAMJ4M3z/2G0bkLpdz7BjuDP32r5WHEzURq552+ulJom9bLNgLHeCx
3XvEMPPVfnB5LpN9/hWKoQw5sFaf/zP/B6aSoY3DkNlV8cY8DpXYW7o5a+F1ObDkUsEXMaJKhgW0
fD9HEHQyxo9g2/D3ns2MIh+isakySCt1B+Gs3mSw1XNBMqrsPigmwOv4ay8TlmralsJf9hc5qxHV
wLHUcdtHz8UVGl5SffD9pNwsPdLhQ6Quhwcoakf3n8xpk4sFk0kmbovUfmr9lf8KWBhn+A3yHrV5
yhFZkdAEUssiGyLf1ms5lKDS1sEoZY3T1ebX8riA2QfOznpu2qBfBty3NNbqAWpBYO2r2saXfQSW
AL5+zwqP+lDqoY0NFXhSHYxOuORRhNI6X+4dwK0CkuiwSO7DQHpueryNtU8gTw0MCKBfPf3ADCoW
dCxXPTt6eNx0O9wv+v2VHyCRuD8gwFhew390+PIxNMUGWsMoJQ2GAVilHYMm3dpYZQmT+C/STtvr
pV0QbLG2T+PFuXvZ86xaKzr//cL8Ldt+Q5k6cHLmutZc+iOVhfqArjGRvqAhul0iVt00It64RZMH
E+u4562ooE0VUffcGncJEnO6uLy0+sQO4tXOK5isTn/hDEL7Klr7XxK/meALoODD3GiVK9pnc90t
JmvSgZGw02HrMsyHXdOhiRZud7IN5LRqXRLwHFhAFzs5LOW1nh5ngTfJK98p+N8HmMIPXaXVU9ux
XddaxeKc3qe4/DhVLVL6tHIpwTRQWSaAmHBYwO8iDNyYUdvFfqdh31M/xQVZFm6K5vYiw3m8Oor+
+BaQQPB/2TvPUlEOPxeNqgGloQ+W2dx60yPEuF5jub4/KHBgbWfMNiXqzKiSTI4VPokmquMOyX9B
30xm41Sh+lCnN9lx3vAMWqfgmebdJUrPKBI/uUNg6K/a+e3D/M4iaC7tAe2y5b8olrWLxNvEgxYl
iReq4NeCvuHayMAi/nkDR00Jk9rsGHO7m7AdmfFEOdpGp/WwXbZ5RYJUq/kzxwzTX/xYlROycKCj
VnxpA1ZEwF7rvJ44liHeC3U/NRSGrKkzOdndLOb9IP8hbfmKUXdamsslYX1dDUAVTej3INP996eQ
Qep4FQzuFRLnMjGT/6VhEJYvE/rSq7jsjxxRoLEfj9VTne5lvZbBfA352h+OE5w3+N45CH6O5E4m
w4L7+1EvjR1a52Z/DCXlsK8JGsKbWQ3FgWoENN8NP6MIPjJL5TcK6gZnLvHdk0XwxuPyP9cHlsm+
SbEeNEDfjY8/5xjxx5G9XxSUTdHa8+7OEQFAfkdGEhlxPDz/6ZYhaWjNY+814UCe9Cp0OioVNXQ0
GE2+W2j2X7k2Aiogg/HYegUtoxVCdlNtwzBvJbHOwwfu/uCG5B197SeefuBsZUTPAJh9Vj6hNDXc
xJlHeFTW3YiHa4FQgjiebs1FmFc56nHagmEmRssjRK1rgRS/MM6NwfNeuNQBeVR3SIuOtmzWOaDP
jNwOiNXd5IZ7+NZcFFALPgA7AFTRGdKwz4BgIDHZFiMFPYlgMAl3G+X2WyGF+Tgr3GfCmUSG0J81
RRnrCGR+GR37jK4/qXB5O+t0pw09gafNU5PLYCuojmBYO+nnwW8/S7F6RHS4TU+oXND9NCYJEdBo
skKsc+5Z+d9cxd1SVB81psI78+AnMtMQ5p5YTaRXDsIbYf3XP7Eld1h1cFR40Nk81gcgleLtEUkA
5R4E5gj5wKTAr0Ua5vN7WMKxYpheTaEHsBKejzaNUuxRXO8NhH8QsJyzhi7lnVFfyO6Em5JoyAvG
softlxhmil9LQ607y2/orj0SW7YLch5/A0D8MECSg5YZNR8K41g6h0+qmPOkBJAryQ+uLjujJ866
ADi8OB2a0aLw5XM6UbLvVW8yC8xrYRNlwWwCmMsXB/iQS4nJmfHQYysV+ThHUogRlon8r9BOW2lX
HLoCWZmNtB0qgmUFuClIKQ5RhbU1JFpMwXgwsOgDbezDHrYFwwqjWJyuc/axvm9CclfBUEczXSdn
KhdmKVpeQVRHYP7WeGeSfz1wgbqQ/7jI9zx1+48jLse/UmGwlIleJ62inlCyYFg6L0FVPR+Mht5H
Z7rvPIn9k/V0GUHns8cHmW8ot72ucCqhuJVYexhnX57ejgpy3twC1+UxknlnDaqiU0bkdZI7Jmh5
GEs4C/DtKNnad1tMaeNBXegxHH2lryx2cEjvxFXs6Sy1tacmHRvOMLVGBUspcxWYPjNTAmeOuDqO
huippn+PI1TzLDE8xSzytqIFruNAIcRv9ksPrrAGEvP73UNL7i5GL5MZtSmm1oUCbRvbDUM7tTYO
rn/y9wvu+Yr6q6YfWe8f0wBxW6BETw/ipxwuJLRoANB7JzzYzrJN29iI/Ej+AqvC29/NYHYKXpPt
PSyI3/MvmzZmHq5EvtB/jgZHTgX4zaN/PiZdsJ7Dj+x58P0FU0w7CmoOx/SSNRZKmgOH/YXaLyem
d+GA+ptNSr2j/tykTA7KbeLA1qKu2KlkkdLoXIurrrBz1TRDZrlCjvPSy9Mueg2ZW51QWWyz3YTt
o/PBZc7axx7rhOQO/nRSwOHKs0skDmF6U8hL/G2aCePUWBukM41qs6fwPWMcoluhKPBb7BONDtS2
KRBJd39CJtfhWtY+T8s4FUx8MC/022gGNtZb5W95XqdyfHtb48jf5GmYcObG5tgRNeVbT4JSYpyC
h5VmKTrcBIpNazZt0FZSsG4KuQDz3ImS+8Wgbsabr2XKOTwAGmgBC6syGRmH8lQ7fxuH+SfYBvSW
1v3U/nD1HbAwDkNCQOW1W/3eO5iRW6rYvTIFWQbr1AZ337V8frIXsaBW1/lnNiKStneFaSSfXvkw
mrz0r4svirxXAseAYrWWAahlCE7rgw4+lZl66DQ5nJFbtaYHSLXyXrEzxE4E51HStXpQUzdp5hi1
NGQBCfhUSVnQuhKg78dv6wBZuSD7PBzILsBw1t6lnyAE24UDqCHlM9VTG2M63ZIAXjmvpOG643qI
2iQSH0SEjuUyh5qb5ho8WBZ7bPnMugUYzUGGNsxMPVP3JW+Ke5jHCcPygO1Oh1tlsZW7qhB6rEvt
Bpd7Zx1wUc61YAV6ffh31BPLPcEJo0cVLX7oMGJ8gyUUm7GvFE4URW8weFZWzKabCUaMeR1/wKwZ
fRE3izHejFBUpwwrtwEO1u2uVbiE/DhqkMTMbrrgm0wJQQgVU+X2k2m4w100Xhv0VXGbE7OgdM+c
8hatK0YIfXnhIXbS10nDAWpIPZJ06VE49XhnqgREKtR5fjMBQ+Bi8ruSyvK0wiGN+yBPWCWZSA+L
8ElFUhe5THF+ny6iZ5wR/Mp0P8uPEs6XEFrWzVIaRrGNM4XJbMuQ4kxvUU0ZWVQPj0He9TR569Wv
yw2oo2sGy2LGAYCejDFf4MNp082lTYtIiVBj9AMlS0NWPUakfpPX+isxfEjKFTvQiCYJHLxxFhiK
f8ahbMQRM4SQ7RF3DlJhiZMah/2bQ6llrojRHshMiBJC3SwfYVIOA+kanVTIj8tTxtXPt9R0MR88
hs8M40ZJRBPKOCuWaimcTgmd47I3CTVqKEIJB/6tLN8KX72ZNeUgq5RWGQcrTc+tpGhehoVmPoLC
F9aAJnSloUy5DUyme02XBzmEpN2MnEGogloXDEUroM9kRrbbLWRmBGgY/4TFAG3iWejITHqEtauz
4BSYxwQPEfeO1LuqCPut96QR3Th/lCNPWarvz6VpaHV6+xq3+bh+ev5wQlvREcQLgODBTB0Vjo94
IMtrfKXC3cm54HUJ43fGboKk6OeRTRpPJVijpIIw8u7T5k3Rb+8h9qw+TtEEv9DtcRN9rRertMhr
tPiqSZpzleuU5laaBmkbWVmRmz4bvI2GH0/n/AnMRbCcMQKl1EpBd30oz0uh5EKDEBXl3U1ljlDd
2+oLUJLy3CxpNpNi77QsjN6WnpKlIXKbX4VlFfh9wnkRxTbat0ekyfkuZFxRXEvGY6ETb9clZNLj
wtItoHg6LTxk9/Cox6AKog5Qql3R5aSXxAuF6qfRtFzbvpplrxuWxNP+Z7V1RjFBL7AJzlOAM3le
WDIm7wKaXzSVgk397hvELmxE1wKY9fe8mQXvcNTGzOaQlB/IMMQY5CqTLSJiy1yoTvjHfMsrLmsQ
ptG8JrJvdgfH/6ijuI2B0c5DBntEDOLMJ/Y1mngxh5HQR5C2yrdU41def63PYvsMbcjit5Lluv93
QVacOEptZe4Qi9O31fBiXlM1SD/hrJuypMv3aWvx+TmgSd79lgtQaEAEXFG62iuSi+cvaxCUGjWO
O7m6cR90w/qjfTHPN3nnH575HHbKdPbOZ3ydjPx7MMjy/Z961f1F/XD9COMvBITPs7gY+OthVGd/
5yaLsXzpyp1yI1oBX+LTdAsupS+2fLOKeGMhL9Kzkn5INTxJ5BwM9dt03fJLNeobJbo0ltojcPZD
/ncDMbIpxmD0/wcTUlve6MRg6VaHDVT0cMFcXbSPyGUfUPMQSJfrn6QGXWPtUplHM/fmr8oqBhrX
9JxxGGcxyNQjvP53a/Gxm2PDVD1k87vwC0v+0cRCrv4G2LUg0I5sKArf6XFk+nAG9LooZvFGjq/p
Xh/QbXP/khoNrueMznxku2qAH2/OUyjHBZ44+8ajYxB0sjH/WGW0QMG/69ES7lmwUXCjrbBMhkF3
e2CVWmTodDictp4CMPWICyXBj22qfBUALFeD4w1wMQDdxAY8TDjpjVPkPABxYnYH/ccvW9bMZrDi
eJ4ulwMvrHE7DXejz8xaEsPtapxwNcgjRNdCP2O3lr3+dr8EYFQ5dC3nk3BSKOU83muVhxrrtW8Q
Hy3GpCq6qflUUYuIrV6GJubIQpkX63mWzSkWzb2E+LAhu28L7pXyFoiBl7Q6ce2ZnREEIzFj6rnZ
lf5MMik/NkdSnivu47EBFTqdEa2gNIIb6ao/Rpj+7tKS9F1rYvTOv+e3gNbKOzs8OcVACaUW9tTC
H8mw2/qAHVHpMk2pcclW7uAplDKZrUIaOFghQeksZc/f5X4dOf1hI1Km5UPJf5rImmp8aKX1wUKt
5vcsIMyn7eIqEqZWlLttrwSX3XuNurGnOvddh58vNT+3yEjuvAMQ1j5Q3fp2Ptloz+bPI4LK5HQ4
5lbR0nWI0hFCm4vsgdeTPg7NaXyrKlAYY8YMc/mDm3z7GeygjwADEI7m5AWZydf2KjWGvbNNqW2L
I4H/Kg1RALt64wJ57292K/h4/r7+2G4IsreQnedIrFjmJgUPeMHxATbTgD1b0mWJIdv/gqvQa4Cw
uX3AUImuz2GKmHZRfIUZNmOuzvOv7b8bK8gfg5Jbl4Cf7fZYBBPTF2mZMQPjuom7GGgp4GXjlYaa
IbNvO4DWcw0DtS6i8xEPSHvWgJCaTmU3jyzMsJqN/MyE9RMAOZZUhEueDAJavxSgXRLVXuAXm+bT
HSvPpihUPxfecGnYef0z+G97tlUUUOscOBr2eTazhUxNDOHPitGQ+z8T92Lw5fvL2CqTL/BTihx9
2t5VWqkh6eOL6vXBr5Dd/PgSC1YqSKWt+g7unTbTIH0FGUeAtSutB0GG1htzdFHygTjkpbyeKvju
xF9ykAXQGQgdJYGlTOGfPf1qvqieUbLP4pDbUdBVZENf34Rc9ZmdZMmOVvHaeGU3rbhu3b+8e6+3
SjHRwrs6BQuTR3mJ+Esrm8o3pY4ukH8MxlKJFRO3yUDJvHyTxHm/UiXeZR3+Oy5P+ZlnmCpqkCOG
BNp5KRhmv+4eld98tJbSkCDWTX8mqgb5sAgLz/IhcBqLcqv7c9V9AVyfmyYoomWcynC6rKJmuhVA
h5Bkvf5QiBudQw3qnv075TlEY2k8P2Wb5yaIzHy4KjFA2wvgumPDuHhCV94jieuw8B1n2chnknKR
oE1kCPeT6MGwGoad07AVbiZ0xm1E8DFfWWNrlboEAKsxsQeuHiQjmFjijUUolg6LiGxFIrlJC416
irAZ/DMuOk9cKZzf285FAFD+rq2crz5JN1er5Noyft7rWR4ajm9arRMmUGJqBVCI28gbPDgR35Zt
9PWHDkDPSDgUP6Fj7YZ/Gg5WOICQLQ9LQadBJrBsDPNkzgTUfZ3BcxFvFSbHoQCEh9luYXbITANG
zMRyxiGIIZi3mAmGwTXc+r+fHWNpsNCGy2SqOL3kvFQa20MkKqWUrvaBnEVUegSG8bUrli+SQVJv
o0ZbrkieXbHcnl/8IZCbUFjxsX4eNjZCH8zTdZ20rd05v5lE6vQfsahqAM1XbQhEMQ/SCLYll6Cp
Hg681wwoxIN2M3L977EXSVMEP1a7jvBZukhvvhHuPPq8bdjPlvJ/2n2JFy9uwdx1GE9MnQF1A3bm
7sw6RxykVEs4yF3IUEcFzLg6fSt9inTgF/bHs6jijQzIMTs9mu2+Am97wogx0/KONtkEPooWuysY
ClDcLiWE+rdfKMhkDnHiiX7Fyatmdsl/ZF6e7JGuVI7ClmTBCa9HZ6Pi0BToL65DJ4Vw/JYEEpwE
9LGr1vfB42mE5wBe8TbooL6P9qxcH9CT2ueKvGVKDE+DIRksZOwbd0JfcmI0Ye6cDE/xCnOgpuRz
Xexchi5c9ghrl0XhxggK+vKI7lBlFsIQmA2ZIUZoB1JRiCxaNnr7Bn5PgdnAHFxA/bIDMoWB2pID
uUbeap1bQHv3aLCX5POSI2L2KKDfhRokOjIP9lyk0Hz0eGT4qFQdm9Iw18xOEqjir2sM3OkS1Mqi
hyYqVD9geVOKKYtEl3UTnwAwG6k2mSqQ0+hpoCpxOWR+U2nahVJYSxbbwdmnYvtUd+JbKQA+VGq4
z/jXgM+KuxIdhmftXCP2/LBULArvtUOINd6n0M60R9Cct5qb7J7u7P2qBT/kCqbCm9G9Ap/Z5A94
d38Z1UrK8T8F/2Nuf+S0gh9LguiXXui10kkGcvBun7+chcF2Jas8ojHaxovn5WCVdL1OjhsqD5mx
IV1amVF8JLE50LgxdGov90LLw7VRqI2qyssbXXju6WO1GJGFlQz67Yk56q8K+G/wPkDLzoTlryWC
NJglwImMHyRmBQLqiGSuu6LshtVc3fBQMyv7YdXdfPPGn+V5zlU+5pLS6WdImlHMKE3ha8+1z75J
eJOitMLTARSvv6l/sQq9t0FujwMs4mA0RHcEQTdRlRbg5U7b4xnm9cEsqCzgJXqb/HaJoFWBl9xy
kMdqc3sP1eP//DQgMM2EKmwDLA8zukuPRh7WkTAEZiy19B/yrM4dHWIhq80nONT3vd5Kz5cYmaeB
43i2qp/ecXLD+whMVuLk1THi/t/yU0EpoOjda+x6/1YVnmxWEU22gyg3ageDXCaaW/v2ONWjI9Ab
lc8wxOez7SQTWQCqYByqx4i6OFQfFqfH7GWY/2rEUVgoSPmOwKfwl/PyoeYkQunLNmNY9BSEmSP6
xJSewdBLsotRbpkZ6LuW2b+l1ht+wVb5TRd94px0V4b0e2Ox9kANpC+Rf9AmvM8g6bSTeKi470by
GIu9AP1U+n/eTFp9LnfqZ4Dumf17EopnZcsK5qqSqSAL2K/nPBshNwdVz4gIac76FsFYP9so6UeE
J1GF6OtSO+o0kLrc/ctl1u+G2djWWYOTto5mAqkbnH6tX4snZhAruWNa18ezZNBo45gyPquhcBX5
q/fjTh7n++gB8UxdhatkAoScxvhZUu2PyhJMshWDRDQrmwy8fjFbIzuohX65zJiTi3D32YiijIE3
hzeyOciDEL+u2BrqFSeKj+yeILArcKrgD0PsKf5xwi2OZpirKshW7tVMRQTNNwwPUfHeCaaNB2iC
Xw2DBRD0uhtcsbiVD8whujz5XGhwqqund299hd4iXo/37ye41m/Dx6NAKV94WmRoJg3o9RRYyMq6
iumRPqgqH6/TDvZ0snNQu8SG6lUQAJ7P6xH3uWwoTTXHjflnb1d+1mzVT8pz0xi7a76dBTgGJEIA
1m/Cf7HwQfsjSqKIr1/hbJC2EizeESnmd2mOm9AbahjdpPOjKm4UV25tgdgjAIq4wsPtmZPnwtm1
fzJeNtrO2NzXEae7s1wIDCq6vm0qzvTz5G4lQydvJi26O7N8mVrSSwZGLOLk1H+lctZz8+dbSk/v
a6VzozfVkdv1/nIp0eGaixwyu968Z+CPoleTMTeSOGsNRla7Tc3wWJomqKWr97r+AWiHkTDicAjn
y738osCssv7PjutGLLxWZozbw0n5n+HZ4FOXm7pAKp2pIgBCHy4XMhjUjcCeb1+VEUcFMwmTGgu3
9OsQjz5ehK1nr5YAZRX2c+Qw1FpeF5fzF+NLW/V5D5XoAYuP/KZn7EMssv/JcImm3kTrLL++nCV7
MxST5HukMQ61+4Ojg/T/8AO2r2DbwNdM4k3979IZNHnzkE+kQ3WjJEuA4X2isKr1aZ31GNHoFELm
B/4b9e3K8kB8KktzUmSrcmSs+yV9zB8TrU9XG088Kpzj104SkDYxYV6Fl70DJTncKw9tzGY9p0a1
OnJv0opwF5ILkNnH4yeJcL+HU4BuT77Uqun4kX4pTW0kAPD2w06nwGwmsCzhTPUiD2nKdSY07fMw
WiNBqWjNS8JRv+4bzZnCeXMJtubO3TG8xOd32Or+3f3cEzP5AJncczSKfNZL99qmrbWYlsar4px/
D6vzY54S6ssBnwATezLJPp0Jafd4SGKB17gB38ZHID0o3fP//IS4JnR03aAzbDf9M0S4XS92nMg6
cf6WBtIG16Q2aGQ3BW/YkAo5cTKD0ZJPetWiYu+n4jX+bSCUMpv/uVSmTvYC38J+E2+4r3f3aJeg
84aSoyH/d33szsCJrTD1a4pMK93q0bgtJgdhfd2Onq4ME8x2o7RIJuGH8VzwORHOoahOPxklj8jk
+5FtB5bozoy5a6TvyqBmpb1pnXek1qjaP1pDsnDIpm1uY8Rn+/EHDbdx96ZrXCvKI6UjxY6SvWdW
oDtHdMSHmCn9knWHaSXfl6abRawAg8gHwXxDcy1sptPXhl05CPPMTOiySGeYjHZLi+Lkvxb5YVxK
jbNnyTk4Uchc9eypL6Z4XqY06Ce/fl9A/MKwU0MrfFnXHbOLaWzJwK0sGTMUDGlBrKcMIE1AI7+X
V07Q1Ncj53INcgkNpXd/SX2MlZsq2jxRzv76AK8xi9tewh5eEFOB6HgnK+efDu6CKTeoPAGeIDeO
5zMAo3TrceyU7UhELFP/iV+cOGYivARe94fMIiJ6W2c+ue4pwlygEx8dvALXnR+44DOfQBHi2+bO
M/RxdVSteLoXcgUODJCa/NZr08lboyfXVGrVYGNCqZUrBWCh1Gg3vLpP7yoqaDYzyqKaB6qrdCuM
+NvLRNqQveH1QVfur85ErSBPeYHuZw9WmvG3PWx1AXJEHl1V8TmLli1qyIxATM1JCbVRVHlfxIw8
VRV6S7wqOTln16ouIz02nTFEkFDUVLk1eEe99wjfNc0/N9k74TvVPTQbE0YnlAZk84cVJ1KOxsB1
m9RM+KLu1JMvSLvn8npRCJP3qdT6xxZtwi9Z9JHvnh1D++hfaWfUYl4l3BJf7rfSRmX0zNM1OOrq
K0Cy6jewKJ7dcVKTT4Qtnd1D2VfG5cM5scjhDZrV6uoiRUwiRcRtlG5xwg+TL3Yf4k9JVtzgO9SL
M95YAPU8AdC8P6e2x/fNZ2pUOfpUSCPKlZ9GNDBYQMTZl7Tp6PWkqQGcNlP03txcTV94C9iIXKvi
C+AddvpLBqSS9/Edq2ikZ/YZbNB3FVCY8Pbcdx3bL8dy+Paddk5nzHX43o2MfdePySj2vCR2/rRe
X7XKhais2mn8YOH3QQGKYLQ9sthFStu0lQlqVvvVn6OFw/G8YF0rap1/tdnKbJpcxYXIhZERHHTE
xfcn+pRq7vRjjG+DRzjPu23ezgBcAATAcqPvfN2Rt7mYwBF8x5mdEuq3rwjErCgPQaWoV1ucOSxv
OPYXVigkh755yjitp4cnxnrbe5vLKlAnBk5xXT7EbMzAKdBuFbjSnQsTgtP5viKuL/p8XFoAdnuU
eCVX3qX6a1KXukhj6Jk2qdpz2bsdwt4+Rdcmz3tbBW+dLt+IQ9NDnZDzFYg3gQ2w7QJIWcAGGQwq
OMlm/zi3k25mGs44pIoY9ezUHx79oPH1wTaZebQ4q6jLhQugLHRyEM1vMRwFwY/Yl7tsENcB7VW2
u2ZoERND3yiw5WOUmlldvSD46wS6RPXOWO4fLuok4iHDa6h9buCzqqDoQOpQQQ2OCDHbSlAtNXSu
Irv24EFkYWgI/mFM9Jq79kYFNMmQBOSx3lnFjwllGzQU+QOyUV2GqnJ22gQ9pwn3g+6ttI6/hDTt
uyPSzkdx9VmcIBzsazfE1A82hEO3OdXcuyVhwhnaBoxhMpM7itsT20Xyi4ufjmn5/Jkh08yUIPs/
SZSH3rmJjORn27doNszIGhZCjSh7aTWwc16gNDUbMuwzuQQJKgH3p9PVlAZ+RBGVBmUIGUBmybEO
tlPhUt2bLHjf9m/gUONwywx0WyMTccqaL/3FSVJViGpGcCrQE0PjfUiNc2mh7tnaC+UwIAAC/jlr
4UrKOozYdFtNhGRFHGEXOadMhM7/vyP/3cghAb8450ZkLt3babxihaj7OCyu6Fsicr0gT6FLhQ6L
IrejV0YbD7HD1R+m31aOa0jaI2GinL5WoozNFw46g468sXJHWMmxViwVYHvSwdMLbRCQgJ5pyKxg
fN2wl5MNBR63kJhqfAJXOueQMMgGzAXfy4FhfoOHXeJZLJ3xUZ3nFgxll7UoRmKdexwvat95jhMO
6g57g3WPGZJu44dffWMKP1Sy3FjXk3q5r2eMZnZIlXeseAZ+nXWQaB08SIZ92Hux9Kw9jMliX8+j
YsIYdhr9CtkFmhgS6CF1ILNEAq3+v+sdBGTc8NMJNUapdvFt+0htVyvjmDnyM5M1EIiFbc20bSsj
aO8Fhy5J+Vlep5sZtlWCMnmv3wTPvKvLKq/RlyyJKZGBSWKL6otoJDk9tLttOFLhFxSVvZSacXn6
Dh7uBjxEn54WQpyCj+vdbs3b7ZLDoBsIsrHtv2qLkBnMN+5Q0NMAH3UGj7wkMuN3Pxi4YX7p3CDv
L5F6yVl18Is+4EWzBkPqe77MG9cu1D3FKlH62GmYbrnPZXbFSO2u8JrrBsrknWfGYVnfM+Z9cpDV
+qCA1ePNqgHv+jvgBAQQrOkWk1fbE/GbkoZOUWj/RmWsz102gPwo+as14dXkqvB0QvL9cvK9ugW/
Od3ORx4M4fLC89I1QuP2wSLlQ3mXCMwB68Yzprj5jMqTLo2dU+3E6fozVPvxbHt5S4eMB6XENUex
uiGrTxeAJ7oQZPvwLiAdX19rgCQ9UBzTcMjYdXceHbnOOe3RIAYk9vuwU/+u+qibMc+kSfY3HJpK
YwseqjLIn4cpRr8YhpBeGe3UGSp//wmO+NCBG0hTBemJG8ZUmBDKnxpLH6n7QVt8/UTBR/VtQkYb
uF7+zEM7RVKP+T/QifR2xnvHxAP8ZMLjuct/cA6pNn13rBwmufoEJ0qRK0vvFH4fGz6fD6ILmhhy
PVJjlYU/S0051ttmySRlyT6OorI46ZG8lTHafpKf3VCVYajEF/6gCaY+l5aQZb4rjjAf7oHxs4wa
YPeTFTTZWUurEVfFcxzY5bNh7dOEL62OF1XN2pDZXZQTs7bTjd07rVKepXz8zm+x9L4AeMb4t0Hj
ycYF7WeBLlAk/YMkufhMsXPNUWCo1OfwhQPGczeeByOoQYhUvq9Sb9Vitmg7KjLOZ9pDqtlnmx6l
LPXkBUkaAYcAW4H8zA/YqrnVkfbUeduO7ZcyjhwKbw4BDEkCBB5D942H/IfWPQwz+7/m7uBScnJ7
MsVhocesla1N4qhaIk5Fz2V7+Tno+6k6xBY5kBd8YUzTxdVkeEmraCCV/Yxagcls3xfN6oC4ShJi
Roeq6V5Se9z37GHzYUuhuXSny+M2MfEHWW51mzg82GtKx4GlZd6KWrm8fSzMVa8+3rGXeqFsAWOI
m0TEJNfQhtiqrHraQUgVNb7jTonrbT9TRrYDdFY/C9ylULBKwshu0pUZsTIkXqC+xpObiBbjchJG
uY9ea+luoobxEANfi5g+cgIlJrcvO9K29YU4gkqEyLfdd+y2iY/f5Qsvr0yOHvxZmu/pXolQVRea
aNz0you7T7Jc/SkvC1SQYz0GKNBTOZfFu/a/k/PwRZFiV89WwHtaDSEnEuw9LGVgAco5MqQITgo4
SYFjrTF/ra1W9Eti8yPqYFuCCSaR1TSVoo/vgS12tLVKdrxt2wvZMAgyy4DTEB1AcOw1YmsZ9dBe
XdHgZmRh0fv3LuR3B6g6MfATPO8sfNeQbIrQMifb+VQ6y/8Ebyr6txh35eeB2l2JVc7oBLkEnysk
enZBnK32Zm1+vvs/89tu68dQKIuDZlfy+2/xZiFLFSPkr41/54qpEHgKXD5DooEyiBwid1T24lP/
3iqhjpy0k15t1nh6kUSctbKl7cF/VGKw7KTBx2yxBZIeMu1gWhhrlnFrjgwuFfDlszwPXlloYnCD
7b9gI4ML9XVKl63bftYPT5joG8yE5m030aKKNpa8UkWTPX7GFlJKfmfKAmU1pFoyXLsScnBgimKT
PEP3RmbimXxjCRFOAXehOM+JCpTPM9RCkku1Qv9cjlBPq/uhbpYvvNvp0rIfz/hqi0AJVYQVQX5n
ScrE5Ze9Fmd7UJ9we5wDGB7or41QIaXrtI4vS28xiZRXzf6KbHST6KYY3Obz4xbZsy5Y1R/zvn4s
5VuSZd2GKy11h3+VWaLgFsaisr0Xq4k5ciEnN+8wPnC8UK31FhAmEYJRhZiCseUIdp+ip5/bHv1F
wykXoR+o+R8BU9Vl8Rd9AsNbPWNx1FyLjVV1DDyFJZtbcmFhSGLHx+BioJpKGi81xpbCYmH2+pAP
8POClupMGspO1gGn5QF695VUdqX1HiFuuhdEUYeAtBSsZdkctJfU+UH4P6uMQrtyUjdynnul09pH
SMwiq7OB1fCCpYWbSC9/klxd0bKHBeYRvCtTsQVFP7/jHGZ674BARRmGBfb/OTtvN40G8Zf0wQdv
g9V5vrwi6Rsr1i3XwMB3RKJX6FgyKoxbsOINBNyVnNrM9yjpngzZ69s0N7t2clDBwmJWhTubGWdb
reYPQVR18NESgHKpD0M2Z3mTdjvF321zl9/Kp02h3WlPwq8FYZUV9wUEzTGaSg5in7pIrZ2K615W
iSGLX/03Q9t1dUqTCvuhP2j7fSbS7AKpMBgNvG0y6Lfbnzcn1hpaOQKQSYUU4xGx5pHWQSi6ZeGp
mCxMeZyVTQAe5Um+SF//B+wdWbYZdvs6nitUdSyDAXs2pnrfyyskddyYFi14Rw3IUIpXMPEm44OI
4lPZKGeMQvUSTv66quVe7FDUdxjJN14xfA/zvfktQkyYzDW+/nomE9e5xwvf8lHjRdFZ02N/3/nM
XAZKbNHPL+C5roeEweF5vaesTuaTctoRz1FhV0mF2v1Qnw+irlKdSEq1NQ+2TxrsqZFlGeZe3Zs+
8e9a1aVOoAbHRioR173KBUNJjaYSsCh622J9VvWu0Z4VE871XvGGp1rl6a7GYKn246tqtC++y9VK
+ytsmcYSss5ny2ARBJohlYzayMQllo4MybguYnaw8B7bpZzkHtXjEtxlbDcv0YSue84S4GKZeMn+
7sCx5q+/nKdSfrbELrArHVvqTzQSllB9TD83s0XSOge+kKFOmIq4N7LW10wuEzt5l2ib1/lTaSYv
uKVoxnJBuf1VtZhgwZFMCj7EjKST8CTc5Z1TDviSiGpE297v7/iwt5CJHx/J1aOqQdY2bU1Dqm1T
uI4wOXZN73p7H48FxLxv9fX1W0DDB284pzczcM6dqa0u0jld72RsiEDIzRZKvhrHx6b15upzkZ39
ug9h4GtKx3FQznzxF42b1CIdyUDuSDzBkhgV0PPRdXvfpknc/92CYqK/1tTr3KzM1PtXAXNR0Yjk
iDlyKa5KXBwXJcnZT7jQQjT2RjrmsNUuegOhy+o+EtLyBHEEvK6Zh0LIGSRH235GhfUlbFd+oFqd
rkPSZc+8nsMuc6EFfECi6az3ePE9cDwO/gkmDZY4aFGvNR9nJLuAcz3Im/dIMwFHAKIMWxX8YefY
Q5T6pk/uWPayHwjYE/QUq8O9IDywn0RPpfqpsn03Wf0Cxk0lZ+9E5F3ytMGDpLpBIzatBA62h5R1
Afc9N5yL08Byc0JKnCCGlpPqrt17knVTg8JmfeY+sZv/eE/YeLtA7LRA+YAy5QDLE8KvOFC2Ky/s
N81kNhCTf6EioxOxqC5V16XQslvyeO51tHbI1Hc3qIw7UjbaK1MqyzyRuDVznI/Dpj3azIRHXorr
kiiKLikJoFk0svOAi/Sw3FwbqwakK4OD64nDk5E0YU4Bc9+H0mdt7WFkgdThsxixhrx+U+PV4DVV
tvWDhRrZcnCuFFkFXoI1Flt/Y+9H0YT+HNkb8YscTC+ziArXAekDlNh6yLKbHHd+KLyuchar+6lu
WFS4mhQAtcAK8AR2Ihwy924Y3EGV9U0EP6YAXkgyDw3oOxd8s/B/XEJYFVIm+ialTvBXILPnWJX9
HDDUpIPqRRBtYqa1qNYnHuG676y735y2UKMuAZOkgVtUO0KuRAEyrcoj7I5C2P4S6rAUEhc4Efn5
SVIKFeJiZJLFFXbRzqFzFbYpbGd5ghQFhX1kXty2c0Y6bHhwQICdq7e/6/0d7vWj8t+XQXaos0wQ
DkNK2Ny9gRtBl3M+EKKa6uXEavxtMMdiY4DFg3KXcuw7ldeYuxN5T3L3PhG1J3y93fRf/GArCuH1
lzBEnGX5r6bk19Dzgh3612VY17/y9IKxgkuP17HhwWAIDeDHwf60mr6mJKEUsiEiyqSrThN9sLWE
8pq4f8a6tIlso+X/2e8kpKyh4pFcteYEd+gj+p553s+TO0BsmpNvcRrYoOLUvLWf7HWxT6RZ2YDo
iT/YYx4yZBXj4rq2Cj6f68QPMROoP4x822LM8K/vD/6H7vBBb/5XzhdXwfgoPk0QCtdI3iHj5omY
rgoJE/bFxXyLg2+m+mt4b/yR7n18UT3U0ugEiC256bQKwhsGfUxIWGfsyQKgKhk2OLpgBoLwonWj
8/X2vhOAf95ch3mASaJzSrCxcNLUawerPU3K502xivdnXiSDpe327OHQQ20d8ki/MWlCnufKcc1z
G7S9oRCRd80QkMDIDw/JK8+nPlHf8+5maaH/zAZR4Dh9PbdNGKM3tayAK99Sj3oo4D3xUdR8ZLXf
CMKfZyvevvTes739NEqEYjcxI7JjcW9A/E9J4nIf9aXCb82YIVi3sptSUsGYPZBSXsCFMCfuiBAJ
Peg9+onS3HzSx/K+vZwJVyF8H6vj5K5lX7lYtoQcfF23Lf3ryNioYY+DI3JUU/bFErMEDTal0PjH
za38GAZgYY7m3Wkm9BGuzklXjN1Cdvq17dx+YKGBOnIOGgcD+Vw6EyaGje8r5o6qWFrh+k/2xPh7
TmUREDTHUQqP/xkCRb8dBL+yHMU90Q0UsNi9GXJLR7j+xHq9v5paNV0zf6bR+u4fk3/tnGSPOaLk
jyUVwGbyXlPMMd655oIl591RvPve/xa0/O0xfrPcNIhpy6ywbJKjJ7tQV5z1mtFBcBP0n7z8xcFw
+HqRj/EpddhViSsaL46cY63YVWFpU8sU52XvMy1xLcnwUTQ5FNzCZriHzscbc8wD8lPcMVOEylEI
JVx0vxhcebGk2RJOg7sFhky6D+FEribRLwOXjfw57hG/jz55tyubd2f4TYxebbBfpAgV1BI1e53l
Z/6bbjMI/BQey9HS8ZfSYo3XhVImNvvuXRXT8RHREvk1AHOEbZw225ZHSWr4fMuvav+JOw2+gEB7
Lheigd2u/hwnOB/6AyafyIxCHQbKBebmaOd6FMlEbAgdag+IH9KfXP4e4Hm2HGZvjgdsCKdvwsHF
TSPDkxAhtGLC/7xO1rUOsj1zBIrg5AYUcm5B48PKDAeuXN1g8oxqQqdo+NKQSzs3kSU6MRykZX0D
UzzkW1RacROysLmNQUstS9+RVwC34bHqyeCSgVRUsuf6d1K3gJUHOCUDfRY3zzrRHgju7VRhAnVQ
99J61tYoCt+PttTx5//p+cPh+ab2zecGrhLo5yoC9g33idzqXq4/2Ret5l+6c1z8htEauEDGu5YA
Z8uQ35sNZZGLekKzd6+K+tSmnzm7sNlS6YhdmX8UPFYv0ZsebjpAmzEuCDRHjr9CDCvIls2dCw82
fGUekhDb/BvkQF4Xr105LN1jswrmJj+hnE+F2skBpelhZXXgSM9DJ6NHuWpzlJxmgx6ZLF7QrcRX
czEE1gVyMeR6DCnvlEO7h/pCm+9sq+8KAtydWqYg8QndrTSgBxD6xRS4/c5GT0Nh+GmkrNtlum7D
7HVcGdTrOfXDA9ti5Ct0vMhwzP5it/t4g1vCGpdFIJwnWTGkLzRkJKP8R6kWNcw4J9O4kYiEWs/l
M3RMeYOI5H/RmeB7WcMfyAlLv9vEpHWmloP4kUxK4+WprDkJe4NJAsRKOJBYId55wq9zeCRy5Zyx
11mbyVb2B9vpp3s9ApuvW7NXVSIC9vcv9Tr9vpV9nQCAHGKRfGt2b1A+zrcPhA7BSfb8YoyHubW+
WOX43YO0I5/iuxQJGR8Wh3ow7TZ34RLN1swY13j7ltYzc/OJrCeN8pgegQUzaZGkD5OQqkzJoFzk
8HSU3J7BUB5LnMenpUR4ow+xgVkvBEzPv+XTvOIQFSq1Vo94kNKOqfu/ZK9gid96w4JKaS+2gD+L
LNv0TDVFsOFmcxBpVQ7W+txj9OoEWeqrChIKyICHssx3haWcft2NeurJKPKDkJV1dxrkuuJMxIq+
VmhZR1Xsf1vOdMZHgFgpvfKVLdFqO2duxPhZCvU9Td/ZArUmTUaRA0PqK59l7WeX5V73v0/AqvXZ
qdsuzzBQ0RBaMk4cvg+GybtteDP/+NFBinsHC9CEGWzD3sLDgCTC65WWIyzBsx0+9vaiRA+lnXl5
7ZRJQNPzWZPt3vo+mf9JqJONSLAW23uDC6cUL7RWI1KZSbn6iIIYekdMtNxmrn9j60ZbaqRDJ9Cm
B2X8GTF/+cBR3nVWaE9zgDT1Zo/NjW//P4lxuzm3vvhj6F956Tm2ZwQZfMLJsQuIwQcWiVTWJPAo
9CfqqqOmqtWZQ49NIHvH0s9mqJxGraVIXnUg9thZ2YlJ4WXG73Doh1MEYXZJYU3rlG2NrR9mmyTQ
SRTyK1i2aazRLakqGASKTGZnn1OmYvndoc0OD5aEmqCIBIzkLcthZ0jCQP0eEKCx8Jiv2Yer0irE
BRA0ZdEOHG8e9DvmJ2bv0rwiX2hBJXU/KYHHONj7aRITSCvGaUqX7j2azbkxCKy2QeWdWrP2AFfg
glVW8KBFRa+C6YPeebg0QsVZPFDvwfATqza0MC+5oABsWo4R+px07IpTBz+e4aGDw2vzEH4dkpni
H6VHn/G1aLpdRLbr/de+BF/fBtBSb35L63x2zKjj/2s4PXs0ZyxaeD+MvJ4ojO7DW++zp2oFyWV/
LH2QVo0JOUVDhrZbsKTvc6gFOvV5FcVmzWyG4ouTj1hRu5HSI5G7k+Mgthy5qgIPyHD/ouEogHOf
+9c8MaV/BIrBklHLbuaeJtC3LegskVvybtXv7wpn3C40BzuHDUXZWshVNZ4xOFAwdU1DEILkGtTs
MqE+S3h1opcBgL/W5rQsLOjUe4aMk/n3WsEjPPZ+W/tCD3JNTXeXjeioIiiAUpFHPcBay0eNYyUp
lbkMUSBs6pMNZdMDpyGrcOmBkRcFZ7cR/oNLz2FF9sgG42RCM2bjkn1dLf9buON9A0OfOaPwxML9
1vVaWD9JbPYJYU63n2coQXDy2W60u/YX76JSVlv302/DgUAI5EUdcI3lbXv06fGc5DoMXWUeUpfn
J+NyAQ7t6u7HC3Fl9dgj42YhDFoay4WZ7kB9CkZaJjoCF/H71unwKlMlO5j/uOkMmOHh1T8agkWG
pvefXdFuLGFB23MquE0U8mjd6sDK95eExHh0L+vA2PScEysxZZ97BsBFF61PPWbeJrYN6buaCcsN
IYPsX5o79pjnlg4JwnsTPoqkzv69yD03jtCy40JAGN2XCKtX/VqxEO45rz9kDntTBiwx4/4Tf+35
wpJHRAK1Zj2c7DIDdkgx1gAXma0OaL9N6MgI2F+ByZMhcWS5mtUw+m/V5JDqUTS1/fm6wBs2U8Pf
LAUL5hc4oPTSZsFSPrEBg2aYdhUFZz0vn29sXRmTt2A3KTexa00rE7PP1rPdpgZjoi/vtPCD6ied
res7PwoGG9QUL9/UqRXZzgsIj4bG8hg5TtPKoEY30Cane5UaYsPe26P5WwAOISidL4O85e3jRxeL
r9yY27GlymfivneREgCcp11QKR4nouRU/1AAm+zHXt+kTeKpTibXOakEFCKXAy26niT5lJibKaJ3
qp7FrbZV+ePRBrABoS0l53EsPf8o52Srl25g1hDDJwIecr1VrLr9Vra8a+9a7LTaCeMksErLRfip
hE7F3ZDF6OTjIx/w2pA6gLz92GXLYwt0aHY8RLevHpByfOEqi/2EANehAQ2oY2yEbPtZ6s80e8+i
PX6nfJ8Uh/30GVXCZwJ0mAl0dBywtzFX9fcEFvc0ALCQCAZk8OFWQYHxh4UPeYH0elvvVptnwElo
dcW5qcENsx1FHv2KHv5ZMQfWLREaQAP7hgnzQ0r3g0hqlI3AdZJkq+3ZAG5y4taKK8lKFkPuIHXE
JIzAYZQFZMbWgvORPks3w+INB250c6mBZXayuGh0CwY7xLRolY/LnvTg+GJQPaG2XK2X9ciusZda
7QmucYeSdTi8GiDJZLIYfTO6wHKZA0G3IoUm60b842ZNRD5kYWnmTvu2F8dLEintuARCLVj823Bn
3FgCR5Od3LPPmGCcmEADnQkqXTH5MDJHbIUFr0UcCTRiBnCcB/d7e0bV7PuzviGBeCggg7MihMAp
OBVXFasoWYdii3uP0rC6OIaH8EQ2wYWaLVLf2LX5nJZcqN9L9fIh5ncG6e0qwLrfMCu0qMd+Z+gk
tw18FgvViCE2Lp9If1aHYclpc2CRj2JNNDIqh9WsnJGusLUcE1/ElYisXeWj8psNw6UFIGoxdYVC
2bKEr6ffDIHTQ8Bx2NGUCwq1IqWHe6u1Xc3lJnNE96cKUy0cRHnCgmJXn9J9AZwwIoz+VEtwXz56
xj2jHKsX08/IKMzmdxov6ypCaP5MKUUQ780SNxKY9vKEtKDDaYvVcaNuWUDvNoFqEBlHGhkp3/Tb
GVMXpGza+QD+Wdijfx5oEX5alXWShQjoAFgdw/TYtor4Px86ETxLJP8A2MYlxRA6dedn8CXRKB5C
gNvbj4lT4piaQ0vkDUssT2Ehpu6GSYYuPMh8pHlGIfeauNOl+gZyRBKzsdczFgCivfnCeUL7WGj9
rMLzoemAyZ3l1FltQvHp2k7EyNS96ON1XKq6cRuoqqGNnA410ttiJQhYHzGZmCnYDITfevcgup5x
31+pRuEX8ZqzfBmOWkeGyllg5wFZUKsAkgerO2UBEFYSEY+zyop5zy0/kJ0jPUcRFcVsx3j3XgAI
IwRjQkjvdUBSnd9M38Jdj2AIN/33zA+asDF6eefYW+Ua95xvLu81WJY9suQ1bhddCs8wkIBd+yrI
0VGMpWEcJdmrV3CTnKfV19QMBB0RksSEGZrPt8iFZcCqD18HeP4mInWJNVeMCfOwSESoQZ3PNLr4
/r3Yr4l1GsL4EUuI+HbDqm/PiL0WwTxM7rNqSMsZ/Rwwe30J2MMc9S+Shvpeor0gLoNVAMtBnc2+
bVO4AGfJLy88TG+/ruyW0qGiP14splYYk2kmpDkFarkrSDhOw5PIdtHBZDDMV+eaizw20A6HEzt3
AnMxk8ipFPWfCx0O/G72xXYojgJh4q8JCcaiSiD2QQMzlnEDClfThQeh0664le89PD7XwWeDfBYk
K0kCS4qLoZosO5KZCaNUrLjjw5gijWzxERjXv9kZrg/NkQDgvvUgExQKz5ftZno8+IpHiyW866F+
5od4xUTSDu8osn7ocCLAE+BCXU5/sx/tyvxE5IEZj1KYvk6t12vx9/D5x8pMljj8wRQto/6i2xkJ
oi9QiZI+rJW3h883VpZUNF1sfKIpLhRj09n2Oc1Mn08NMw9zAHzuSlHeLMO/9CCRqpuRJxbRFqth
rDcgOwYxacnUuNXc1VxFoKUmv9/Qa0XQTCm/zKmDmSspkRmWfnn9TovipfUJkcFqV2rA91XRC+fc
Ofpa+0PzpenuKU3nSrG/iOe4ZmkAseMndinPPwj/Kwv0ZDyE3Q6M/0GSQr4PYo3wHgNB41lpiLWe
kUExojvrpxUD/y9njmd6scFKl6giOY4mJSS9BDuRsYNV19fFEL7tPxzDN3Osik+RMc+JwfOvwJz0
dRMYeZBoGluco6pjNU6FfJIDGRabNcxSo4dDQZ1vxqMnCbttnBLN3F1BcHwL4SsaSv7l/O7r6WOK
7gXGh+uQL6Uoqwzn5UMbg4xG7xkolx47zmyq3A4OLXQN/o5NchU4wAhX3+prEtlLAEBbgfPALXOg
wKzDedzxaTtqC7i9+u1UjMC6wlMgkpHNI9KSCSXDh/BgS5bBxcW04Ua/c+dMoD0ocgdY64oJL4Lp
kU4yNfekFU3J8PZCrWHPBXaP3yzSgKfM4C7W549nuwrMA5Q2EQjV26OLt40Q3fVasZUhXpLSbrqs
v882JQvGnDyBVikLKnGVvYNgYG8j4fGyLs2rNibN0wxEKePmjzKy+JhK+ZFKgiDHbldkNz4yJ3DR
iAom8/DjvwOObDPL14jmT9Gd2K2RTBQA3qTenKSL9a5FRxTeHFg8PmNOsfm7Ovy8Px53dDf8cB4b
nWOCwbhBgwKgpfjbjKvNy9o/k3str13D+o+OqKFbrUnvvOc2w+HH99F/IB8rjF1HCJS+H65LiEWj
E0P2toID5wBQrW5RruZJpYhWdydg9nkwEfSG25u3xRndjAaqTUIPJrFUW7tYFRUlU+im0RUZBAjK
XpbTXdLuhUy+XBxTPR15pTV9SMXNHBLIwXLvGhBcrqSqNeIGgywLDS1e+krPrxVEwI6khC3+QAw3
WxoSNIXeTOXn4SUelEk2dYhNnb0jNMVUapPKSB0UJ+bSN18zk39AkvsC2pSc3fdeqZp2oR3gOtVg
voSwH15CH2tT3mdz7iSfz4aJYRyqKxDeo18KRuohVoXmVd5KIuKA+KHcufkiTv7pn8RhcIdktxFH
gP6LZ15z9Ogr7bstYeYINN/WTwQNO/FWs0gVCPv8+QSi4cwV9I8etYd/YrRS/NLBxjbjdTq7VDJN
5711yH5V87U7XcmVfR2TWaBQ/YRyLL6uBmyp6IaS1uKIKjSqVSPfa/0PCHla/ZmnqAeYZBp5pcHi
+JksTQ0AB0/pFNlttz6M/PD1Iw29HuksCGKHHzbpDBVT14jdutsKXGA6fP7tVMgb0Yno6PLD267Y
U5LRIddRz2+VQgWRdjjB1JeCIqKsgn1TKcOoYzwe2W2UZj9CWdz+GABX9uM15iI7G+jtF+FcQ1MC
1RENxkCCuaYb5gXurJK1MDaiDoENFMgzuXh/W7DfJK4NR6HNchaOiUVEOqSNRO3YXP5h70uPjejU
77qIIRAjnXnolc02aj+drEzcpRL4y5K6/vZb5vWO1Tk4N2PJdlpyMrviU8KOGjdcEMBBg0YzLWmu
y1ctfBF771TnDCpDEIqsrDMM7tKjzIbYvN62qRn+VMz0Dke66Ky2wO/Khc4oQuQ6P8scplbV6hhw
AkcPfNa2VKpbsqsEls82dVsBPHV7UO1Qs39wz1fNPAyIGq5s0Ot6lhkM0JA+ZEVeP4M0A5PAmh5z
MxWkhcUSKMxsJWfQ7bMeT2Jm1J9HIk3l5xfw3xH7nb5lzOuayHtP6Uq5CIiINY5t9CpCgVyYs+9V
j2qqLx8rEf7ND3EHruSxHoVSOwLGm8uI2Ycw8EDQB+STeDlGOmVNwG5bZEnokvY2u2TLT6sPekRq
mPL8V1Fv/qiymsqUza1LOYqm4tYNGIj3BT/2d9Kqgt01zpJh+ydUEPJGdL765DSrcBwSf/HZHrgr
Ytn5pEzj64RbEXzvRyvk37HhOZxCpMF/7Wr3bJY2/Ep/7ChbcYmu+SWw6tIbyeJDmctGBoFxIRb7
8XkruNoBicUjWfW+vhHd6CN7CL0yovCigy2krVIc0q/a70EJ1DgqfkcvhkqDVVZZppJ6sA00TeOY
4Y3jXxRe+OeMmoVvvrTSuMFqQLUI1FJNWkn/Sjk4L9uf0BO3s6ad7ei8dBWj2gk/ezV3i/MJUuHz
A7vIOvFdBJzXvfVDG1G6XPNyLQB9oW6U5qNE+i7t0ELT+hEfvNumZqss7NBLpBwh9DnfJWpF6z89
hxFiZWUhuiyDkAp/jNmN6A93lgbmP1NZ02f+QEZFiA1mPNPXiT76rk+vfkTqkEChWD81q1e42/Dh
WJFOW1J5c0btEs9JK4RRulfqaDOaTAhG81uAi7ubVn/9wrG7Ivqd2iRtU3c+bazn/fQPKFwbe/pt
PMu7YaG3rhm2JOCmSXMebc+y9zVb+NHXlQ+pbI1ACvghm7s8kvWtNrUQPVGip7tBn6TpMKE3OTvW
XaHRdR+hVn5B3bShrsm/Si7lPRYT2tJxk3ZGrQkOoJmVnbyh0cJepRY2Dp7u21NfuyhzAne4i31I
jR55wsNGMfgaHLBUveIguZDEyuscHJF0pE8uVHOZB+c6MXIqGGVg5dVI0bfAKmJOxjiXyE3sESoe
Ju65vL8Vq9uXn27Bpqk63LLDP/xU7H9D1A9FivNaBv+kzskwkeR0ZSaoEZ4G4cfR/LJfBxmPrTEg
GRqkVVsZO1H5qSn78naRvr+hk3BK7SR8nOVWcWaWPPOtSsKHeTsXSDRE+KST4t0AA2zLH+FeP/Nl
nvzOTxFMw+55ym/m2TIpuR1rDa3uW6NmDE9rSGoI0+eWOLCNM7enxB0di5x4j7jpg1N5RLUtPDPv
w/aQ/pWuUVProgfUxEKL5PuIM/EBi/kr5e/jto7eMJMzQtbaLZncj+fhFjtD0Urojx+1mMhm6tnY
ojZx3bWjuiff2CCljNkLFV3bPbbKexkggWufKQg/lBDzSmFI/SHrVez/sK4qnRAMg3yC0HolhMHM
DX9EFCqk0Tp93q9joMlnhubzjYFfr57ZrRAvhVutODxUh/gdhtQhad960Lt1n9RniesinK2nh7RP
/iMmGDEgOZtEUClMYKK2POxbZ8SInWnYBgyjzaOHW4E1IV6G5XBMdHm1PmQQe+8CeFZN6mPfFKZN
23ewMIYiuQLTz4t62W1LRgTIquX4Y7+4UWve23VyaC6JU90L5P4WPhtwh9/9utRtowuTukfBV5x+
VNXN2oYlSYS3mXlqn4wxPDo6kapslANdEIC+EP/fSAqFMi7BBRGKdfMW2YzdrCJbd/9N+zW6eucC
lD9KVoekjrUiF5SwBkqxQ5x+sLfvjSs5VkQ+88i3roV7e6ssR/M0ZaFg4YTPBRPFoZwJlUaBx9bt
daSEKf0ac2cw8tWG2SARB6skJ7dhoUyCb2wlcdiVbNHNNKJ1x+/CiL87GmxwkVOh02YJ0OxWBEPd
7wbfd+doB/99ifCEs7rY6l3SdyVuG33yJz8eQBff/PyxEsISXl7Jh3r2cnNwAbeV+Roqq6eHKtJD
Mp6Gx66lWo7iRWeJDSfc8lAxKxQpjsK1SQV6HHNZvKJoJgJVOTs6f/xNjOiGeCrRH6BqdM8u7kV3
w4RWrQ3nM7YH1RrguMMKBxedci3FcoU9qjB+C67fX0h0oxjJH8jgP6XELeKq2YLpUROgfIgTrZh2
UamuQkkz03ceLFfLoGxpKSYiBjX1WBhpxJyXYBgynAzJkep/P2waFKtfxpqnxFyqugZaAUkmIcgF
bR+6MmNRFznw4pF2PrXhvVMKwfxbZGgCDZc5s2cdfQU0LVPrNMS3wG5aBsZkHvkEsniA41LueKWQ
Pm+uGN1uzd5Ox+6i/gxZPVMr4NoY0y15nEGszf7vsuutrQP97bs4eFpei+dvwkMA9Sm4a3iU2Zpi
8VfOpVCQFfz6B8MceYR0thIxEZaG4fRsWseSbvWGZbpjz+pTsSvmd2g+/BAcEk/ljswZRW0nOC3N
6Q4DED1uiih5VlygXAFm3oj9Oaqr1lnlp4DsRonhs+lJPwbVl3Bh+UsZhP8q+7wt6gHp9LDOxWFp
A1WxlmREgNNzeDNP65mWbVBIs6yBbSAfPOffKLgIR3AQqq1YbKTJR4vKroxB/Ur8Rg1wzfqk7QLn
66QvysCJ73q5AJKeaAdVYcCmTxSwgPc9ohzlOAfhm3d99Z4N87u3RZUMMyOAJFuakyICP4Qop1DH
HXD8jRPLF4reyGNexOaiOqhlOw6WXS4wBWC4DkW6DvPZc9DvQypdJiJvuSfi1co0pmtf1KIV+QVC
Z967H2WS5yGQWfQN3fdEIEN6xhunvzzZELGzU2Bq7x+Xfp1nvm42Dhuenxb5mAt9n+rQ9XBUmN3O
GVZsVBO87Nj6ckTw+qOMBXwGgrZ2rIV5Cl6/v+WM+3wCN6yH+ZCD2kdyrHVxIMVeD6Viirs5YyLI
P3pD9/CX4l61UsoMDDHW7UBPHbCX8e/tVKUqZJIrTVkE3sYijKWJSwTt6YR4mx4vPLD4ae1e75Aa
anN1DNShScAISICTYe9HXtDd59eTUtiqLUoAifzwXQGL5BxfbhzfxqhlaKA0i8s9Y0SI+l9wrtDm
I9nm4L8VBBJWD0a/jdyfaLtGdJJ7uMZ/QY9X2Ou31a+wHkv07hEoId8tT85mP4w3tqbeKUGJez2n
ILimJExoZ91AWPAlvrAbVu5YSbe5kMzkkwLZE4E+ByTuandYFVyccgnmTYW2X2ZAMesG2VZgfM9F
LDNdlgdaq7mfyx5uUbulQWvRHFOAkcvww7EPlVZWiscinYd8UtEQ4wudTDBcYF75uNhW3kHNeVun
JeWkhigAfFMtlNsBK6/6wB63TjNSK12SBfGzmi4HIqFKePang8pGPVqg+dpSb6SQinR5SN1Ko+bD
ba2EgLHvYbMXdGhQ9dUlDh2AVTzOoJPC2B/uGq9uRIhOrnnJI1yEPX6tovWcO5f4u/xGgIAaM8g+
GTNmGMWAxJ0lAkiipVKiqBTNcfUVYJxRMetThbMipqUZqxFmd/xSa3fchrMSUo2N4L2GTyhLu47P
+VQoDWqbMCqM+uZ52ab+0MoAErG6Jm5BUfGuW6e0LSHnyZuiSiH1LYkcPFvmQqiLzVN8RaJvtH23
KQJ/pRxoCnsk5IBqhGJe/MWfCWtcsMRSjz0C6oA2HbMSBn55V8C9m2eoSTPnidOPiGFBwfvMIBA+
JjD3MMP9vTsHT16vPrCsujOLOQdzbk/NGRJZ9XueXQYQxbFdYbZVs2W1RwJTCtniVXSQYt4LuS59
2Ly9hgxLfVVMrklvZJhCZzT/hSv1xIOTWVHl2W8U3tqKoBrI4XJ5uKfGYEHTY08TC8TfauwgOXZe
0Op7E5BH5wtdpRiiDrGVfiX1q1LEpzU8JSHshV7GtixZoP6wS5DVl6IGB4wWvnUI6mWpE6eBq2MQ
mVKEC/WHavppvoJvq9LTbEV6m1+xG/BHJtdbKurkrHl4OgS3oJ4S2rDYN2L97Rh8wrLDY6l0M9DS
sDL4kbD/TyiH/MA3gqT6SdRUUVHp0E4PI++72Eiqnqy1YfNUc2hUfE0dwqNX70Pn63JtXM9XBf7O
5rFfHlK2/tbVyn10FTatoHFVqpLTwuRhS4tHDxd+1a81Vexm3p3RMXe7Z0om0YgB4ydLOFHBk0CZ
IIPJZzbx4BTAN8R2wRICzhAJ2sEdHfMLdR7ixSLBFZoX0oAd7Op1jA3O7lPEBWujQwU1/l1zWLI7
epRMySq7uG0yV7ySuwNdUwrdjcl9IL5sH0Cm29z/SJSSO+VsTU9XBiChJoNsKcGtvXi5HU8X0RkR
MbInjKImFoQqruU2b66Vf6xXPaQNdXh0VmEsRskfKoHoEAUlatDG6xOxgSJT81UbIN7WQD5qPhrR
uo85ByDPfXLLmcO91lk6PcmqsNCafQ2zxV02q1o3z+AoY/6QJ7kKEJPK7FUgqrpxshhor4qXK04F
Ya5DE/1Vna8avOo6TekMzJJi4Ev+dmQbYTeTScNwCZ5p2gXl0Fumy4UjxWTPlpH/BtT+BSJRvEql
tkc8T20EWxrSShNTxLdZAsQyYv+XciQ3OEuJ08jJf8M0Z7Wc1rjZwBBQVr0J7SEivXDzrOHbp/I7
UnpO7eiASbv/HlGsH3Sn0vAghWt11fQ0w3YF3Yd6hMdMtfENQqJ7jSXORnpbGzN+c8cyoW73gsc4
3yibxWgGF6MXbKoLRAfsLPIwo3xnaWI1HRv6eAUTkRTpHu3LkY32qFBuRJ7kSDN3CvdPsh3pMF+f
JJqv+49K1KM+shV5Of/hZg3gPaliXLrFbJHELywEGiXvuQ3sfLh0Y00nS3GsypDbE7tCRQA0L2Mt
EB16ZDBo85JhJYgmTBxtMqrBpBModZ2SlxVih9+skaDSXvSdfta7c17+6XHobRXFK/TeVNXaXrQZ
VcgKLT/TkHGRx+slk6KWmKMWSxygLYJ8xclEv68bs9i307/cdENYUHUHVgFNMUskJAxIwQhTbnnm
QiY2TCB5U5qszLo5EqDxVHuTTFOACt3EWH0cQnnT4IMKrX0g4YIwsycq++HV9cywOd4EbPruUU0Q
SgWcUcOD6y2Dgbl91/jNBn0ya+s2n9h3LPeMcpbpMOsGftOIEJPbVDiW0lGbJaCrTawLqu2Cf64h
Xwyzz8cJTJcfxGtuwkz/y1bZKTsWwO08MhQ7hvt472UyH+HjUP4CN6pLAgyejQInAJ3SB9UYAJj4
NsG2yw3deavpvdl4vW5Cj05b5YZXeyLU8EyS8PIGX4V0s9a0f3dLAMCRsTx/wOJn5O+fHXeaACID
Ql0dHAQ+cVG6OWNH44wIDD2aXQa9UAagK/J5jgEh2zTKXgPYhlRJrX+NOmVwo4XcDOtfYXSH0iy9
9hJMBi171+oB0RUlm0E06JVyjp3x4ffZVDktYVsGe7mhdxxQ29fQ+xwyirjg+d0jnLkD7oS1tp2S
JlrE2czF+Rmv5d42RYfGvRNs+mr7O4qeovn9YNsQnUBz9Rdv1zJBy11OZ9/CcxKk1twYLm+ewf0Z
2BvsZjpLEbD35eqWg7CpWJhz1nP1H8LcFxk4433wUjZmmqNiMOnpJmQU3jghzPIqsMWhczBax1tm
8HxNhdefSdH7M955ZBEOcyR5qVYYVmAJHsDFjBxVdRbbsOQeurI9QMpZRU2lI2v5s9fY3BhU8DvE
uE7hnx7LyXQTLU9DHe1/0R7NQlXK0LUtL4jZLWG3TWY8u1ug3kA8YbIiPlQcemX/6q6PzHvMJrzk
mQEqZ4t54p/dYeC5qavr/W1r0EE6RXZG9lCWz/uDkoJKrpm8Nyz3WLTFmDTiqlkqY925HD8r8Sek
2k/t5lELI9jtaTrKJ3q9JFedaMgzO1dvN7qoXyetrsFcjYAjpermzBUL5l6huUEI8xCF4dTXGKZd
3ZvWG0gst+HpDwSPiGwrt5pbHh1l6VWPMIYy3/mgEtI4IK5/8QLMGlmz2wsQtQTPpKbE7z2Hh4E4
eHfrWTEzjhPHOj/4vLh53+8tzvVt1VaffQ0gteZJnLSdu9fRRGULitC6bIHkTAbNjF9l19fjeesc
NKDYZ+U8YQZNKXGgCVkiiCXUWXWnhlejM/mReWvZKWyEtZtmD5M7kXBVJpB3R+kYXszMu65t17rQ
TgykPYENT5gXHw5jO1mj1t+A7vXIHt5tCzp9sHCvzH1PrS/l23O0Pui/WAWMZEcZKNVRYPprKIAu
4fimtBQ4y7A73Q9EOrWKdgZRmReRLOAdudGPkxiV23ycykgGh2rNOeq63NuVTy/cJBIa9V8Q0maO
rBw1SpEsxkoJhI9l7O+jBX4MjqiB0IaRs85kp2HM1q0uc1TMh3FQrO38SYFFHUWGN5F2zi5LBJj+
77dLny6OxjBvlppSyw/GLBYNZJdIipntxWmnNoZmcqudHnOM6ZxVABc60Qv17AolWXXn4hFjugZ2
YmVJlnn6aLF2aZjhj//F9tr7uoS4gOQ5Ao89hcowhtovsbXQo67Nsjegdx9T0XyHGOtUJrCzmt3Z
QZZxOdlgX4MmgRJtlqK3G/EaCTx8eKgvpi0RQBs6vh07rHgzCY9DuwFDQlmvKOTMK6WW+ycRoIX8
jlcRzza90/6T9rlP/G+JjPLcBR24Xn/V9SD3zpUgugZ0hbaRdrXA+WC1plVHrVfA7wD+QWQ/VWNa
nCpZZIXEDJ2vbYxCtFaDwbG2GoEEJx4sVY0y+vIV53C3cyJXg5mUsUB7KkOeR70DkLs8eyTP2/m2
3vfHgGENyxdMlPkiYLBruC9IxQ5pqyaYUlWGfpJkW2nLBH/BCKvvmhBpGJE2asFCErOQ/lZLDAN6
DbFisMkYqVOdhqIvK9jlpIsTUAY9eZzfTTM+9np7FsOlKl/1CiM8Hlm4avm8t1lA3eLCMc5vTbHy
vWWqo1HkaYMjLZ7MRQsMvRr5PDrfu4WB7ZJ5ayJfaGlsstx5hLK2brLxHhN3B9Z5qX1KQ5sRShVJ
Guc7J6LDqQS0hlZxI/xOtkzOk78HWncF+J3dZuhbJzRwkmrA5wUjgY7r3KbsGtq+GzRHFNZByKKM
l8dIVhmKrO+nD/jvq7yHRTnRWeJgOwhS7Y0r+8OcDCilTX6z2kMtTHp8tJ6GrIeyg6ZxTz38Pg7h
hlbj55FkL/p6KwTx3olto6tTqRfeNAMIzuGOBdH2wYdkd7G2ANMHmUc2aSsAa3SWZ+IFtzZdN0gK
/uMy3Y2WwlKc61UqCbCA01pu+gCMrLWoI1jlldcmaNejK3G2X6IoFCw8sKqquowRUtuodPHIbnh4
eHsFqnCjN53ARw4+K9klujlSgvsMevrkn2ON+QNctaWOg9EC24G6ECsyrTPlXBE22lgmmOJSBD7r
QfIAA3/NHQsGQNgcFul2ZZF+ynBf+pbP5wfGw9ehXkC3b3iohj29KbwNCzOGPqwhV6I01C49dqFP
qClxcGXS1nybv2k/slCnytiQqiIaHISUcMHGmA+nYIK25SZJSfy7F4vijqKRee4mRk/1p5O+QBYy
hKUPW64GrAWoYZt0e5nBMjYk7fbbgC0Zi6B2fw0t8jjQwEMSfVr8SRUaAdGWxuEz1zfyrH3yyA8p
cpANz+SveJltzcXYACeNlNreiKBletsLOkRFRISV1AQtScDDZNd39e8Uc53pCUWw1MhDwJwUGDv9
G5kOoTJmjWWUl87tTkouqPPyCpkEX/FOilQsSWRQYSiGr9nOhcKKhnL8il08XmdoFzeedIVasOgG
iAmWjyvZAiZMv+OU1pOQ5D+ggZ23wB5GLYQ8PR+lShtQj1T46F8Trez3O6vsSEir/cVTDbTbVrmx
K8I7wx6H085sEAI3qT/4SSoa9cYlydVHYU9aDOte6wmX4McxPCYfh/ewZUF8pWt6KLDETgD4jZJc
RnSr19Nz24qPccDrA73121tT3yxpcJ8tfbCUi10veqI82vrd2N2Qo9yQx7WfrD0sRznIRCwxskAy
mBmZ0l01YpnSyqZoT9Wpy7j/srr8bz+BHwMKApjtvuuEXyD+DtLDUzMG2CDFGKDTrvvPkgXktaY3
i/SDt6cgOqObNs5Pn+sPDETbUKBEf1PMywPaEjulgxW2FBWf9QUlnUjPA/PdiA1YEFQhXnfO8ALR
aD2Rv+wEBKbb4x16TW2HTKCzEaWsTSpNrd9sMjm8/5Yk2RwW9MMWXMqQ6MnF1GwVOVArxXPNckz5
sDwC9ebUvwto1nQ4JhIzw0oFezu0qFSTQPnQ2OZVgcjKxA/DnFoGyTZS7FEYt4mdKvNY/OTV+tDK
6jqyRIj/udAv4YZWJz7Fb3yTP824G4K1LpPh8Hg3MuKCh5SU36F6EJMWDhf2ijCEVTK/8wPOu7Kg
QBNBZ9SeXsrN9EP3WKRme6J11NSI2+60l7735SIICzXkKd4RkHaRH1fljlOgXB47GbHIC8dAdIXI
eR0419Kij1o6AaDKh3JJy4KPQ932rxZtOmL/6XPjADdiaVMf8GK0LS3MC3E3ozNCE3FJ7zo2Dode
WM9EhBNnKBQ3tLy4ZI7NoQ/tZEXU9xHNFhlahHCmJ+EPfz9hB70UZDh1b+4Spwfe1zJwEK0wDdwe
Fxj9EfBeINHjCbK1Q2PrIvJMzFjCNaFDSMh4sIYaG/N3zPY4fyLLQqNnIuk3zFy2D7FZOABpH9SZ
SJjVwXqsvqxVvc2xetqh21351QB/bol7OgJ/KAFNBj2LdQgJQLDYHJqfviz99ZZHiVYOpQl0AZJm
Rr1FXtN38NLG7/hbWex6RlewEGJKnsSsBHRuJ0W2JwlFdx+zbM4JFSjTssvyfhMt+iVvCVYm+B2T
qMBCb8WZOz+GlKqQracOurbVR5qjvSWQHJXSnmCGZj9f6Lf2SGCzLxjSueRDgYedvMIdHQ6tkMKH
5qfYkOKA8vWuxrkXRUIQGYJqABeACiHaiFUSutwZOVK77RLf+a//N1a+znnPn7Vo7MUV2qCYlHTS
ivnBA5vQmOttJr5jygOz3KEQ4szPVeEOlP25YtItx6LMnV2/N714cWCIM+phMc6+jGzfxxBvuUO7
kzOe13ps5L72+UBFUQJRIf6On44SF+2muLftW7WRZiF0RMnAXDwHP6B8sNqUWYmEvGm72IQOBw0y
v5yPdBDmAvflnUgs6ZP9h0xOIVlT0TtC/kDHWUGmt6DAL2g9cTOWIGodo4RhcyfWqpLExXdcxb/O
7qByUGr5sfIaIIExN/UwIyhHypux6f7aIC00L9KruevBpF4sRD4251/e2Qnu8zzUYqixyi9myxYF
5nc0jmqsAepnOR7hDR8FI5AG3sHV5FpCjLk4t87GKqDr8I3EoJWwQTelfN5JO8EJ4CX6UzTJXBJi
hjm2gE2CGP7nxVLkCunUzm0jPBhr/1WbByvii5pefdLPs2LBzzaSIi3D1uP2XWqkM59PaaXV2hXQ
zND+yedNh3kLn3KaxzynkLlCosKR2A3JzuJYjkNQJNwiGaq4twlBogu4Nu2z7Ita5ho71G518LhT
haUkuXn0JGoRkMJedOIz9sxi4ajY+ahv+4BKF+Qtx0wTx0FzUqxjTauUjVEcgAWuXDaCDocBHVl2
hGzyC+DTTooOF+PHnd86mJ0gCHni3AQlOxdzDfNLeTAJPGs5ukV86hzVKtL0f2uejh2VIBJ4ZT5U
hPoDafC0/9qLjKsmWULyH6lFjhHrgHyy3mNvJSDrnvqRUzhD1Mb0JaUYYeUxxiF7Bhiph8RklqYN
n9Dn1jbw0dioV1xQkWANMqgxvwhtCxpg6e5unSngNTMls0IvN0NOeAN/XNDFQ/GtyqVZ4I49JtWV
tWI/SPFvhYsMVymxS2ObYmOaccdSohby8vwAeA3r4N4CWEgXC8bwQb+AMHnd8yxhwbpfP554FMQ/
SZKHddzmo/jCpNBILQdEb6SRweoas2JIJ9icRjX94nTZ+l41xHnnfDpoI4+szpwfFWnno7/baqHp
oE1eTfi9TiKCNfkfgbWNaD14ehpjBbpig6B7l/ToY6uRqc3xvbNTVXUOsbwNtFyuZlViUb4Ab29e
vUeuPKgHd/lWHJVjJg3chM8oyTTF8Xrhwxv8enwc+AxOTn5Vqgy7xxv8ipC8Kh3jRU1PjxDhqN2K
GGf5BYyk37E6SH2XopVOz5TD1w2b4gWOTU1QdOwyyUt8Hsq6qVqBHg0MBOIMB9/Qn4u540M6YuL/
lYRmqx6adYZeUhXmo4gLlADX/NFAzcaR0P0BolySMfijMSecCKn6gGuHPWKjZjEW+1tPXdFxq4dX
/MugAX7EYNQdUTNxipLI6FK8LAQliGQXL09oZyi3IBxeD0yeZ5r9qiZ/vMTN4BlVPCOeUePto7dx
GeB52syvPmdySyQsbwC8grQ3KMhkJbvbXC9EuD8d9wKWq76DiJMLvaAsmIvViLRKpqL0LWhXaNZv
r8q28kVAj6fm6ERkhXZqVs8eVgI99U4uDq5l+ONr8+JhE34r8rhzACRJhZWKy6jHtZYre9A9xT7I
Cxbif3lRlhbn48NO8XozKZ0BbTh1+MtmTGapLmoYXS6H3WwaRrrhTmrq9g0EirD9dAdoSAD+zYXR
luuDjakztjy+kH8VDq0zJwd+wSa8uPmqf3oEPJaeYmgk0LPb9DGfjIKIA76Ncvr4+bjfLfoY+QOi
+2U4G614DCrL2Foo0dULqC8wmew7loMqoyiYPf8Ocno8vZ5rGwHQhyUdiP+RWlkrfP6fcL8gdKdI
IwoYdQ/08W7suyyAP+8/wxiKXgLdCXRjeLnVDTBt4NbNi78JYeMDKmKdwpBHsgSGxUgqmngOTeu+
TFWmZD9xRngtVvpWBXzOaPqKXhmUcan3lNUfqBHmr2yAa2MroHaDGjTR3v8Wj98ReC+/hUvh1OG5
537ZEmLCv2xyjP3QIPyj2Im0QgoG6mwVqVrPNfzoC25DmMj1j5c05lnA5bMa6Eb2+bLnMaKMZRYA
ZlSSSJFSIu6ynYuTXcMeaecG++oNkq+oc2ZUkq1OzdbzD2cM5/B8++hpyQGi3j8F8y5m3zCkWLL2
nUziJyWqdaP7TRoKEdoVZrZGPsEnKytj9oAKD1JFKsVG1CliX/YGtYbU8d/4A4JtRa/WEia2oedv
bNikSvP34WLrqO/2GxKGxE9rMMEkYH93cXnpxVxwhS/Lt6rmZ49a7NnxcknI3WPbg1PBGLgeG/7g
hTo6gaLkhmD2st35I12ZfkyERX8miFLu99jxG/5Q3OMtTq4WOBJy2JK4Ve0iDvU3NEwg9C+Ue53U
lOoshIRZWhpMTzeNBUs0qML1Xwkmc7FWBslhPWHMBpT8+KDzr5hM7dI6y9I0noiF53efvIBUnySj
p/7XW7FxDGRQmuuIATDY2YMN5x3teKnHrH7sHo4fbM1+J1swhxHU5UiL1OWR3uCdqPfnxxt6Qkiv
V+knatCtSnRqpD59AprKSbVt4WFo4qwfJEu9Ivne8TgoRfmOvaK+JSLw3xEqwI3ScT+lMQWyomgS
V3RvWxHEUX+SzxfgOk7il7oz39CSxlyLECRPTcUEGChYTdle3YI1KoMarWHBLO4/n0d7cshf46HK
CEVNiaN1sGSVerzgkqmnTYa6eI0/Z8IEN18UroB6Mp+P4gZlcpCLTIqOcHZCJGuqovnLxHb3A3BH
T81Ybtq/mwEfZe6um3fPF0UuhNL+Jkb5+G4Xhe+nxPCIMMB1103m1JcH99Ak5dXFn+VAAEDgFV7H
Zc3MyD/xH7bTBN71TppzXyc1/gzsav87K7Nu5kRdIlZFUKhEnspJCHIXKXALuEtFlA9W/8ITcmGC
QSaX2J9uBD/quPJcYJns36DOqThrqw/C0hOcGKbcuiGN6CYjPBSTJxPhEzRhob/CZ73wwkyp30RH
uSVpoNnB+zfpE3vwAkkh6PQ0nnhl9hjHpgV3mKfJC+3LyuaENVof7R+QVKcwg5l/3G7sUjA4eTcN
UktRSCDvyWxDdaPMZryBq9TMzvxoQSzTTjTeoMSdLrqTBOdBHLfBeo3G8O0jlS+POM1jal4KN4c1
loSnabNFLnn4WJGOpSsfTUVT86YQb+dsUB42Z89NtZZAeJtuh88JJXDUQ+Zudi3IE8WVQHgXr5R4
aXAj5NGtld/BVGLr9y1XLbfLYBfy4DQ+iWrupjt8SB2TNgKQD6Cjiv75L1FuQSovCl6SPTC0Tq1y
NbzZ+wtpVmqmd4Cvw3Z3Mfz0vVNchrwD830XAT+atvmYf+E0GcHXGgyaPYoqveKlhofa8n5h50v4
UFy0Y6YP81CJIRa9rO5EbS1mtNS149HoTyfsUksZ2PVekyR7PROjAQMt3bT373UbB58HpN9PHrMf
hcbremE1oiS+Q9aHu9RsbmG0byEOKEY+XHYU6IshBWJem4EVSpuzKEiPpuZCrYF4/TTsUt9QJzrT
xy/i0wm4BJ/dy9rVoa41ejZOAlzHLJ9uUVo3uhu8MylCxugtDT4ZKIx8WDAy1UkKpVs/MDtSjzcp
Fypt0gVklDPi2XaINt3fCetxIwwsbsAeLprte4WsT099Ay2Kgz29Jbi+GGhwvBJBSyv1nBmmkKic
jl1Ax24RrselKHmIIXDhoIOvm1nB+fWz9Ml7cA+T44vupYh+1z10wu/PipUe/5amkx22KrQ63QYs
AJeHJqcv2UcJrfayQ1YZm9ArzWwDADSDpX3LpbvOQoJ7aPEmFEK3vqCF1uxsD8BNLgKnSUrH13KS
fqHjjUDFmILvhMV03Sk//YT2B+BGaKoFwomWa40ys/ZE7WSkKUS98JWyLl0NwapHNdHHjL8YjD2N
zhA4kzYOmur9ohkcatWVTM4rpFBGmVDniGAHzuzRtJsztmJH6shXH0SNqOvOt2bT+CWXQRG1JKaG
HS2fiplyDucvGEUog1BWvKKJZR7kNaXy60JvpWn8zYB9gdwXtc1RRZ7xqB9rkB4mHYZF/O9DcTaT
FbZzoh1Goueyffj5xzB2+/44v7y8Fel4QodY2GXXZT6Vd5XRf1eeng/HZD7B0omdFyAooGCRzKgU
rFPWDpiC8Hr/rFWMV7v4MHD5XqSYOj1fu+6UQMro7znw232ivSgY6baMVrLdQXWnmaBJdW1O37qZ
9wt4PWc6/30kL2t4VMdGofz2tdZYN5uzZ4pMXqBArhuvaWnJAi4rs8pM2J936B/c+k59hjuICZ0E
v5wDnTtvzAipQ88klILQpQh6PqVKudk8N3RUGfA08FhpbBbfXX4eTUVEkbh6e1emz5jE4ruhY6Cf
3RTW5vH3WeNzhXBjgZZ6Vk56uJz/IkGySFYFCEC8DIqRWZHIXgyfy0G+j/qKy8aAm9F/0G1jAILc
lIjqWj2MHIEJ31jKwIrGniS9bwRJRBHe2DiV0mNyK1VI7K5+0ijgpsG9yUCAebgugrvLod1BmCCr
qoKRc4Aa6LeoFOwNnsnRG8+eCTKbzPnvAj0HVTl1NsLs21sYvDe8EhiMs65nPnkpi5WX9K2RaVID
N6aqV5p9+daJB2DemBFX8uc3SobXOYDu0b+XdYa0JWOjcBWE8j6ruOl1YvbuNfa8Een1mY5GJGYn
MnSp7LrXRl+wAU6aWKTENCvXVlsTuQmzrwGMM8ZxPJMJ1+GNa5KzDEPp1Fw3MIyQL9vNYzc4GCEs
c87M/x4IDEAdonsvqFS9vz81ObRAynR+190evEITqNxKnZhlawQWyI2p5nPrUySnuBSqaMaGeGEd
z4sZeuY0v8+wsQf9fze57NMC9IfCni9QyNOWW5CUHZR7JZhr3VKB8eUnbuBAWlM2LZf6yNs+xvHW
tLGTCO638QF1Gn3ZV1K+va0TH5omwuYsGyol9maNQlkorafQZSje57+gIQcVUgUVirf5SJNbnq9I
5oZm0r+P/sJWeVCzX20orXX+t8I2cnM/MoXv8xVUUFnLzl52XahASQITo0DUqGv+3cn0TZbgferv
8P4jwqK+cZi2oUFxGhbVJSbHf2koExLO0nbbx7S/1Sj6KLiLtFs7sbMP178TPLNkbc3q3TkjYZaT
dZUFMjPDAi+3zcgUusq8zJMIMd6C3VCO0o3DV5WvNtmS8Ej+EYzScRMQuf2iD31JWRrSVAJObm99
bONT6HWvXo3q01ezP3DYVbh5biaDc0qYl8KTGn/nx/K/T5UDioe5j6Huw8UTioQJe6Spi9eLTTcl
klXyM+JO1YOT4o8uhzIrLK9GJePEP9ysNSmdIVZpzhtv6wNXS1Hmp8vk8G0DaOKg/ASmWgrOcf1k
l+h8ZzhqsMWnSnTvIKnre6e0EWrN+3WFutnD/OAiKgk8fCxWJkZHwZV1TsvYn+aItPUSjUJKmlta
eOP5gmHncE5EHuUyzsEPBU8HEdxtJlBAjEjhxHY4u5mbDY00jtZH7N8W6taTUw4RXXu6dzeU0PD1
CL4Q00xbrvQ+NxFYVYPtx15kZU+OmBHqEcI7d1uNaSkFtqKD92b9jJcqN3Vn4PiQCI4qW1mrRzNY
0WHHzyLfcisb9f7oVM2liIODHNCX/PSwXIEUhNQ6mSieB/U4TMERC+fqFpsOBV2RSlon9K3PBJ67
C0/vxXfeDcFZu/6wa6qNy8inu9wQ0zVv3xFSk7UMhcXAk3XBIGzyjRLUyWrbF323YAsgwEJFBJKk
ciJAr3wa8VsOtWnfl8SzDNyotsm5xxMXyA7Nc07jpX0ozcZXaBFnbULd8WuDOVzTAL0H0ftgVuSG
Y/fwsjti6jYNg+QDlsLFXOr4hL5nTPCrfspSxsnE5RgDvw6J+OPowOBAoz04S2YY3PC1aNomq1yp
ezDu/6VFTe7ZM+GezL9nSItEIEJJz5aS6YU7t9EDxgYUs9OtHHhOP6gWoHCInvKop/nzf3jik7sE
WU+yxeknB+j+xC0kfMVkf9/f56VpPEkSWXsXvNEeKPdBpQjUwUmhzr5EbWeMmRjJ0bYNf+BZO7he
WpMFrHp6G7mZZT6XHPTWBFL/u0BC3G4cp7eP1wF37toA27DW569fTLH6kIk/pPnVDKOgZFqJZMde
NJycVb2FDVVddjfFEAJ94j3hpI2MKTkGV+qKya7FJ/H1KJGIYDAV6oQ+OFww1K65MiTtIUKZSXnD
/Vibm31VbB18AtL2frzGqyn6snn4dOHAYbnCFdlXiQLnE4HcaUMJKKiPgu21UES5msrEis2J8+of
VoI3qUgagzqHC42Jj5YkKm2KFjncJawqZGJOJ/EXvQpDH7ZX7GdilLMCviU+16Hz54lWDlLEqIM8
qty9Rj2gwPKBGIRRYNidIUPahkrHIwpIiVBAVVM9e3+VTs+S+q7Y58yWiKjWxC9QG6GQtB+l3vB6
JvdIXRUApMD451Qt4lVPWuqJs6Aqufj38vmDhoVBs3LpS1KEN2PhevROAlhAn9GoI7zbNcxW2Yvh
zggTpTvBN9aiYDic/hqFRja4mEtmX47mK8OqMnYnxE5FuT9B3EofK/kUlo2hdR/Gek3WvJDEb25w
tIkuBoA/LXQBSExN62n6cUfYLS3vdNHEYFefhdHtDZo7ahqFb6erDCHz3LDI6g/eQLHL57gJnHJF
cw8KDNgTfPj2SHtzILV8bi7ksYIBRahLcLDnQ7k40WN2b20vQFybiDxuv5XMNDz8uULhfoi6b57W
1LbtMPxOzYGlMgSpZn5itjThjYgxy7vBX9XExpPcnUNvC9P7JniZpUcdF4H3K1zJv9OVq3O80VFx
2gLUb6O1gcuk37EtEaMUejElBa5b+J0pFmLIaauu6ClyhNost8ODofWgPFpEtKJUY0wBB+SH6vUM
TfojOwU3ayq1ZYtOi2+8KYv4PsLKJ4sxPGb5/hB52txghhp+ohX6Wh/thjodIQAi0MAyowsoCbjm
vU+9umflrNu9GqtLtiqq1BQcHyeqPyRGi3hWsb490Z7WAS/t75cFcNA8IupFZvDgt4x5r+didBC6
Iznn/dgLrFeVLcGfCQKhbFs8ykUYDP0ZocgTl8LqoEYGU4q98lbFhXa+e7zMPKcaPV2VtYr2012U
T2eY1PbRTdX82CxNnrooatgZNutjONaVaaVfTamHFUIzWwT4s7ACyGXsrFWePl3f+9KrrARHnz0r
2VIGXBLLW6vr1G4qvXIOX4gXU17E+yOS5RnQJmN6dHynOc5rFecajuTtH67pBUCAZLZR+5bMY3+k
IYBeqw5NWZEijgQYDTFuttdQ2JZu9EVdAnGBehEvPuQVDHAV0czMZS08Mr8exEKGVTk+hEB2RfTr
5knV3cxZDjCWSpzmVtJFi1jIihDU9kMUvfFpuNCZmXlhl7Oyovl4PxoavEpG3qV/6RQSzKPOz+94
CiDzIca8d6PDmOtXsNl5LvncF2wEl8auul4vVv8ilDFOiAVHHBAqPSn+y+VqRwfsL6SqErz+mnnA
2WV3xlEbyy9fjN7pKsUOtCC9clKdZxnmsnGATEvUShqWsdn3dxm9FNkWeWeSnglHVLAW5lQXFioB
TCnJXgxpW7D2gAV+fNaTzAlyyhmWtBfr5cXbQmOcswJWvU4EcTrCekpK1X2212f/pHniBs4WR+5k
+vlfEDk94tBAjcWD7B+FuZyLoax7QgB0VNZqdWRiHsjlqujcIDqARni98P5YBkDXBO8OVz/mI7Ne
qvG04hSMGVkdjpI9xRzPRDn5yScdNVzYidv02gd0DHs+krPf73yxNKUcvsFB4pnBVaruNYv4PVDk
xt8k6fjsVLMa1aXYxhzejOGiDc+wZS+aYLZL5GmOtsZuSmqHcpYAUPBy+7BfhgF298M6ZU/47/rd
TfK77uEglWN0pobqL3U/a7vjK1rg9p9hAxjs6aHJuoxFa7Dk0WZ+d2zJOjsxrL1mwo606DEyU9ws
jEy+gM2zdr+pAjEQ2LYki6gynMSi+sSiJ3n+7Qd+BYE5i31SoE4JOpVeICrJxNcHAiO+v0w5SsSv
dA+B/Db0YyM/4s2zeNeiR713FhNBcfs8PRi6xBtEvcf+WOUH7W/CHZe8YRildLUt3uZL2uCEw87c
d4jScEBEn1J2bWl6KsJ4LUByOZiubFAetcQIkikhMZ1hSr9SffT6EgFb9LjnycPtcF93Y161FwMJ
SAGyzivZwaJAuKUhO8O5W4BTRNRRyW58pfceSK6Hf/WB2cctYTGAw0L1G5l+9IHBEJn2yv/4EVdi
3ZzAEidBHq6O4OTewch0YtWaARKPlyEc170Wmgjv+nXS+qktJA0eQkghsCKJk/JSrKshCFIDciKF
M3Wu5t3zpOIBSLDmvhzOiVYSyu5QKwUFlhj8fLxz7qjQE0aVpLZgXektu7rpigWMpP6nQhUrcEdx
kvr4g4Ib7E2Vuzn97U8WgCk070QY+TenTKCfEQDIvdTkj9JJXacQzJQOin9m228lcbnX7tIf5QnG
k+/7gVsckx0fxr/WnAcbTntObQ/Mq7NQ9a7Ob7qVinbRI6QJimUPCET4hYRJSCNGyueGdvho7S2M
v1oJD8Xc2RJ8N6mYglnopNWREfX0ACBm0cHyDB6a/+zOGUtxK+tiquziRU5kKeHs1xl7NCP4aMYG
gwkjdUV5XS3iOU9/sfWTI3Teon4E5DupoGFM+DMuNAqLjZw286NYtlTqS7WsFuaIYQq61hiExIXG
4YNPeT0V0IOIyu+CaciknDp/fJ+fRArllNTUK6UF9yOs5xJIzaP9Qiw+KmxivDP99AuoaqLD9eDe
Vk89k42pvet6vfah0yUVeMk1N5sbF0jNnA/OMENiuPfFgUjK6KdRl7ZlJzidqbS2OM3tILpX4lEG
R6qYrsi4v7dzFYzfY50KZ4Kn7HX+QANG+D6pTVcY78qMdhVC12Kv47sod5zaEwC/TMuu3Rioox0J
xNnuXdZbuGkA1QmUjSyWoOWhV69lAkHIerNJXXFm/NXkkdh1R0I/lVbBPC8IRDJu0LVJejirR6xw
zyB7Q15AjNfJrPwijK4VGFB/PF82h7M1xAi0tO+9qIlvIiuaAaQpqzeo2D3txWG6xqLg3F7fa+Dm
uO3AosRdTfcu5Qtaj5p+1ZM6AC3o9sYfxhNgV6SDXLKg17EtS104W0ImpPrfOuiCV1Pn20HL2eCK
Xix+pNFrl6FYm5AiHfWRFxVmXSjnVSmJx+hjnpe9FWozhs2yaqk9k1O6m97NRlzgqmGUbqzBNccT
86PNFpM7WS1D41Xw6f+mHqBqenO6+5nDXLJNzG3eTWMpwBATfw480wc1Zf/8Eb6LyDLUoSpVZLoz
WBHh8Tbv5A6TYlI6brvqejrFxSumnaHmmEnNY2yCZ2ASh2AAR5+iZD9ZCHxAhUMVVwz93Bs/cFtF
7snpGz/GWhKwHHc972+mLcxT5azR5Jg94HLLTO9hySshmZrPLmu/VbUzdoVbEbRrQiSlC1slc4ln
9nbz/X/sgHer0lI17hTfaVmWGt8NxqQVM3/s/MfQCfBTC8ES0Uwegxq1DY7R5xGkn2bsYH5F4/XU
KBzaEgGiLUqFQp+UwhIriGob7GGxzumpIJd2/xwW5ZmaTPak07qLEwzBgU2+sX9mcBJJI+7X6k27
XYQhi6X33yZfprPTcZzgl2GVdzIoMsbQ3C+Gj1yIQQct30MALusIA6y1dbJnJSyGYA2+zSRSD7qT
jKVWCl8RipE0Wu/LxL7CL/EMYx6W5/2fnV1OHvri6oqvnoRtCLfE5wTJH40Pel1ZnPwFx7T1JjTQ
6++gpZfNhGKTwT4n4C7Z44rP3VzzeGU8XSSeY1GdeH3fcdI/jzokm2gQ4D+QlPKA0B0+C7pb9iB3
fDKUruRrc+/ulYckZWBAtcKf9Az1Mtw0bBiN4Zl6r3c1lopCaRINtUtaSnmbTSqVjxsjkn5ZAl+6
fvTRYY3GXseVTz45om23PQWuCWCukh2+rcnx9GGzWWt1UM8ewJ4S6Fy4BB4i7bZTuZ5qjh8cGVfR
+n5AKV3iMByweJIC7nVdYmzmEPmlB+Czu59vzm7hJSK2rngXz3mDlEqF/SDU6Kq6kKDlI319JeSc
OjLJ5FyRpCi01ppwv/Iah1I7gt68fj+rXpIgZeTjquYVwvJ0R/5H0CQfVjOXQgZj1ePCsfFwRXWX
hUSdEzaS4cEDMy1BBB9Wm7jq8JCSiPeg23PIupBikJHAULqcAXg3DeUXnLXzC9qVTozz7R231n9V
MS2wWCeMeCCmLh7anCpZ8rejN6qJTNLQVT9tRUf5aX9cZqXn34+SiXeec4kQo/huJ+6GbkZPvNlP
prejkQMmqW252eKuS8fTbkrcDDnc5FylywdG1r2o0Yuz3rjHVLv6tSk7ZPa3mqzBNFd73bYjObFn
My0LLH+WiFxgTqv1IRNucHp0yG9/A95Q1ZFzcO2mu0GGZPwjZUGdyl8QjYYITw5ihJh+q97sSS4u
3rGoXdOe0xebHW5v6jDr6yp+GcqQI0WtPlb3G0l0zOKhqdqfChjINGq6r5zqqkM4Qve4HRHDnzSq
/4yrKp9+hKEND5IUT1CYFWICV3kD5LuCXLmF0wwoUlOY50eGm6kIvLRAMncaaqhz1IBsyLAleR4M
16MKNpDBc+N1WyuCc0PAifbtNumNkERtGmIQuZ6tzPd/7UNzOXQxt5qeS55dsDwQifGkkp4fsMbl
oJCMc39y0VRUlCREMqrBAYhuPUqcSwOFPcB0B1q/vqtQnCFqlz6Xb+iOTfTZR2j+sNPP/2JB4bwn
4qyFA71BGYrZb2PXc9zPkMoyM9TIm2t7VwOjsIVaptftfX2qEzWxcXS6XXwEJeEjqmyGspC3mo+g
efPy2SjZgJ1KR4hzEcMAP+GMLILV+Sjmcp4LNjcng5G3cWiVJaiarEOR8FUENriJm6f2MkOO9/Ms
D/ehBzLOPJMaGbaVlAGOoaznD63Dui3YoIYb1lREaptiGG7Aemg8RxeWvrI+Ht7rm/or2X1xnG0K
eP+LkOGkki6Lgm05fvXima5O7x2KcKQHwxLuDwFPXi57oT/6kl5V3Ts+FmiEaQ6Ds7OqPwFda6N+
0aYRd0RXLPAPKVbiIF833PXkNRAXy96myssjlkUPnXgHFSgwfqe56kQNAmYAuqjBHX6W6JeoasjS
AT3LorpworaXgjokMStkCpHnzBlnQFxD57W4XxGKZ0GyQVsnBtuCbToBYbzPKJ4oO9YRoC1VJkvQ
Lq8MbGeNPYNLAvDSTH1L33PjrKwA/SC6uYq5nBO5+R0I69UzQMgZAyq6FFvQMam22AghEfVg+PY+
2YoiAR6WugdkpYmVgOlVTI6Be44oO/SVZDE5oT1E83RsM9cdcUXfxr50hT74L4mx2PaL0zmgzSvI
St2R75z0IYkgG3JeTIm4QUgxezhrYKCCQVxP/eeuFFQxLRceo+yijA0NOnxzeu20BNoyCmIJOktw
R3RhpcyeyhWU73CjOgZVNasWiZKo/haaKg2G+LczB4fbIDfDClzN7u663HnuQb5aJaTbT9kbJdRJ
NKGmwZrxMijNy2/PsSqdjCOJab0t0zk1xHD8o/+sv7vB+LeWvNcGwfTxYILXvdJ/dkk1qQ4Zyz1R
T3z8zSVBaCAYHGirD/TcuJBiTtBcYs7+ch4F2SliLFDRX6mSf52EflfdYQn7O6HmmQhsUsp/Bh88
npvr6WEFFN57EMBvj3rUyyEzYMLLr+u0qK28mbtY5qy2K5sDgSaYrF2SG98hJYHar3eWR2iPOaI0
b1zU4bp/Uq5ATDHa4digGBMudv/2eO7VEnp3pl2/8Rhsrr7Iasu/pFswN4ZZPWCuhUQeI8Sz3vtH
AMH/vrJuCEea1dIG2iEeRHmWsV0WXBHx38Qq0a8fIoEIcKMx5Q/tBb60J+HrHttwO38KYk1046GZ
ETfTGj9ZXduz9JpjLjOFKKqPxVHZb6A+iUH9rGSraT1ZKWFPaAwRt/Y8OiCSph0Y6dlfaaXAT1dW
M+Ud6l/chVgKfR6nsTLoyMgjr5a8lb+qE35VpmfVCXV3DZWqfC1UY6nF+6B6VpuGSO6AA6VcHfwE
mqAzMf8Wvy+d1dTKQjOAYHyhy0gC4aY1O4M0HGPKBCdbrI6V+moCKhCNqQJq3G8wLmZwxdpHhkmX
oHyDzhUvtO4wDxrQCmiHN9xa3HRpGKihaxnfMQZ/3TK3Zfw61eftIevpmFbVrGJOw9FOP83coxfj
njwjzgB+h4xT4HaCdDTmmQQH+EeL+5xfp12/7KNq8cRlgplDCoUqVTdSPNc0dcBrXB6pNsn7PRNt
tey6Ji4oScMlEhuSsDQlHjvnGAR1OEhYyGsW/s9PB3J0MMltjxMN4B5I1kDmtIy5apUqiXwmi3gV
mf43EN5MDtsAk5QR2MCtkQqpRA8BcIDIY4shOHVa+NbMS6/JmjhyBfeo9+MQxR9X7A9V7jFldI3c
E7YoRLujdAljP1ZiNOX3qoBnbThCXAiaLqPlas9wnAYqEJ18Bv6k7NoLP2L/YJvmrrwCaLJG1k0k
RnOJHRNctdit/iY2fxpT8zf+C5OS6ews8o1dMVGDyG3UxHyLZ8YxlLVwwqMLkwkuaXJx25WCS35g
I8o+RXFxMfPEjCQ8jVJg3mE28+FlFgmddoCJxSfsKo5qQkY4lPponIsOpoMqAyagGPUe6IJfJGzT
I1eZ2G0LMl0mBkPnbFvOwpChoy6S6KsUXiCA1JAbyYauDjiVF59cb6pyD69csG2B2izwssR+qBJI
gUMJWb5vZ1oV41jAPHSShCxHimzTQXavp34RbQRCgzMN8oqLiGyCyxlKRXBYuQ1FESmjLPlU92kK
c8lv6u3VGRfTlezaWE51kDY1/3BIvPy4q5zos7yVWZTzUfa9VZnqEJer68Va280njLavC9kvJSWd
+MXJzLaI0JOHsGHlhbnDimN2WSC8w28vWC5/pOxHEYlzy+t894gZjSOeLwFJr7BApqv3vWktAjBw
4bpoORWdhLMm0YU1kFOO37UsOLMQiiq3YmueSVoXsxZ3Ujg+ZlGRhJBgDgRPd4b05LG7HFBv9PJ5
64jgCFTia5sqAet/3dgz7qTN7il2pCNXqt+cgujr28Boi2wCvBcwL6ZeHDYOxan7zwRAAg7KD0u0
TwL62fuwEqvoDDhWIgEQxJa/llcWt0rWsP9vn4xVnpT1qEu7tTaW/NhCKNfX5GeU0TgpPncOhic7
WZk48OFYgqH8ehSf1mwGBtwYU4A9xD+u447ybU4Lqfq1kAJjmwb32lB9Qc3c1UbweB4hjW9gEShz
vccNJZ3d4JrzRgJP8XJiKPC9GvyROHm7PdU0TuRoCacB+vLm+7Y/B4PmXk6PWn/xmlPjxY4DFJep
XLJSc8CYJJH2KlCZ6h6CVMgUWy5Kd1ZiysxXbgYqQQkLEdxdAnewkPFb8uK6W3f653IjP1OGmlb1
bQhrJO24UvKe0tJTqeltXC+sAu+DQfdxhKR66LKWGbkOPGgkQh6pVabFt8HUYpGw4Gj9oPAarJPP
aFVkJ3SNHr2q7MxqwByC+OKoC6TAmmmFnoVZJvyrg2TDN3850dDhITcWhLK/faXmdmsp2ogrOH7U
HKjWu4rGIsMhs9nhDiQnZsueO08oejvgnNf6B8X6DeJdNDrGgJ/1v6h4+3Vn22JaSfJcVNRyYPVz
Aqx40Q1RZU1G7fCgpQyht4P4ThI2Y/3+YBzjV/aavtCVmPkGIgzcSuqCTpV4yj16eU+VVpJx9HDj
KBDbCl7SFk4C/JECvr30HrtkE0tVEgTvTsz0IImhWuP7v3E1nS3mhWI3HCEFRW/0R16I4hW08lJo
x0OwI0hp4UdDVwgH+OVam5KyPloB5T3IZmsijM9RfxIgN0Iwgq5ZxoaFoVDjwc7RiYVUDTE8JwZa
qemiYePx1L/0Sr5itOvqcNVvsCzUlDd0vLLDaCvmm2TGzqITBDCC0rHmuE/yOVnU73nnMopki/UH
frMCI6RBYN2mqqr2BVo19meEH4/Z9vDNh5JxHc7rUi4btGp9yxn/13AoDXzgFmvMNLTQcmmJg09q
KrDsBKD6RTCZLiUhxiyED3BCA/ogw0sjP21/EbEYaUFyoS051pRC/rCV5eyhU5NrHO/lujQJakYU
bfQZTgXA/aLytK+5NUb56CTkz1x226SvyvzJaM9YzEsRilKpHjfTAxH7YOJ2h6ydxX2eWDBY8Nr+
Uyt0UohZBONvh0K0ktBkFIC62/0PCJHWldevi2t9QN8U1EZYiik3mzYIjIfqsfyCogc61p55MQt2
IHFHyOkRH4AdX64pD07VR6pXLpiqW28B7lr4lOWSBJsE7tFCz7Kb14FrYcQasQTU7Tt5sqOO59DG
V8NxHoEUiobYmVjCu2aowqlsX3G72R635ZRXY9FNuF1aMhlktdYG2basn0kclv1b8vQ9qMFiQOo+
YsSjpYhJXrkd9ImqeteBWBZa5lM85yuLj55OsCOxumFu36teZ6D3DMsZ1y+CdUUrEIpRyLagDp9I
obIhn2Kv5ATYv0GpY7/gqMoOH/9m4bLaFSG5obXtAipxt1dE4M2Z+qyvez6FYE4RflUgUuT/Bl6m
8wwP+TJHyV33KrIJc+m5bi0wEo6Vi64pu+mMAltcyBVXdNhBaGAQgYTEVPJo7l96Xb8FZqBJIVFB
Z1iafE11d5wk0TR9JZ36BGZJiCm7juaead9IKPJgpxKQJUnKTOmScKqeip96to48YwnVuH76jFyP
khGTbhclOBtlROPFGWdhVVN+2iVHvPTdr5kvwmBE/BLdjFF2KKHjB8GDukGd/jUm9AvD9m/yVD30
7Pu/LceztQISgr/GOf+1cY+CyKL2UhbW/+1nmCTKDtMA9nuPJoigxFeSX7oJMRj6TgeL8LOa4cjJ
powikT9PK5pSR9q6HiBmKTLv50EofaynGDeYgKgVewzd5rtWp5VLiNAaHoT5SdQrXX78btl52JRr
Y+38/qquhesNI/CQg6ZUKeWTC4NP4KXBbyy8HkZN/zajx8vaZAWyk5Z7SZNvbDNVDv0E6gvHGPSc
BYy3jSc+6J++EUyaJA5TpQVRNKaYys6tri5Zgbw4WMA9K0xKSxDKediiRz/ZBM/CkMZqaydpy6Xn
FD94nGdm/9kvXOyJvLckdgfE6YQJ6Mg5j8gDu+Hzze7ZCylvCHRT+YQF7omdwV3H1Sth/Qb6Ag1E
keVE1fMJ2Qc/80qUZm+mDvxVWd9V722E3DP3MNzYLEX4Y9WA1kc9mfHKwSeYOoiUs9I6EXn2+zC4
CtICuEb+V/PpvprSNBuUXsO/yrconWUpLVWsvzhPX4au9D40spsK0D5l5lxeA1qB9VdmsylRzias
9MOrt7KVS2OOUV2Vb2tDqqxF9qS5S3QoHTZF4z+oEGNTwgtcWhkk692Rhe+dzwoqRMg2mH2nvLGs
qByiu1Xg0nasYv1xdm0KElqyrzZhi+uLCQNx1CW9qz+RRl/iWPCN9YTI1AMBui2evWVYp9mFvkjx
jOaJZjYdk5JPbFwyTAnTys0xeWBXNQY7dnK0jjomRCcz6zYEcptfKN/BlTSUgPb98fbiuCR1AnqJ
B0rK5NoVppVOgzn4jCYhtCSje2FbF9HgZiOp/a1pn8JmKpTkMqOQk6OGQjWlLNxQQzPDRmroeoZy
Cj5j38RYLh1ijfy+KB0plIVMNU9IznoW2NK0g1vjAtbIXf1mwga086YpjsPYw1QYHWpdlqsf+4E/
p13qvZocZw5b96vHW2Ph5QGBjQSn2WsPDfxBLKfQYoNRWd1ZtnDleyMy3c70c5Uv3H8LUoCqiutm
Nl4wMoXPY1Vc8JJxZNhErr4uMHQYuugny/8Qsw0eECoyInfdSXwT8YcbrCkEsghpgJB+CLACv4nS
Qr38t1VXyGWkVBRiPgTTHnNoqU1dJ6Gh0kajNL+zS589c8+JhUMO6yL+t0RJ3pUWADa+IW0vSfzi
melEtX4y1ETp51sDLa1zGyM602OJWLWtk1dWImeWJBNS9MayA0/U7kQyy/RpRAYY4Su4bNu727VV
DDFOau3O2NDCjNYntknfrWIO85G3hYY3B+mthuagJAwB5IPeI8hRlFlifx0u2IO3q65QMVJTjVav
YjOOQY1DR4SGDCJMiXmWoC3kU1qsFcm1G/DZB0K60xNyLj2+TocDPU7elWI5U1NDvlCBP/fn7/Li
X0RYuOPf4k7uOOqufA2snYpn4Jr5zDNnDpeGXO99pi9RidP8KiFyCkE6TrAGN4rSgZaD8G3JIfzb
EjGKqE3LvDrfe2DQS6baVb/o69XyO4wCn8Epf441EActqoHxplnPav6mfm74bOxUWGry75nH0xFm
yBDEp/Ekg+BZRlsHIc7YXPxJ0e/ZlJM4EcCPfu+l9wc9WSAx0Un81nLzpCzumgdjUdptd9RUQ81T
pTNNIFfwPMhXeO/IraD0sIDL/naYrb8Q9uX/JC69LM0f/Sl2M0yYruKcG2Nb6+acN8NHZBUout3i
LQ+OLxuq14s3mxF9/JuxbrtQ+m6vtgPLoX+D4eR9gHb1wFFWp6R0xVyb+on9cHV/IT5qNURKIMsq
Z3PAaUwMpIJpyn6Y+jgHhNn/IQq7KJI1n20PuamJABTR92S9jetRGwu97Sk2Du7F93HErOqpEuYe
gxebUFJN0w7bwVwjaK98Etun+yGbuxr6YUucBPPrketOWH3lkTLNczzZvMyY0/EMbFBW+lGRzP9a
BV2NRIzryTRwepyfaqaQf54K4MHEAS9BXmqkhUgJFByAg97bCGXPViP28D0Cdi4OfeQiA7669MtG
sjVjrEaE730WaasZdXAP1m0dn8OUJeHkXVB1+ObiwTjI4mwzw4nhyBkGtdj70/j1cdhetlUrqPuX
QWvsAfVsnvrJv7DPcK4MGXOk6KdnJ8xXzbGQdRm4w24WTIzCdDDFQ/7cFwCM2hCVLxX61SLQzZTq
nSLK25fqMp1mzQIRjMyok9V4fpezT2AZpNjQmCmPCQZT54Cb4LgZKOiAGb1E2EGrqrYDvVmwP2AL
oG5K31hdK/5s9z36Q+JP/aUP+Z5jAj+V7KJkmQwEOsId8WlP/Q3iAdnjlrANw+4Wvj5HqmhyNBXd
eomLxcqCG3ppUo0oS8lHoy4n8AAdw09RuFMCz03ui23Bp4jsa44yuYw9WyRHj4Vl6bddssjCVt6m
BYec5bkopmx7mLOR0HuwTxRMZ6hD9J6IYOBJgk6zXuf2oIINIEEKdPApL/cRo3iMy6eqL4PtLKt8
cJ7eMbzSS/1t0zURuA+L8Yq6KSPUGmOdwzZebj9+ePkZKRYJACXMpZgs2Ztss6qRcGwxnfBV2oe4
QmPk+z8Sa+2mKtjJmfu0hoiVWrPb1ZyC3ka9K2hN2MLWqql88nC3lTNIe9Eb1FK5Ax16B5ZKGsdI
o20tNXeYG+3dNo8ywv19n22LvIOH6rZAPKzgtuSPf+GoUW6+1ZHkHqRfwagodXntvnLlTmoiIeuk
HFsn58ZUC8IZJo76R06g9A/dQtHGgH4Ra2XThZP9Avd2tOmPbQYcoNE89CICL+NhCEGeRGrcWHzA
ZAo/9GB4maoj7LrSo9n57Yg8I9CSMZHV8pc+wYHYnmeVBTxHOZpIcuzzi8mgr5eL4UuKmf7/IxLu
AhN2pdZxh22DhJpfmvadmnia734ENaewzqzUj2KeRxWkFGXi03YO3kydYjnRzA1+Xkmu9jGJUl+z
2knv2VAASa2NpmSJu9JxeTstgkhXJQV9kjNlDw1lHSSu2I49MOhMEOUAUJru3bt8VMrkUss66SGo
3U44YTMF3ZBKTe649rVhMPzZQgXccvRE8ZFiJA/2xWAakyJ1QQOYlFAd8GOXKIYIJYNBfJWDBGz4
ysP9yGBK5u35qyVZ/+3XX3+bCLGjKEcwwum5EA2hzjPnB8FLBZE9L2oY03HiE4yekWGdpLKYxFc9
CecuWHDh/rulbkD7PaqlAtXwXs0RxnwCGPWopKg+SGD9YTq/IGZF4nKNOlHKK7j7f9C19+X37knV
DSA+uT7AXnNfFvqZPT3SNq58iSAFCXEs9OI4NajQpkn0kWGMe6A7tmn2WX+dL+LpoxSAU06qmrvW
ssgs+MG0NfCebTRBiSE4ATCE1hPwtxldOWPiGfqqe5Qb7gL4Et6EwWl8e8GtoA/NYsF0Tba/aYby
lVmwiMWRQw84iwlPJrtj5caZwpSXvyGKXt8jN7OXQ+Ci3L9FmSI2zacqZvRBuAi+neIiekDkF4A3
m6JeDPedh7MObmGYNB7t2R16ICUVoE1p9N72G9jwgQJ+MJNdd36jnQdil59CtWxVatYehhhUpL8X
w4MJ/kflbkcaC4UXtdTsg9RFY+jPj09ROuFiGsESMEaUkqrHUQZGx52PtjiIC9Y8WzY5Pc4l3ZYY
F/3cpCCFKNFpyakdTjENlZi7OH5Suvq2Uv7A4Qrx9XLS0FxaY5zrFvyPEmRIdnO0whAo+x7W2wZw
QNUNJp9zmjN4marKxvzlHZ9OKINJPYWMpsxlvYwNcywg84QKmwRw8E+FrfLHZAVZDC2+6RI9AJqx
J4BjWmT3OZobM5V8bCspCeXo+SrElqx9hVHpEhSBQPz8StNXI6gCVWFJk+pRrC3aNGklpUszGzJ+
xroha7JDAXuL5iWtzgGpELMJpH5KYgXiJCuKoKbEkWBQ0/AQovmYMcT5yyIAbgEbilVbcTcDFWy7
02WbO7fUMxUEcWTxXAghednriRRrMkJweR6flj0YbMZKhuGnszzTa5WeAL+P7INP6AyMg1w5zbpm
J7QpuzE7la47dL1QOLC199NavMgLpxYO8BKFTie94M4vvVMTE8icBourhpblL/mrcRaqHkHXcmek
L5Z8+mwOpzcXxkPuVfj8B/jbSwIdS9EE7uwlhRVsE/zBGozm6XgYH9PuTViT7B7iTZfqChlYWByY
krpN3nAAx9FW2e1khmd8CVggwqsaOQR+rJisCqYo4zqvABBcG0iF9DT2Cz/6SaY55Ry4+Xag4LXV
Hss6xLKZYXEz0USMQf0bnaxzIku5aFu78vjOjWfcPTWfNQOwKwXlRRBIMyb6nuqGaX+dCQQhBviE
/0wtVR2FJ4UCAupNnqOzcNxldtjaAJaliZvzgiHp9RJ1Zp6YxU1mzBHj6hhrccKApr90Z1K/fPq0
s1bDQA9z/2S4vIR6f4S1cGTTxiOv+z/MotH9nCILfjSXZsVRpEIM7dNH5r+B4Zjp/qTSdm6JkLQj
Imb8+gaB4iHxo/fg1LFBoMuJbigWrCqYEmu27su+RjrG/bOWcOvZUCsywrN12OkJJsdELjMALAVb
i1D8EYHhZOyEG/BN0vXcGFyLGs3jr8ipR3GLm0hZ2UbnwYiC8YGv0W7MDJyH2LnXnv3Xm1t/2v6O
KVNAQ54IX4wKaDt6DnyBZWCc71Xj2yoAwiI+03IN4zlGvk9NpSZiVc2aLwiT4fC7CZKyxwphfPe3
s1m2nTWOYunyLHONR5WHBMetDy/ML7oYLpTg8PYWVMAMds67gHAhYx25Qy18Ewv/wbqPQL5IXunk
a43Su7RWAe73iJEma/HBF7qPexq5A1dzeb9JN0RMcPqlXB8WYbwpC3Ip/uIJ/KiTbIZgQ/f6NkPc
0rImvf9Xk5BGl+0HQfrRtfbyCDmLqwWFwX6B02p0EJ8ZYu2ZRVFbl+iQ06kVja3WyQ0mXVVyRdjQ
WeAOhLI+tvaUAZ/vVAI1Wuq0j+c+AeulWSgaWBokWXuedESZgeD+kp/X8Ee3fahuJA597Gy11fZr
/aYh42YMgYzozIGpOJgJwfVQZHGQKx9l4yh+MASi0kYnyrY1HDfmzq7U/M3K8I563+rRoJwRlXAo
ynSi69LQs7lvlk0pmpUkMIa9tbpJ3wwr02vnTLZoTlvGn3TpJk3JkG0dyBmtyBakXL+33vCTG5Gd
F6t7BsgEYe+A8LgrXZCnhXYyma8mLTXI8MYL6qav3BnMgS7W+ALXIPAf3Dw2ZRI/La86HC/eDHE3
ZJd4oupO26zYGSutkd+uODkIcMVSrkESiF4kDd2ZlfhuZRXR1iCekoMeSKRl7JcYjNBsh36xliAy
ZzAzngK61VuawsXXLPqR2lFQ/hoTPS4E1RbPl5XvWA8hLZWuDv9bSeZgpLORS0YvOrhVBw183ANu
UX/3982xxXmjSWxBEJyU4kd4vfV4UasGlNcXzZr/LbzW7OjFDI73kaBnGMkuv348ixCNB0tjAIfj
1INU6Z4idJ3+HVsuJM9t3MGZ1fy9aI6/mR6+rCf1gjaGnmnZVUD+Jsl4Io5fRDsZvivBf3XKWqj+
YY7QAvh8BD0yXC5ctLUoFIhiQWH2Kbgdh66ItngCbmEJOfTp/UTHIbmuuaN32KN7A5w+YYscxo/l
CNpC+LYYQTldwYwn0RBalf/hyS8TPFRZ2Un41Xut0aRHp3SW2EAqzsVtY1rDrLpbSBl3HH6z2D39
Yg4rlgMGkxGpVJsp95gS5eq65R/JqzaPJVYZ0k8lMubM6WuvJN0FXeo6eKCr+5Gq608IRNLbbKP6
kKmfg6FK6uS5zw2S3veLs0drTHybEkt2Rnvcvrnup+thaCpnzUxWzxWUpYz6NSQViNAvLxIkh5E5
XmfEeLvmlB8gbNVGfye32KQ+aJJq94e1OsoU43U1p4fJs4h6wQbUaY30miSQN6/ymc1qfsYYpXka
5AiiB3UeRLHu7b0l8wO8Ad6cZsLD0IIdnYM/oHHqcubSiy1seBukokCZiq4MJ36PtX3qW4qtG6h4
BoHfD6EGdWcho3ynKX305hLLzEcX8MOrnImNxpYwYndN4Ocny7DQdMB/75LsxS67ZsqAJez/9bmt
GoxySc2fNVMHJ299aZzI5TvwrECLiFdysQ/0YN7daAmKkifrjUR+MTaTyBMWj1WI1KE3F0WHBCeE
DbW/znzzlSk9Mkt0xBUCIB+5X6VlWQ6tQO3b5NYW7JH2Eg80JoKuiPXt/65kxuzvKjOeJM8zbkNb
Qndtk5og/UvxXTZb407/0CxxPGiEUPv++5LQ7JsgF85rzmqp8wdzmEnRCFtF7gQz7sICjhd8wEDm
W6K0G75125iTsseP53D+PzVY2H35eOnH22wEQe872QUcJv55tSfxpCdo39REWCMptVE8xyZKKTmU
1M07bhb35kVkIhTxG1G4yfF9hLmm6Hi5fOWICL1iSdDHctH+h8KjZM/I8NjUuxghWeGNm0ldCdGa
z1Cc9yvfUyZtQRqnVEbA7X9mQDctACwkY6TGcD1qc3vSDOWcJ2PoAomEncad9CwgO5ZaJymemPt5
y/VbeVQAkB9DlcFOPOoD+fGAl00cVS1BJ9LeuY+6tuBkHfVbbJhDPlnIvaco5GPf+fufmjbCTBnT
ys5uWPeuQ4hHhIM1YVV8g2mtfRbkQ9MnAJo0z96xMQ2cXa18RxcbzpHkJfMAwS9BZkZcahMEmD7V
0DOpasaeJqpo0LcJS8ba+KInH8/0CsyPyv2dU2G51x14lH3G4iYpyhkVeXq32++oDyxNqUNrIa6M
pQZLj5Ge9BZCFRefY5P2NGw7CkoCsTx+KXNRKktRgz2B3TmIEOjU6drYO9NFpnmxQf/4h0DP9JvH
hmXKoVilHdtgc6jIHgoLd1oRsCScRkEQUAeZyoGKKtKkfiJmLjgT8RtDEw2J2OELgOA9Ch6ywwrm
yAuqCzpsuND4DMreWXvnP/RtuBivAieKJuw6MFb5GDmVTz80H+rB0KCrY4YLdZ1nioiRsHojGnlv
ap22NaRpCZR68WSVY2Yc2tsbyQEvreNTO26wxSaKtNwR+FaoF9npDWCiKrQFXtgI8ROhuIjCt2Ci
nZm0FXu8Lrw6Ald0901zB1CP9iB/R+hPISKLFT20gu9BYFswFXKGjJqA6lxvEJoitsuWjDX/ldL+
O5l+n9g5zhjs+AatPZQmN9BTnoVpoMw8uC//OO/vYpicB2vf/2pCtzzcoVNM+Jt71LBBqrK7JZKU
8lvip5HZQNK+EzWq2HnjPXF0Gc51aHRuia1Gg9p1KsGJwrgz4l8vejtPUEcpLOvRAJPKElgaNnG7
p5XdII1/Ap/5HypHSUnLqBEc+Z2lH6Ol5NMlr0ZIS2XkPmWAU3vnUrl4041bU4AGoEmg22zGZlfd
mynQME1b3fsgKbVWrRXHyMT+hsXjV1evQvFwxK/jsz4iO077iBITKIHvwOXW7lHy19+tbYoAW5aT
c20YocJ3vrYetTRzNpirBfBU6b2iv+wgcIhxMq4oB2m17B6pXdKsILXiCSte0vHm7KCgYorTtJXx
HSTgAlqOGQrBBiOy7Y0rfcNJh+tCs8tjzuVoiyl7oJjys2h3wDnTkTMgqorF/FiQZElYWXUEZlbA
kO+MCqa8p5VLo6LymavLFG7T8cDKwSkTBm/PrD9OJeTt581+KTSdcj4Hu0Hj27CpeIxkEQovH/NY
w2KRrUPPJPTcSL9zOXOYTDhdnqPcOV+SbrlaLjmfprqWoFfYlsdAJY0yrp20n3k+BsdnMsVS+o9U
HDp9W3LSlCq2fcA0k7rXDDIyHcbYWreyr2vhwtTxj8q4ONmxevqaybpFTeMjuGcKo5y9hj1ejrle
AeYVkmnSn7lnvsopdrQxvhu1z/CyheoebAS1knahm2FknhgbUJ5kEzqMn00wW3nK8rcK/W4D9WkM
tNIzGSSbkN55/HNPl2FHlQxn3+adgNofzl8shyIsJ7zzL2s0f4G6muBG67umKthKYXwN0S6my0/5
IBEBaPlXdJ9pRGAWyPUPvZ2sdvYfOFkoZgFOebtXBkmxnYye9viKw0iCZHE9MEhaEEgz55/Kefr3
c1/GFLjXKWkX3YY5JjrJ+LvJlNJuj7BYOgiW2NI7lFORlKTnp/6jQDTjEowvKzkWckErvmk6muGw
Fyvih/PWDZroHU8CGgzizF1Kb3nPgvGunYM8PW0JGXEngXRShVKvdZ0bFzsUuV2ceI9ownkkJH7p
u8itZhsw6YIsIRE56v8J11kXmZ9HXkQsvBOSWEIzVZ+UsR5vM+q1LfT0HQ68zAfgrPeyk7lHezNm
0Cn6IKWDXOoepxNmQbDa64Ju/jBmDFwdxpCRJuYvpv6TU1J8FdWaZU8VVQe6J9nLSpIpehtjeYtI
6QWsSsYpxfJ9/rYd5LqpFCF0fVK9aMg7lc+ek58/OXpBL22oHzYS6tSy5lwlv97OVXPUzaTLj00+
MRoK588vw4SmvKI6gZ3i0G37z2rqJRWEu5rUt09DlR3m9mZ7eWzfGImHpKW2u1jEp/OLJ+gRG7hE
bcW02W6jW7rYy3LrHy5H04i3A7zobHit+MRhxYK2qBpNKDapmp8GYpzsZbbJgJxQ5PRZbLx86Hgs
vPD5wT9dDuiHh94c+kz4Kv5l376S6plNJ+gwqNzUWgV1Sqwrr5zeyDHLP2GovJhFfR29JPlFTH2t
oDJQeY5awHk+esIEwfsbWaCmBgrHQ0RmNFMqsOT7Xsu+8jFpKf3omx38SE/x/8JjQGsxbIvSifcI
mLdLzLFxP7X7RkskvLf5pCrG3692FAxGf6FSZHIkLdHGjNQYBYnHfa3+n4pG0TiKf3ReadTg8W/E
aLhdr3PTCHr0n9lSi/TKSoaLunA66zknxSpo7CppY5ycQ6SrsZKLM4zK27wscGZ6WcuP1wMtTBkf
RApU+rggj7hAORNTCeoOpqS694en3foFLYmfycaWpOBeecJ5u7eybXL1BzjoLwUNuXTrXYdWM7pk
It/06rFTNwiE99DWk1P6dEHE9qF5UE3yjPc6Wz96g4mji+/WXgphw8JCDVJTXhJ9GG7BLAEGGOzp
uHC/a1gGQSIBE90hkkZjbCybBenZJ6hAf8w1jn6WclOs4+ZOLC4mIRKsg/URSmy2CGBZhoJlPZQf
5FU5b/6Pw/cAM9/hjFFBYQSMu8J8WdbpXoCbr5TWOZscyDBri/Hcfz4xPc0IVyg6ms5aUQWsBlJ3
BUQGedtbnIr0Gnqewpk1KZLTldbVpb29fDHbedZxDlvB4vDbu0wiCq1/5d/flGKBbYLtvwIpHPaW
pT51eWuZVuollB84H6cANHE2ZlVQlLivtixKgz3ELiTBmW9bqSwPxLN67iRHnKO2s9ohrOlcHnvu
MqKzr8HUJDpbv2mHLvV+Ht2HkvrbW3uW/KZSJwbzDRe5PzXQ4gw3syDl4pfeEUbds1d9bejJijhw
KESU6gzdvbdMWbKiz9YJzU1QTm3T+934IUUg9RQxiMEPHA2w+wr5xdAA/eUbO+SAIqIisGe2SFxx
RHFhHVACpIMuWdl867SQLgz0XicssNo7iHU6qzp/cUvVFuAuNdJ1zDTISzhX2DtB8VZnnCP5c40o
P0ZQ91PCcNSWiGOpnRf+zTLyQPaxL/yuTFNCtkq8YtTRelEzr0JlSQDBLtaGP4QbtucH4ksafjTl
d5KzqU6m9WWKEawjlDUNS7Kbz6sbXMW8MttU2FlcTpW8Fjkd4zrzGOaRrJxPrfi0zq5qNEDOMfVE
g0BwQg23C5ijC021VtewdeMccn+JdM2THtOqBlflInvxS284nlypPdR12HLZVxPifjcCydgRgQLj
mbmhql4JE+ejZg3+Xb4UiisguaqCECErUrneZOv2AtnAKt2iWu4om3QK/8wAPWQBQrPIcCnhZGQ+
VTsFkjN8rsYVEB5Ol8LEul4SxSvJNnOSKlGByp+9ty6AlWcTLTdLX2f10ScJef/Y/ZAFuAp0bmHc
l3ALa0SC3REWcpPu/is04oTl2eAT8yNoeiEZBTGitdaQjtNpGZXESvYjhJGCdikEqjNJRUP1KPQT
4ZjilHdDoX3124uXdnX7hjfFAZMUC12uejs1c9wbo+2D+zd/R2lax/4jp6UpX6t0C/WDoeJ66KWi
3xQTF5mBEESn0oVV2YKc5Wo07RZsBXED2GyMQJceUDLZFmyR2r/b9NFqddqtFPNZ8OhJga+TP/3C
xSaldL1DsufE4lPLGuH3iXDXy3KNCZN94AgWrnKPQoXQYcozTIvg15fjPcRJPAKCuLTvVch2bX0d
bgiGNq1Pxu8X8KmRagQjkfbXhr28+WibW7/hsanGGGnVOVVjf2oP62bpU0emj9EbJDYvz7Yt2AFV
rzlyh19ucR2qQLwLZR/x4HysK3R6R/whpP9sKVTXUwddJz5eEP6JoBP4SZVELi9ml7XAzeYyNjbE
uDGIUyODe345Ye65GsL3doV2ty5QhBh7sQ6JeMKL7mI1TJqdE0JqZf/4uQlpOU4/TbVfYq1L7P9u
UNjcILn2tKCPbTwrAsxpqVO2PArRqCAM+65a72RrH10+h+WlZTsdSslc5CYO6h5M1ksgh60E3TNe
HnKDI3qRpKBbkk8uG4N215bv/JkH4FmlafR7uPIi8kNxibJSWEyxL6Gu2Rf7+0okGuKuzU3euUas
tI3j8gR85sHs0qUFMU0/lALXGdNEh3aE8Us+wSy+BI3N3Z2idUOQB9VxzSLC9ZXf0DTEYTHL7dLg
jVPIVrvWyUfc5pAPrdNp+QmclXmfAzuQQ2L9Z7gXxhi6/+IxCs6M02szPZUyE24zE4Mf7etesmbj
ByDkEVHc0PC2aflBmEGNI4ySsMfyFeNvRvqeDzAWLGBUlcIUqYz4gShZkufc/UF/ESAKR9JGXNv0
WpM1HD3cNiUJQMAUGttI3/iofCLXkyjxzqEoPmATBxQbpNSgUpNHHCuCKV5UbfCtUMhEGruUzhlK
htw4TBieq7HbOfq6FFEQojXzEKAiep9tMJDiIrIWRNaPkdNdjo3bEo3jBEW2NovRft1Smf/yb+9Q
v2mdRnT4SqtBvowSRfTun45CT6pql/wcjx1vHCt/1uZ5EdecRkGlTZSDthpAFaanzTOuhF9Q4XtA
Zitao+15d8V1vbO7jNqGCyf7nxNVWvIkJn25Fz78QhHcNlaRPmcCsf85vnf2WTDwya+V5EVRa+n+
qFAlgeIUhXW8Qjp4y6QBm3eKay8wNQUgIc0R+b5ED/BDvvmFGx5NeJloeOTleDt1wzaiTKzV2LIN
Stsa43sNQIORW74SOxbfoDpVPxxutCJnXrIg5UcNnVJ0NLuXTs5r0uV5nc2q/gsX3LYtpLIazlrn
/oD5NsQrpE1oIN5Fx1RFdY2KwU9DwJD/nFvYz+hOCy2OwqqsO+o6zHP12bYrmuEu0yCPGethPsiv
yGqLXQe9O2/L3KqEXZypTFhiAChqp2g+vWFwOQrf91kFKaJxcVy8zA/U5jMzh2mXNFk7w7ZBLNfR
54e9qkElu7f1fGVZFc6lTi3yCxuJ+MxqaLqinAZmahTuQfSkiIf8wSrnMEM58FhSwkMkkrdUdwoW
fRT1G3i/PIg6kdPEVWaYvNapeM2RlxUXA3V/GEnAa2hN2DjI6seFJOafODeWlpNn8uJpPFjsuJEx
bbsinUYQ0Olhv1dsm+2l6pnp0y4G+E8LCRU2fy5IBrlD6tHqwW57cH/JHrQSAEvNVoD1y8MQKFJM
ILOHGi4mIcLAPa7yfeo8iXwDg5nDk59mSv7cmVmS/2jlYFZC/qeAFSa+rdVeQWZBtFz9YssdYvLs
NoSvz6VD6guliA8qwkNxsd6nw729LXZlWAqg6t84ZOxiw4G3H/DcRALIosWHTUWqnK5QoeiD4TIC
irD+i7QJ2zGjKobR0m+kMK9MEnIkFmyDInIIbNpUbtVO4z9GnTVq0bHRUC8vmDYzXs+WRAZVSywf
ZAGb7maAFtXkU1Q9wq7J8q+9lBGWf8LYTgSa9OnFD1BC384ZB1goAd/KBmWXYHx4crJl7Ot4ZDdj
VxJI1l4PcSPoZ/0yGDz8/K2hVyZFOLpsahy2/rmJdZnsOy2p+P8s4jk6RT3TuTz/MOaOHuA1chv8
uorgaj0Qha1fcovXqzqZupgvmI+vG/g3QiUxzGXUErEs8YciMo7GGZv6nvUgBjsEfqBB67PNVNBU
KQijaSqYZz7Hdl32GxDmQbUURfdwAswWvhf8GuH/rJDsJwcTp0VStTTboBvqE4r2eoNP74tFVG2o
nFqESQmHQOqZL9FeNpoNO0E6YYjubQXngBQWitGNKAXWRG6DdlwwSzEtFQ4oSCDSAf2R4cuxCj8s
XTGIi86c8KF2zvfA/iBIM1dS91gu19cLfrhHj3m075LwOVMQhG/RXQ4KlEf9muEH0qj/ojdPNGTC
vzOPlAbcd0eXiJNmG5iga//Wb1l+UJ3nEcx9SpP/apttuAOWv9nzApEfURTFJhWO/PWCfFQt8Jsx
8suwVbvOUwIcJLCpdp179F/EuaedPE/cnScPjqOWiefM8nA5icUh0CkAhD5FNARQDSTxYXE+Cpik
z/KHh6K6diYGsFPUD1Z6eS+RrTazIBpm4FHszB3c8WnXlSSzuqA6jzvvel7tK2BtgKE7LEj37dDa
CZe9yl4rq4aUCHDYPL6k4lqFU16ZwykakxjeKIOAdJ+s6N51RPaYFX51iqfF27ErlLczYa2YUDLy
kc71d+U4+HhN7hVE3nqmPjaT/qehnSRBfAl2/dKXMhvUvfukN4q5kSay4RVfFxzAMlNycw44p55J
DVZOWey5gA0uS/Ai2AFn+CGRtR3g8OCSvMP4QdcXro+tV5VETkdE6d3vYxNdp0CnEAyWAZGK2CnQ
EbA2Brcn16aNaSOlH+n+DeMPPNBgsPMs0bDbHHKtWSJo+lL0vQDjZbYP6qJ0odvevfUYJGmNYTKR
l2tL+amuxo+8H2CwlQKq5TbLDm5GCrWzTxYi/S2sgAqgI1a33ge6/Hh+bpyrr3dQWUuMp2HH1M8c
fKq3eAstIRg+G6hDM+W4PkdpQmv+L2yz6rtpI/ZkX7UImmbnqp6G23Ko9aph9jRDIadoLQo/jNwd
TjKotU5hOgVDfXGe2Qr3W4oUmkIoZ+6aBHqqSsdckX0792NVpJTG4XWBOq5IZVniyGTCnCaxD817
dqSe8v01hrj7IDK1yQUrdj4QSzL2qnHYfOw2LVokR1FUoWRwPUCrIREG5/GqsB0wlNj6mUd1v60i
pmL8popC+LQ0b0b7vk6hfuXiVqnIo13SZ7jV/gI2WfCoB+9NmIvBe4zezHHu0CU8VusdSFG66eMy
CVFH4ZhRwOT+Dh9p+fsw0ocaosJSwdhf8pON6u2Zhmpm1Q3lOMXXtOONuGTVSPW79NXotO5XbPQx
fLYp7jK2njIjBcuhhEnxq+QHhrXYwdcAEM+JAX7+TZ67mOiqPgynlmCuNfgCyqHbIvrz6eg+X9/r
LQfZxnLrs8xbCttlX8QT5q73uBOMCzoO/XwNphHlSMj9ig9LbQz1I/lTNSNWHmzlQ5ZzWsgTQVx8
cz9PaHTqSzzYMRwAGgYBEd1oz3EpVCkw+Q7noNG2Y+S7E2g8GbLOiTD4vucv6RiVlnhQ+jkRpscW
OnZ6ywceYHmfI9t97DilGrlJDPfO9Vv3lki9o85UEA4e/nLBfZv0o5ROv1csxj7JMm8jD8pCOWT5
uRvT6RLwWvYQvzYoUGFnzHmK+ZcZlBS9z3ShadwgDwA6MWx0uXZ+IBMmZMH7wqFXtMhOU8MqC89F
r55B3F9Me562dEVcMT+VqZzQ2tw6H1hsIfbNeWV8T9sYqMa2AGgtuzCoK+n3xhcnSqtz8vNabIeW
+8zohPAfi9uUXatdG/o19gGUZZI2A2FzFq6Vvmv5gKdUL/L5FFSH0F3nPeqDtiQCZVOWyBXD1CdO
Wl6WIjPmlzMPm1tHAG8/6MW3/uAmZrUKR2GVFjlTHCnG0R6dS5qAmbPrSX9o3XcjgU2Pb2wtBqGM
9svuIbTzsWnkf1OmIBsWvshwaqLtBOFZ6atug9eHG+gln+7ZMecAcMtLtpTWD1EOPBsCSEF+6m7o
mE8c7vRvdKY16Z/XqWH7YderJKSVN642xSs0pi/nBPG3GNE9BoO+oQrwlJbCZ3zn2nRm7s+QUGUi
agXMe4Xk9OV5dT3szMlXWlbmohO7doX5t6d1FAIxNIqWGDiy9vlnbMNOP/tRnenh8kRQkwR583y1
6FY4DSTECFWqVRUbkjp5PH6jBVIKexoBSuUcbTRwCXoXVvLjtfqz7PGaxsk2BtkKR+Dxh6oDkZdh
X+M/YFw281klJnV3LAxnpSU3maY9nfqLIhRzT5gYwhJPwl2MzpZPMtPykzBAmh+MAKXjfvrsauwQ
rg+dtj6tLOUgwT4C5/jBZP/v568Dt6YcWwP6o31dUlovnZQ+LFrsuhsCe5qs9gqbJuptYUH+8a75
0VNaDQBjcpA0U5rVY0i8nMqxcpioVHrKSGxWvTal2sf6PgpOyTypZWvK6dzczGR2i3jIKTvfmdRE
5kNNsACXrCKv7h0ElhFgKXmvAOJpD4ct2Vj1mAoAvszb/P0LdJHB2ZNiMlFED+hXBFCpFYjeeoGH
8XwGyYk2jWZ8fMIlwtU77x7BUP8NaFda0iXXQWHvHYowUv22LoitboR2RqAWXliIXHeshJd0/VW5
RCpemXsOKECM6n8+X3wlh3JJQMR8tRhCcQNJ8eLJpIIX617P3Jb6IyR/ByQlfGIJvM3lCZ9YozbL
/hpoIu+5+XCp1dipI40INtJXbF00HKgaEzIjmqVelPdosJLmFPm5RMqm/cwzTzajbXdmcNe2xs5X
PnVzTMni97UHZ0OgyF0jHfI3QZVNU+AYZYAHnm+ZcWFXpNMMG+96fuqZZA2qsf/WtxteoVQc66CY
pw3sMSxakvjd6SC5/gSfSYGFivN0/089XWkF8DTIRUEKmZ/M16W4jrKQvOcjYuHSho99hFvysnUJ
q18Z4nGmw3FpbPWgtBxpeQgDOdkVO3CRNCNd3a3o+QvuBlZw/KOwPUR8+99qtj6Wj338359eDP50
TVta8ryLhGrNizgnuyNrZBMeFDLTTxjC9Re1gypLYDmEl2BH9Gk//VHr0MDPhS2RrUGKboLoRc1A
9hAgDyb/4T2iadDP1RFbv/CvE29eI8iRPIQfEa3Qc37kTSDKRwglSOe8obVbxP6VEs51eRs8FUSU
RpWTeA2OKZTo3ppSC3nMsqFMO+llu7ZHCUvb09/wnbsuj6oSHYbuRAhPooTCi4DKUqiKPp9GeD5a
cYp7jg3AN2Udo4s5F0ViU3aY3JYcqodeiyYvYXIBBBBGiytNxY9mHBMOuAGh4ZSbhK/OmZPcA0ST
VJIJ8wBdRS8r0eMZ8Cci2mjP161AxiV2U+9ItB0np3fPv4c9zpN4mR1SXwMmd/zrr4wnfm6UiPm2
da8djU0PI2zhSQxzZtKAI7QEEyCxTQxQIHJ89UK2HhLAanRqAhiOyb21U8k7qX/N2GvYDDn4hGe1
abPcIMcf/xpWhzO4njLrfgrLYOqU6wfSFag4+lLLaiJQngkqoQiBfZgT+LUILu0qLceD9vFOQNNM
rrRduwo6YS427LeW/wYF6UzeN1sF3uuuqcYZlGSRJQit9IITSf8dtDZQv50Z2ZxqMm49wvGQAE1L
nDThOMRa1MqJMyG63mTLDtgv9WFUUPgZGNsuQPGG2Ky/3NGnEbb9MdvgERCLGKaM2iYsSwckcn1P
i9LoQQOQTD9t1FR4HNUJbAF0+EPRGogRwTTVgqJIupUYip4ABuh5Nmv82ExIjySQM4RuFoVaOSr/
YLqPpUDmygCMJK8ETn6q3FibhP2/bwVhqp5sAZj2/vp2sGdETd9+kQrO4BvbCQUiq9LIxHkLKKqR
CN9Ru0Ft1O4LdjvX2J4Z1VUPmngdHvlI+VUx23HcbdcDAGz2EkGQRju6/bxIYzCoodpnGofMbI76
AWWXX+V4iGFPTbs/xtSn7D6S7d1pRoHpRZtCQpk6knqvsyeQl1QDB6XcjF37e3Oq9Nbc9uifGnwW
6wM5ECb/o3Wcl8aiBVb8FR790wvLHLXvEketu7ZFxj4Spd+rnyXQcPrPmASiSaay3K87QOkaSCAL
oEaW7JFdqR3r0JJh4nGUj4nxRCAh5Evr4yfZkVEVrcclxqCd1s88RaIEZ772i5wqsR7nsKoCq64G
QDPHn2zO2iTSxIxjpN985r7rJL0ZK5Yj++7QptlvBoL5l6Yknk41eOMkzVE7zNElS/6DwW6c42Sh
LJym/C39J49KWDXzqvRO4dgH+y9QcaWv0FJ2ez+TPlzBUJQfIRkV7OBNx3J1TLZPhBnA3wzFJntt
0YqZCuV5iDI/R5o/o+IF9TKAyv+kjAxN1gAlmS7heGOecMwFbE4rFe6VnyZv27IGfzbpSrfORt0j
PwcpCOCxMfelgruB1Xk9Ka5RPrVSal+K1qEoCrU+gx/1vmPxVIh1e5bJItl/kVkQ3Zy5EWIsmWzv
9ZxLlXoVINRauYMFTRQRN0DLjYqVN3PlkLF5naWm7E8zmYtblHu0s/517wk43wL+bxk8o1xtKVqk
IcA7nvs/VlGcvP+1RFaNVwVPRAeYn2Z3nQxoaER6p/Z4foheNu17+tIePfa5Lb7VhfLwzhTqhsnv
9B/sHFNskwymlZdgtES+LtbZY1RvZqn2H/9eYnce+t81VpHiemlYMDsaLWOJ9olWzwSBOK2KTzWK
Fd5R9GcthS3sUpqP1zt7zLtm+DGbZ4oiYJdK6WygtNBIXqz2LhSEdtQsFlvHUG9PM9gMwahJ1Lnv
L9pr6mjhit70SU/W9tIKclAz9UA6IpmBjKZ0pgCsEebi5FtoNrh24DRVD2i38y+B+1Zze4MN16ro
mPsH56zWlL0E/fa9jb5bX07QlQiMcMP4WE/dbdZ6qDNyobB/99fibkCEFdb/mCXOGhb4tV3QQG40
kcJJIezz2WkUwrhtjsrCZFsL3dfgd01B6XnHVcvoQklAfOju8AKTwU/QUxTXCHsjRDLHUxmd1ovs
rsRcH84yhMTzvjef30xubIXDr8FmzZl2r6JL9IBOztn6qU2Le4z7brskwx5i6MPC+t9cvGiwd7L/
EjiOp9YWNMwxRXqb8vNNXmZLZiXqu5rVDeuT4qe3sh5FGQGhO0RsRkUOce1lBWsyobgs8RNYc7bh
F+aXga9sFonQwHRW0bfeoGDAYJahx9FNb3wf99n16+f9vDJ889Dz+KtvYkXB5STUmvBJD4fGvBoz
mDaL8gXR7CoW4sX7IlQiy/+I56YfVltby1b+jf5I3yrto47C6GexWPf1ScNL9XJS+Wf/u4/+0f3E
uEnGFBpatvlFSKe8IYWGIa0Vm18sQmEYnH+Hp/o5WIVvSlDd85JXe/aSLVaOXK0DdGqfuYtCfhtT
MTXlIPBdfg47iBT6sVd4Sm7UvGK9zaItIvpzD2QfG5NTIBkvWI50LdLqtiHYcN7fvmXGTykVhs66
vL8grm0TY/zd1sOXHZflQAer7tFwaJ/iFsrnI2O/nm4xUJSO1Lfcyzxgtcay5pAw1tnG9jVD2SwL
MNFqme6RQOLgJrrSEQoZKgaM21aPJX1kJcNrgG1MDSsW0gEKxFCqkbD60qINdJmxhzv1j7xbPNUo
XqyfaAfdRAv2D9FILqGbYRA5bBrU9gn9eT7WKjvz5MeKd52qwX1a9KmNtPfjqufYkmXCkXQnWkk5
RMtKa/ttDJpzUD/Wlf0mp9zyxscTEhbmhGimYkh3y59mG2u/nUGUVEOsd7H5t5dCJd8FC8BP7uP8
TP5Rry14ai46w/FW/ZyuxdgMbppJcDA6GsN6bMO9HH4oDuS7r03xfgjr4l4ypT66U0JphKFPkYmg
hhru65fA5/JkUZN3VIqwp+CBk/VkwY1ymuYuUOjyxJHLVBMz0jwWTfMSaDPXQG27hFWZDXLzzudh
0vAOC72a8Cob63oRgh5VOXJ7qxhsh9mGh+TnBSbX+EJVdS7Bw8hb622ZCTw6sfuh59GpCl9Ws3eo
75ieqbMX/UThYEtnuJJBI3NZsq351YyZj90SwmP8Yr8kMrHYLNCMWeO7xcHFblPuJ/ZrxoUX+y7h
hq7sqq4+zdEKYw38Ug1j5QsFKyhm0yo+zwXrQxn9DfrdrKC0E5QlVnWkJ86eWFuAvPdEHJEOmgEt
IJRZUZ3OCDNRQbf2twlUZbm3/DIp9dP856vXU0a3Rd87NsutYBhyp+f8DH1NRSu8b4tFloRpQCWq
XeK2o9LJf3Sluy2/dch5CCk5U4sMc7sSqlzaEb0LTCFvD0agmleuM7x9oKLz7T9Ctmf/1txZjXp7
CnkaIb7pp4RFq0/GuuQUfbOQSYbt38kjLPlmBcjT3e8t+ZogEAQTjA/CnLlbVIuE8cCBGGiC88FE
YRWp6fMfE4eWevjcKfSNgsn+7DUJ87C7QcwaxnciivVhpO8cOhc2FCGv8zsItHuJBTwJE3809yS1
fUB2PB8pEq21GPcDNaL3rqVEUcdLlH9EQNg9VErNzvlLAgUDUDxIoRDtUX7PDW0HrzpQ23NCMXwA
iX4nG+cGEO9gMA0K+otd9+w+k/DHnNEzNmsZj07WwADOpGZERKa9V4/spFvSnDS0Vu1HHExtgosD
YWgquO+WkqxkrYN8b2sriP3R+ihhu0Y5cksgIkMlcTeYCoW5oxX5ruXqCvQPHxjXRbo+J3ZWeYQA
WTQDL+O8YrT6nQRwDoQeyBWaiK1TRar0sA0TSToK/GUjJ6RlyVrPDHnvwSR//rTT9fHsHp+4DAAM
89TX/5BUrFx5IhOVbAfDFNhfMUlL38lwf5esVomQwAqlGNybxSu4GiJtpYHx0rAE05FQB+nnAH/h
/dzxFxm3UtMFhefmFX8FjHGcbz6sQJM/lE+dwlg6uCM5l55ov4GFpCWrGW18Qc9nb0ElnqJRdgq7
kideRNRVcWejlOr6OWA2gWDSx4HR0lQfizE/5FRp3qpPIA18dmciB/YKL9Yh7yiUGdV6bxKtihiP
/KhSoarJxqf7awBiI2MrXUZZj+h241vtsaOMiE4V5uPQYQBioPomzfC4e2N+xC8z+66o/4V73u1P
qEINxK3Mj++Zypr5tFSICV+5Sis7YAUymbGWPWSGZlJFyiP06YrFwLX+vjSoBZfviDgcSuWS29t3
I+CLeD/JQk1rToHoRcZvEV/wovL2B4SsN0SptGvlKiT6LiNG6lDoW3uatPna+suqcJ+EM/LYGePd
mxohcC3j147ChnRZVyEc3bDyXN/cMFjzQxyLAwIHbTx3lkD/vddlS4vu5SBhoxab1f7p0AaDVCat
GMl2mV+XgXb0FS2DfVsPRPsKyk4WjA54s0yDh06Yh4SfVdbXDjc6HgH5vkwHH9eQsKtTGNoSObme
l6l3Z5gOK/ML/gxDaNQApJyyTZqkENSNmBIHS+/s5/exyAvkZ/Y7dhJF0F4My0uug/DwLY8RzAXg
o4hGlf39sMfXEbhoIT/wc6e1z2uRWS+bRmzXkuok6gdg2AxoE3OSpIHLUCERZq4Av/bHNMMQQjR0
70EDXl9hNF+CM1IpeRLyTj/gCxh5Fip4SmJiDKwInNbcUmezJi9lR1ZWcJqVwd1FMnvBG8nJaZit
Sxq9X2ZprAsWisoNoBJm2jxruEzIS34BKujxMbD1mKo0tBNiUMU/mpaXWWe/NVPCHRTyPQgpzyt3
1iG1eFp6bCZ1kMAz4mAOTF4BJvYijj/ZHF/Ac2opRWOcJmXjkW1MmTXMw3/HlDbcB0ke1jlRHieK
Y/bYsGhIpJimMJvQHSi1KtKCS7L5T7UHcUxsfUQ1kj66mClm8WQzXJxO+BVHuiZqFO/s4z4QAatU
iqUuEI/lohFY3z0NtLcaByXFiPLIB37oISdLkt3g27xatFoMYOmlugClYODb3mPxOdXq0jYJh3yW
1g86k3nXYV8MKsKh3hTc8ZIQamny1byJLzzSXx3otrCeTLkPS9TYfRiHlWtCVAXkthSpqIRjOFAk
HPslkzNaTbIPqCVKmfAs4H+qiI98LtYkPyvMx5RDJXNPM8P8/yBHisLRZ/tqafAJy25Q70J+uXQQ
ZDzZ2LOyZM6HPp6GB+laglPhc2/BG9U6Xt5Qah58Nk7fkWG9lrAfiqk//DUERwtF6I5grdfQuHMc
XRPY4kYIrYr3IQRrbRsO3q3pXBh82Rs1aHfv2jeC7Qzd9OWgeD75oI4wnDAPw7VevkdQRC4UIW+S
uAPM8GWcR88wdRrl6UE3+/LsvkiinTBJO+nabwh/TracuUlWy3eIuwRWvYHk+EKd1j0uFJsl9Qe3
k2QDKHm4Hg8+cKCC/J13Ixu8jLrPT0/Fr1Qb5zT7RceIhZqqzh9T2tXS8DuM5Ot2eyc29yzfjQq4
MCBVYWh2vVYdqTqD7mjdwEEgpeVKGnXNh0uGKpRAmW+Wz8vwOvyI9BYqKlW37WFsjOYLdeDNUDLc
3GLsuPaKJR3Z/wjbrdF3mam1UrqBGIMHB0AWchGYyadRVwgTSZX2hYTAljFlbz88jCamFSWGrF6l
31NwvIBjMSRx2+VZ99x7krpvUonkY/7at4tVBUwH4hLVYLkmLkbpsecFvMqv2jAv2E1AOhwempQV
GwBiNHQ9pvy5ZG2pfTs2mrdvqavQwFI9l/UEC8rgroTWAljWefrwnSW/QMI9auJZdLJbNyTbG27k
Kqgbs1Dn9kF1SljkuxXz70JGuEQE07gM1rQyEsV2GbgTfu5m26DP0MHbxFrrYivlSmqCsC/U6ZW2
3ju/DkCiHQtG3Du1blsbrlmGHaW7lY3KoVbQCrl3Br5BFOOulygwVAKgnUbPTcKhkqcD/y9TleiR
3pdiY72vaH7TnW8329HThwFc7v3uCDCml1f+oDo/RUQI7Lo56K/81J95M6m/qi8WRgFler6nYSqW
JfdVIQJ2gv11OLAhF8VQrq4bJjQyiuM2Xj+HsS8p4NSRcpzIfiODaCf8rqXoMUf6rnDBxvQ5DzMc
g2SXqyFCTXhXkYaIngaM/kqfx3wy0VPbUhs9y1miN+DF3p18ZQUbS4IqmalFVMVxrr0XNjmDDog5
rTLzx562NDfS4sjb7EkTrt0f2JZmisf6Vxi3wOsLkSi1hdtlaOLrJYYYiLs8LsvJLUC2SO52KM3Y
SlWl+HZNNSGZVB3o/fnxi8yEIWzuAgY+yEBCRmCKFTHPXhWXvRHi6Edy0wlkfpfM376i3xmCL7gh
P4ErphmoeKyQHPC0rAkyZeQhR42dxN3+9ZNB/pgeYVYKA6p0BM4EdtOEp6dM2eI35CAMn3Kk/uXw
0mjNKAyR8g/+dNrg6T2UwqlPrrxoahIXS4e8i5T64t+1+fIrxWHPL1es0zVEGETTlXGydM6awDKy
q4Uvm7T3JmHwQgGIVojFVQq6K4nPGE5OUZqI88ks7FcKXJZUnB7g1FeEFtn4eBK3vHoprPKRpQYZ
HPVkGTBck7ycp6+wLPtYcSfbsPK06+KpJYSURl/EL2xfimCfHD++wvnXNACAX2dlpJALR3tl7NKl
zxgXH9MWBLzs/5NjtNvBjwsoAZzztDRWVMTyslyuFPc9RsKRKwB+6S8V2PpgB619b2VF0Nm+UMy5
OAdSVMtuujaLd4hdzo+Y6KJTSz1xPBL/BoyU/VHM1iAd5ig7B+rvVpB4bzFMiK3d6Zj2XbrYP94Q
/CwHDGj+sjDNg4HE1q0voNwxpde2YtylG6xExt9aa8qZ01vqd1pbEiW5l463Yooqa4y9BaAa6ah6
nDIEiXhE8YJK4QV2IVGn83pcw2GhYixkMcqUfAlBYxJ49wkhNBVTV7dkF0ZCTzztxloVdFKrUxCD
MAfP34dGWdRFFLN5PhvvuKKbvbJ8aP6+wHoQHrAd9pqn7jVAEdZl5gwYVhLgK68nLf2ljCBnCn5J
c9vHsVhHMtgAe6n2x6eAeB8Dqush/qF2FjbBEaHxnekdyONbXX3oA/Kh8GGBwbRoThKl1iO2H9a5
+OaFOCgAq0R6Ox6NTLd02+zAm0kiYDGgcB2SAVPYSsQVcLUAlscb8GFuokaiXRmeTP9+HTYA0MVC
kke981eF+kRTEfEnbXHJBbjMgGiIAE24oX2X+gxj41+cv4FGL4nMiHXZtXEJB95Yv9PUfUsV5Q9V
77DQN6qIhTqp48qCwVdcIDtDUXaFN4xEv7RvqK4Pw1YjvMVRHl2XmX3ZUjuj7kuveRYO3QTdw0FB
d+9QfWJ7kSm4MpV2hTCH6CKKGNrL9ASkAKbNykzHCW2AwFci2eQh6j7T5WDFwwCoUQTm1F5+xi7A
umB7/hfF7SkNP3cnTrsLj/XTbIKPxrCmncfgsJNFgl/Qn8sNhiwTG7UeLsISi5fkJtyPrt/IPOg/
ADJSC/DcfTjJ5Oo9Aw6oqr0b20M9QUP9lbkR7NN0pCruGtoGZ5oLjzSIyLXt0WY24LVM9Cgx6fsN
KmOYgoeJmvJEbjIXyzHBlywolu2DQl+T2yk9olbpFSWgFdClQ9lGd28/1M7sdTDW9x4YpnNIbzG0
Samn7b3uSvvYz6b3XC11qatQY2WheuwtzTDO/DhML6LNrkKnYbJtbZZ/DgJjO0jS790647uoldF0
TUFIRWHtOuljiYoMR4oYDr9bMcKy+JL6kQJygzHY5McRh4Yg7IC6bonFH9jvqaHmFduvIW1LSd1Z
k5ykBTByKteO6fkECHr78m9sVtKDnLU+bSSe295Oqb+/AlJHOtxBFrjK/qe8LHG4K4idzNE6giZo
NR5qsC8x3yYO4zAOqI6fYKf83v16PzXgmAfGn9jrleqheln7DpvcAvqpIqusQC0pqsD2SUTWnypX
lcesIKPh/WN5lgnIQoLzhQOvEIe9lHE+J2UZy0jVivujr2PeBD5SNBl99FlWrW3CF/TsW5zko1L8
uuNI6jVpL8kttq9BYH4olUw6uWdAzMmoMA2LyrT9NFquOJRU2w0kq2vys21HEgDyILMhvGckOcPH
AsNP5jfBNzxuB1XhBYdKW3SZ7y2Mhh0Mc4AwbES8IJv7ybGgJiRVKSTVvUix/yM90DQkcAEUssn+
LsY1syMBhIUlIEpBF/Gi0z2uXY5oax4qzMyycFkNskJw3kB6l/BMYzJbtssi+dOJsMqPbg0txgpP
FF3TsnsLlxGa9JP8FlVuGuTcgfo0d5PC9pLMK06U3we+T+C/Zp23SBl0cjpU7u4xIk9mVG8Nqz6O
WaWkh2SU9/JkPHrs8mpfkxehoVa0rfNN40CwO18QOmdpo5v8eBzOMToK+34Yu4P+5Zk1AWYoeGK4
tjp1Ecc+/R2Q2H0mo6kGoIET3Xht62qMsPdP7l+UI5LdYy1MoijdleofyxCoq04y7fPhjD3RsY1U
hsGUwvKwqDtXNOBcfDpUXA7548FsfkVpUfD6HP32Uhfl9CEo/bD0j9+cD80mGv4QUPND3w/BrLGP
uqksfoAR3B97dcCXq+TOhk5veWY287EPQPhoTSZfWljRu25rBXaLcFi2zmSmxemqoy/nJJ3G0BJD
b8Ci24CaYdmBYM5jJjV1rvqnY/SA6zJBbNLq3vdhz/MlAo62L6DxQPq9AuYVkP61lf/WTAof+OOm
IVuPELjOMwWLqHM9AJohseIZhffAwR0mbM2UDLkGKvjlY321Ugs+V5fs1FC/O6NvriZDnYaumAHc
tVSI7A4EDV4IgDWv/yciL8Vr8gixpiFNYnr03w6xUv1UCOJOWZ2Zko55jIRhlSqtTgvP4Rraps63
7X8hhOgvwkHF31WEbSyxoF2CN8UxmfQHUuHx8gnLyajKcat3VleLJrt0w2EWxffuJkD0+0hKuvvl
8+5C8BcCXChJRBLA77YYIQKolefbXFQpL7KgiQSxgJ33wmjHFY9NOeQBMz97zllhVsFEA9ZjBDvH
TFAQYEJVwNGcE7jFhJzgnfIywH5M2PkiiCx7f/0Yj7zRS4S/9SdSuKf7KtmclOQoN1OZ+Le14sxj
KPABN1+uRvBK7EvxS++Z+2KQQG2ET+yj8Z0opLWFs64DVWtS/Cx47chLMUhNW2LHGiBAiBSpkPib
y+jADtc9/Dacp1+F/7gBZR+8dV6BIf/Dwhd7ulF5o7BKJpVxL4Ovu+Bw/OIg8I0FanUd4HOaPQsZ
Wa7Xp7ebVwXBOTFxT2ZFGZwD5x2bnRw6Qb2EP16ytWnB2R1wcVP+ZQqE+fGadpiv61PINA2szQqS
H2F/YFLVvU/bAmaLNavnrh+viY9PP5E74uRkhIq8s8jxXfMZGPOcdOz/JVD/thxE3E2iWBqqbs9b
g52oZXxsZffpO9ewOuSTgX1pCPVkbaWDDUJGlFHGwTE1I4J/Ubb+Nw3SdNXGC35HGD4xl1iQ5htk
ks4u7Nam4/BGz3Fy39lLT9h9w/mlG/a861ao1jSe6CYnjPOZpcXi5J4jkcGX/NbCEblU7nEleZB4
9oMb4pk7wGiBOiif787lAjfGQc0sVYReEjEUkJM0lOWa5Rdu8Hp3c50eL4epixoXjUJ7+rFCrjyl
YI7+ZATK42lIZ7/gVp9KSDAHvy2AW/KGCGDuDRPFYyWTqpATp9GZhMOQOSwyn3EXjktj+SNZMxSk
LfZkn2UVUMlNGf65QWsi1zhQVCFw8xMyomSRF/VUbbgVGawLcm66mf5ce9UCwdXT5H2ppWHI+il1
bVyB6h1FJmuDw7xptBBN5PqkUKg6XBR76YGhx6FMwWsL+7r7n4Vi2MQ09DlWzEpkugiApWLGlS+W
sn/EoZaugExLav1lwEb7VINnBZgrY1bFw1maEKJX9RTlDUcN12sfn0XsiNTNeAbQ5Y4bVZ74Jp3v
pw06eFWNNxar5UV7Tptl8Y+JcPXxgUXLlhQeZKz3ZlkyTwjvuY7PJdE414b4rvBWhJqQi/4vKLqH
N8kuIFKlNAiavIpDMHJNuCARu0BqfYKWdTSHXXmmJ9ZzCi4xd7NU/MegdDh2kt92LVQy408zEfx6
5SNfJMn+8R5sXTWli1NdFybf1EvnXRnhJg1cnwpc6aNimhOiqbrBFn2RhcyMlSNfCkyc7GrAh020
MLcacc5bzzQ/UIFBsIp59hLWDDooeyIia8b9iOl3lTp4xEqUSchJz9tlADCXDIXDrKcy3hWGnhOK
aycg7I/LD54gfwKluFst45XyKY0HJMeUXX2JAhb0gi8ArWOpeGxei9e25930aD4IDbNmJeLtXx45
hLqqhisE3zhZKwfMnAWuYeOWpJ+PTg3X7fuN3FJoI37OARJTu7my4MdHKwT5fvzg8UEOBA/I9bUl
spN412e+Ldo4pHHa6LUrJVkxYfSN5IFxgDszgeuy5J+Y9Zl+hngFfXi07jKrdXgvAaClavpsTdF0
nbCTd1JM61YPXADFtDDp5IhxFHUVqBRCe00grxoMFXxF4JHbXQyTpN8+DcijyQfOi8SrISp02zda
mlD37wbeHoxEWAYIVMWSv50/SONFpvpF1qIEu1FH1ZJYJL0drffSIZvLxAf6mz9WUp4IRFATrAVI
HW9SiMvBpZ5JNX6OBkJxJA0S2jAonpP8EeX86BkvyfPa54ke6GND+S6YJ/pY7F2dZ3baGBwpX8Xt
b0mN107x8nHbPRdqxgWZw1Vq6qQvTY5go1D5GmOJEWJ5pIUUzVw2mtl1M+GEEtkYGsjFzqPy/GV7
51PritmaNcckQPuBTIQsgGuzWxxzEMPhyWr8Fh71nZOvM28eqymNMR6+UrTZ12WGSc2nx16a9PLe
PE1M5uqxxABqfsHxGSnKeSxwy5x8EzsU6Z3LW0acEdv2YtqSPzb36T0HeYquAs4uPJTy5nHftJYX
TAR4rvgQas9Y+Y6P7ruR+w+ex3+7KyYbLSTMm/GV6hQcsIp7o6CL9sau04lRJXgTWxNVDH7Wg2XV
eaI82WhxRdvJHEhDLB4YcIeMmS5mGz0bCBtSqmVXL/Py2Z5Jl0r5baw26F61736iGqYRWb7htVCz
zwmXi3U2LNUXjnHDkTFimqsSsPldSCZ2ouvbvGu29ctVpicO0ejrupaw0hVtDO2w9mqOqk2EMiBe
Qp+kuHfynwOwl45bKGe9IfCjryp+WQBJ714fS6sKEwzgY1fIWanjKakoR8lJxg7/L8j5RLpcOsR1
Pi0Ded+F2IlYpris/TXRbjn2VH35GcDY9qiUmnGSyw/V+NWM2btw39ztQFqhWq/pzdfjMhxY0qOF
GloXSW4fMgRqys7lLnltn9K4j1I27pFm1IMPBrF3CWdMckgkJ2qpW/57a6nUShf/IWICu7seqNvn
B6gyMoqfo1P4L4HnNrjo5s5F4fOJJQg/MCUlm/iJvsaW8iTAlk1ATBg0IzkSMvw1zOKsPATfYbB2
KBme2BENfyhqKTNteIcui/RlUZd4fb1773NPTWaXpVrJyP+k7Tv4Zmfgk1wXcgytfaBpWw2mEpgP
457A5kZGaebIIq0zE6zmrwlZwoBvOzTBnR9THmsZ+zUysdg9zteId3pbRj82V+Byjd1YttU6eZGv
krv5QltWQhGmwAulI3DLdYVDbQnpU5kOQycYGU9zhRQzLavCCxwQu2Cs+/PiIpp/gS8zjuG77MiZ
8J1413UcjbQ2Wi5VRu+io021yJb6H6vwU968uBU0P7y+jeMgIQYcXi7DdMVlSGgAllLRgyxc5i3u
s0+wAgQOBM20PHiNVtJZ5D2gI/vi+KESkFDIyPBkA7DOprFD3XmLkt/xophlufJrYMXEfKpH36Sn
xfPBiVYClFxRCqREHThHNIyfQgyMM2EQMNaYY+OdhCiEAvUIEw61VFOmlT1jhPnFQ4OZoF86S4wF
G+PNeOk97LfTEnGxm0fAXLd+GTqUw30iaCGP99+RmOR72EHynvqqCm1W6myNudYndQ6F+FVDUQjX
oDRDR3znh7O2v1EjxDtXdEnwPsf5XPabjGyTV2fwCXtauzC+A8T7gKFUjmVLUiWpaQFEVD8jB90e
d1imLDixpzUmbSxWddKNV70dJmKesKdqOC6rk3ZFIVqTL9GyuJx9BLClepYv5aIdoCa9pTfM4OeV
0LeZayUdt9iZsY2VbBugfjydRN2nq+p92bP1gswP3//vCSFaUqEJX2hspKRYmerKk8iilSMPHhzT
JTMd0ELSZsSq6gi9MEBrniSBMsDqPm+9smda4RBfxGbZ3kFAWuT29yokzkc7QK3xdsATaqXSYhG1
ho8OvnoSoOSSsTa/LYuwv0Lo32BWQ3CzFd0mKdgAdHo63rIKp9YUenytIQvepxRrlv++zSw2EF3i
KCbNalpPHpiEo9zJBGJG4i8WiAgtEenSpKcl6ImqR2ns5A13Nxh3zXXTEsJN4Gj6HMVirt8dd5vC
Bgu6BDmBEQBcHJSRUWx/jWJf/wuF2Cu6KcpxjoozqNtVvDgkMYisLJS0ae/3Ouumgzwx3kE3xKxf
T4YWvHxk42CRpSTZsIn0s0nIaSAW2d4xcutWkJsyTu7mhbePM8WlFaVcG/Mp609RG5VTU7pHA1WV
QywkEu4QosGuCsK/FeNfp6rHmhUgTQTCKIOShQXr1f8dTs3ahrkbqFjOCXj9xMhakg2D+azbfKVh
Lw8++T6dhBJfnPzAZAY3HxbtXUE6KZK9UOK4D12nqj30zrnCJo/GMyFzDuifvbdH8SX1u+N08zi5
ZU7+OQjAwEP1Z2HpmLOyiAFN22hisPZPGarH67LXU4tJGR7GUQjhy1e/brH/uJLReF36baiLI8kL
+w5RnF9oOcnvhGDt0znnl4MSzHjwEaNgXor6/I5LLTCj5JWgzXdxBERpoeVBcSpjihM7ytr/c3Xw
RIvCZOOwPljfx0hlmyB2uDAPR21nnzQNDP/6xqyzGZYSOfRH+TbsJ5dkfIQHBRofGcz7E0VHXwyG
SN93kmNReBDNZP9/saWQQpDgg22UlF8RvzlfN04bKknuaSr6oagjU4IbUPS/tKR01XcpaQlNc9KP
22XeEGOP8F/LyqatwbUje4k4xl2SiGgjLYhuD7dUeC8H6QwgkzPFYCfeD19TJYPHzVF9a0uSWn4J
wJiiruOklDqqhubmbn1aAZuRw+gNpUCii67rLLy7ly3ye1F0QG2HbakFp2vIvboFzYjXB1w5KL/R
lc2bsKBgkBHuMVRkfvbWM/4Ou+kKiaAZyMdBv9Yz6+x05MGSFwEJlx6QN/gToKMy7M+yms9EvObt
2P4/TjSXFKbxZ6ih6qVPBxGJH6/+mRFRZzyiy7WA1rKL1fEvPme6DizpWd3o0slziUBknkFOGYXr
QadNffBBm0Sa2z5p1r5FZmN9xgWeR04CPgree11AH4FjL+nj0Tg8/6CCw7TNGUKA3/Rh7lI8Lw3F
x+QSx09dYGqYxZjjPINUX3xBp0fk7r8A7cFwP47QmE+HMLlFu2q3IgfzWdwKDch2NN/FjAlyCWEJ
nhpgTJNYFAqR2m4WihLedH6UHDyptJubf6cfBmeeeOippkID+3D8IR9G4e7yCQ4cuSCguvClZHcr
aMqrDpPNcWAZHmD6pdmTgkF0H/zGcOUQuqGm4UsDz3EFsYwE4F5htiHSQuqx0Ov1+1Xs+eJghUZf
G/TZsDWoYsV6yYQN23r4DCYiyOpfbvg159NnAi5eoUDvmIhODAypQdP19uPz0joJAsmjFR7HV0II
FFv5b5GWlxPOtfsmeBMs5rjqs7oAppoRqKhgOIfmArDueAHY1mTH7zbAxhtCwVYejc5b/D20YPsG
SF2tDU7eYiugm0n+wpbo5mr3nlxumrV1u3NlvgTRBoKnytqvAXIEjkXgI839Q+9bZDZD+otUnkO4
S00OpV3uICx+GOM0e8DsRyj7N4AcMCjPdzqRVdlpJNwbjWLk0+1kEHTCPmpjRdLeLtslt75hGnMp
/YTI0huyuyiOe7Z/XvS+XS4O+Y3Eq+KfrhjELQ5Ay+T998cwRMeEGcFe09bN3bq668gCE0rFJKxB
Q21XspX11+0hAO6pz4fKkFRQNxaoplSbYtrGNk9TK1y1Bbu5YA9/n6djGRGjGUvAN+/otJktBQKT
bkp13wxjXo3ZD7noyUjVVvAxgiwxNwo8vxO3eBdLSCsGoEfS6aBGynibdcE2xTDGUxUakhTLkUQN
32szR3VhFICtYvG/MwLNGWqY4QE56xbk26YFc3rxVGF7lo1JoCE0i9YrFx9ogIB7UBd9gGiZa6D6
+Lrbj8wtGRh4gHh+qTIqsAVD4zmVFNKiA4LBKzHjms0inf+ykR9jmuUMJg6RXUC+dfDN02OWdxt7
yPGvSAIpS40NX+Qz9ggZ0hVmFDyKLbXEsyuwVMfOqzNArPSoqsK19e/4jfkxuELEWXP1m1fqQb6K
bfVCmFar1LC7bXbOLj8GjeIbtCAbSkeG1q7P9NZdz0GpTbLgQGK8acmdbztDN8J29jfHYYO7pg5L
KG1XLf82aIpDEYxu15hetf/CTNTvwcssKZvOpIeuK2FbFys0U/bg1ouiSQooWVj2kfsea/hRzqY7
pYzW0EM4wkzQbXKx0TY8EeFriBxSF3NtEA1C+rzbRHhTEQCHxPS+z6zVyENdUBqm9/NIlS5EYyb5
lxQ3cIXSuQpo6tvqvMfeMH53yQmn5FT2p24XHMnl2sMJ2aBXd/2NpfbSS6A/V7dEC3FiA0eiUxmF
JAYaQ/avLgKeLXmIKcyhc50E3XP25Kd/Q1RItGepwHSpoXM6FSav1iP+SegNTHftDLzYGdwBXw9U
3VK7AAh19IZuN/0+/Fq4Mp0N8uVUtlvNAe4lWpmQh4jhJey+Fe/4+RIBeaE0G796gt4kb6M2Ssu2
djBQCb4xJxWTmxeEN/Dr06U5vBThcUUEY5lKEeyzdtt6ptZXoMIAzqHAl2s2UsQ+c6E3prkCjPkh
H8fWmYrJWodab+/gHZl7nqD/aPavGzMUSQAgV0qA1s5xCM5Z02Ln8J65/3XsQqIA95Aj9EihpHLR
ELewFzFy1jwUAwbkNAe4foLTYeCYTvCCByqiUNN+RX2wkZIMkOWIoN605V8a1mZm9Up2J8j+qYNR
VeZ7L5JH7Pk3A0oxurZRR8s3vfw76OGg8OXATLpc7ZisAz1gZXS5d9BNdgv5t2TFm3E3z/rCIYBc
qoB/qTAJ3PmxkukeEsL7qr46pHfZ09EVYUQiFE50N2Ric41Z/8BPU9TvFkoj2bvJOdPg91lfqfnv
VoZpnaULXAF8KJLHH7QvYofJrhtM4u3kg/53yFpfBpq3PowF4fnQoycv8+n8oXeRV4WAAKZB7n4y
XxO7JnMI7XxhkYZxQmXAPdypnoo/5UDl54YeWGzewfn+3r608pUUubTOfQlXkLV7Lu94197xN+Dn
ImIZEnfcN+Gi1yuopsPEDIq0FL2XbzOUlvE+1tdOPZGTN3NQhX6aPgtECkayUUoSS1yaPeqwhTE4
im+tzLTo0wm4hiG9o9mx5/89pg/zqbg17jyLOyEF70cFIht6r0DWiyWKPCEA2bjXuqOLRjxwYfXu
3V21X9uDKja7RNS+Hk9xhUJ/6BMd7Yhae1iv7QevwJtQzFEqDf1C81mmW5/CMYzLR+u/FLBXGa5W
4gEkHe8fbkNEpMwx4miQEobLiMb3wj9PvtHhtLND1AC2q4z4YqmsPqRxNopnjjlmguGEUpjByzbp
jj0awfXcdOY1POJcOoldST7NYhRC5SSYgbvLcF9rMtLBsXEwAhv7MiPhLcIlWCuwilDwYMUO7gzE
y3LoL16Iy3zkkuyc4Kahw25OrrlbQ8LCRpquufnOLtFtK+XhneKbU0/Z6KaIeA/53SI2ilMpIbnY
5T5LsRunmTcgxAtFnhdqvA1hra4oSBWMqoBPXMPATiOEp5Mpl0xB9n3PnQ+N7XW9XN1+dUdZjJaM
1I6kiwZFxrXGbk246gGX+UVCGRfYpqwf+QJfs1WI6UBcdeekcOp60QRa15DJnvXkbxK718kYRqQM
oC9RsDYtB4jrd4/9d/6y8/LPCZVe5a0fP1gDxS+IFlx83G4cpOikJsdCz3vsKj32uO1kGveEMhHC
Q0hvJWiEjRq6xCjo0u/Nk1wmObj9UXrqXvvZA4kL0YmB1z0b0zk2v6w5ccIeQa5w+7WxbgnfPRDo
mnjgkl3fTQf9lzkRbqRWO/V4n/q2rrKTiIzB3eAP/d1zFqZ/qO+uT2WmQu8eWDsBwD0zCaWSIX6i
k+/opeZkhIWsL9vRvJYi1kqobcAjGJmXL9VR/WmLEfRPD6zk23MdtR25zUa6rxvkkl7UY3LIURBj
HJYZaH2YYo1C1bf9MbqFX3pHgXoI1iv6W8cG+mX6BKZ2xFZoMC7/fcQ2TLc5Cem/VszBN4SoKwCi
I57HHqOjeN/GNlTweVmfIpSPSqOwYoTtIDkaOSmEMpbfnqTzh99YdurP1SoXB0GyJHr7aEyoB/+H
m+jOVnlGE8bwl5Lqyg+ysCFdY9R/ToUo+YRBQQkgborTls99JipSn+5BICAGNpM+/DODMzmWGHk/
PhjudHpicZkHeOuvlEDB8LWVNXEXCxiQflJ3hFESXzg27eI+Ev/LW+Pi/PhpS5lbOdXAFQA6kAGn
VeZcXoOBy+qMcdmIBZ79suG7NdkV+RK4tvekFNDwQ6uOFAjdZHw7iQiODzYG+K9qaIw1jpvS9Q0g
nli0+OgombbqkPZ1K3jKH6sR9Wl2U8JZLcIuP8uYEOnH0nlmOdBzgeoaA1g2Yw+L0MuUuu1KN0dl
GqqgCkoIalk+l7cQk/Fh23Ks4EZPRtSXda11tBLOiTqIEx1xBT9tWc45/8V1V7ZgTj4ZTx9TChVx
XecFq7wgwQHmMRuI0F+eNavREoJIPst1ZCfzuuH7N6LUtWD2JKDHVGYBdO3VqgcGHbrVb8/IdUTV
e/MfhojrEK1YaXqumCZhsPx6wKeKT83AuviROd6L5jIGiVCYvaKlPm1vcFFB8G5W7SekaPK+eSg9
HzijPyHfPKTlYymZkGbZiSetEStEntEWRu4uJ/zZtEFwZekAZCRmF+rbTmG5/IGCqufu/t2Z+/g1
gFz5HrLsjmdAdXSW5yMb8mffFzGeyVIKedpUBUwV+4H2e0yIK5QNOnunzJE3XcxedGKxPNj7kocO
ZlnpFbTvK/xOEZI0FDLI07glAK8SnjwbIioIJ0HTZ5cWJCbRq2vCkupJhR1I827RuyuVuSU02Y7p
kOMv4RVSA+DSP+gefnjPomzvPMo09QYxFj+FQAsl2I0FhT67PC9Jrl5vFxhedkKdzLC9bapPZWLd
vRU7R5R6oTZSFWsoLJASM4CapbCUHz5V7Qk9EPU0GXsYatggTYqsJH5m/gJjjxdrUF6kDxFFycSD
Emufl7iInCodBAHfBV0Ui3vsY9dLft0c1IS1s+fq5V15e76NYzY3JfU/ZRiImvfEI4SX4pB62Iqp
6kxI/3fMdbwUSBfaUUjkEbwOzPquvqgDI3dMLFJAkS9hWE7zEXsl5K7NuLMc6xuzuqWk57GZBBTo
99retM2eu93aRywE/qDrbD3rydrr/4aClOmN0OjeHc06gCsVfRb6TSyYshOFj8xJqPpgluf3zM/D
AZF4S7P08ftvrv/6nMwxDfB9DY6rsKqlyoYLDDVRQM7+52PudfjVUh7br7V4y4P2SpSodF52Qerl
IIZoRIRnSe1hODlVHyjhDWDK9lI1wh7jIXfv/vOYnqwiqmo+Uaaz5VfqPrqZtVAYEv8oDWCEpO0x
uKzzmpBhqBqTBCDH+sS7e5yHzjiD1UwFrwM1nFxEzW0Zj9ObSJCSUiyRwmjUxvZgkoPFRkzKUU+C
J8PK37Om/11P9mGaJ4nnav7H7JWxnRd7Sw2Hdi2VVXcwGPID7EJc7YBKIcpIr/rWoMd7tEkevPKW
M7h/6N2Mw1ZijzBbAfPUBNQMumTrlxrUsOZz5AcPpStqCQfpmU6gKIHgsWWHp2HXBKQxAqLW2pVo
12wDU+F7a+0fhCGR8ofaFfggebjre6iVhFEH7uk5XYO9i0MGSbpmrkpNiZXzYskmWTxLAzW7+VIV
OoQ797+1jUeCKyfde2aD/lzmEGKv5z5j9S1kQdy98ASn0IvidgnCH1reFqG/uS6yBWyGR2Ldh7nS
NIiEPtPI5CjpPrtycGRnacKIy5fWhzknYuHKoLRx80RR3Xd7gV98NfHTogIuDDnlIbxwKpSz3iYY
X/YlT1wW397CSAPYjaO5fW/ORlFG/cdLV1b0v7EMBd5tsZpLUiK6ib4iJ1GZ5PAL+zMtFWtxE8I1
jSjL5sjilMRwU/25tb8HCGAFf+FyljsOfom7h9Kkcs4CQo0TMZ2fsQiU10y0cj2VGGM/8e82CRir
6R+3KA7y1M9wXWICiqARACd/acahMzqPeWWq8qRIH//0CRs8f624O+hsHsU9st5zb3+L5SyhBGn5
rMh51nMYtKdHPQOvdSy+NA4GrBTC4XLTbK10cohumZgNuhn2jE21A06ZXC1Wl+bQqDu4DFGowIoy
JvQ/yNZiaTKXf6lpKp3/HdyVEtqll+aKqWghhc86nUX8VtoZEjatZTQPmadg1y7RK1SRPVvyznSE
m/BjGAss9vhYl0NE3oet9LJyyKYm4VtK45CnKSEeVST2/cBDNiAK5jideN33Y08sUADW1Zq1SATQ
QVfUT2c11wnR6cITZp5mgl3gN5Ig4MSN+njEiM1TyPhT2eG0qLMzDtcyqqYbp2JFnAjXtCjJHMJE
Wo6WDROwz9Q31GGcVSxljX1gquHRmaX/zSA/qqDBhlTSV4bm7C9yaizDlc5YVDzZ5DdXLwHt3s/w
/cxkBD/K+8YeL4ZT+aXpNFymhKAkQwZb9tp8ofVlZ0eGxfJKn29JdVZU7U2/DYNk11himBvI0jSm
DMXmwWoHZANDKvVurcc1dEyVbYb2fpv4dVL9Slkx5TXTS38mLJjPvcC/BZKjZSDwD20IGnnHDXXW
4OBJ0qgwAEIQ0MhrZyRT05FYjhw0LSjh3MbokAhxiwRlwIiJNzxwHqfUVY4H/UoFoRwt4FcJT9TE
s3Q5UCfKenN+HlWfai3IIWb2BFPeZyRXW7mzQmuYzqNT7Qt5I5+9TNKALWjZKrN8927/oEWj4NfU
sCLOUqDh03TvZGlpOoUf5kRt4v/WCfVy5bv6muAWtEHd3KE29nnW8JDRvi4sfzWtFFC8PoEtVDvV
/ruWX5G1rb/vFP+UaUfl9VxD6xBlnm2cn98OFbIPGfwf6sIveTZ5h5DRz9RMHEwPOsTqtwdEnlyu
xaUFXKjOJsAqsSDlCLLJt1/y06BM5UH/SlVm3GIHndPqPnw3V7C0LNfO94BfeV7y6fIzfCnFFZ9q
4hEZV50uCxfi/ki1ySXx/0Z7qiV3ZPkxffV6EvKsZSPBf1od1xq/wCy4Nslt6FhlyPLUyX/doXQr
GDaxulxc4SQeaLnnU/02iqthOUJtQu1ct34rPujaKVdKe+boUa4V9P1DsZoPVX41i4KPbvayGEZV
FYyRT+xoW/2+GT7vbt89tRyhinfkwNnDeQwIiHBODYUcU0YCfLNMMxUXmgNE7rruk4AogDllc8q3
dubIgS5dWmV4hacVA8/7v9gDl/3c2vPRCrVj2xn/zE0mazy/GQIWL78vc+L49rpJIoC3WjeFAZAX
t1+DEhXp3TJdGIFN7bG0sa6z1y2lyGsdnpf35Cf1zyzPovYSDEFzgpnySLFz6KIKg8scs2zLsPuK
k1odCIB9pdzCRNVziuU02JIMh2XReBCwUBzaBJmLHb/hGrDLSYVqLf/H1woxBzux17GHEwiy8IAb
aR0DKH4NyAmoj7IFo4RsDUwctnh62IIVKnyLBHbjsvTDPfMF7E6pqcbUpn9R8ZhNjvH54rDts8Ey
HmeUs8c5J8sQISXc+45F+ffATZFMPiMox7PQKhBa8m1exD3LuantLdO5RuYJF+AaPYEKprm9h4pr
SahS6MlNPE8Kr6Ezk7MlW15L23C+jtw2APVc1fej0dGu6CREadDD0JIGc4e+E1/JX3hIn9kLU+pG
a1cjdlEC8TFNZ5UZojhqpgTHW/yL9qV/ceVS6dSGxveP29lOWvbSIz9vFDvpNie5CXyD972rmc4k
uRb+IhukOiZFMeaJ9IO3j687I5wRc37ATZA3DWLZhtPyRllLERR0CEKRyHG/yKWdKOTdMsophQyk
Y+Xi8SXA2f+Un2IGHu8SAby+MSm4gMYO62y03jN9e2t/3aYjY1lsmN8tBp1jIvDpaoeCs04Hnja0
+PXwTxLe6pF5Celh0AbVDN4bXQqfp+aZwb4YXJX0RnaJ2G10kLRcgCtifvE8t+ncxf3g8Ltt9zx/
oZkcX3UEMlcDbYwgEq4o8LlQVv/7uUFB3UbQhyP0+slII5QMR5+ZF/ZrHFXNwQ+IfkNzsw540wgP
o6AKvceSO3wbPnMvMaV9Z8qzWTltO4e2HlXG33SSWdqgaWW8rvci34IJq6FZfwwe/No8ScJ5Mxs9
Ox/mEPLfi1DpjEc7RIoTPjD72Zfz2Ezbd6N0T1e1jyiPxo7Xa9K+48I/8YKB0vP3brY3fQEvniRv
O4lHIe2mKIGr/W7ZRSydsziBRlpRAClz/D1F2Bd+pSg9Vfy2JDWlNoWA65lnYKnCWYXtrVzwL8ug
PoYTkIGy1u7+Go/fU1L85FbpDYK0u5TDF2YtZNt+GY4q27AS6x1PKrhxNG0YWnyQkkXH/t8wkZ3H
yIYumqK657fqgjEx1cWCbgDzIi1F0t3LCsw0y87J0xbNvJ8Qzmnumhen4NvvgwJ7MkDXlj756uMT
l3TByYLZmO/50V08t4miKA3R0ZCumtCEPrDG2vQ0W0vv1FuMos8hdItDdZZHl8UxMhJN/W8R2Hfe
sn/62n9XvbEd6ba7zF2IKHw7gi+OJIFyRPcrYSrAmhrwSoJnUDpihmEWrk/r26KyLReQ69BJhoTb
rnL6OyvrOEL4Ljuf+m98AUjARM0rDrIgtypCxk3GuSF/FOscDOXbOBZa9WtjC/oC7bc9x9Ro9iUH
IUtGuFapd/2U/ufYNXByhho6lOPxiiT9c4SHeQRxrBoWi/YeNyO8q7WK4R02MymUITlzm/X8E71F
N7/H7/P7YOJw63YON7mepcK7tD1TvkCQOMUOOW7usHK2h3QtGqltko1HjU0dua5D3Mjyz3QaIj1Q
PLOOpy8VOKNG+3v0DKJOHaeOg51g+wO6Wj0wed/IUsjLvJ3eEdYOVHif5WCu7sIuc985cImC/+27
e54O8Ww4rHXLx67LOrBe/8M1Ndl2g6GIMBCgi4qpB9a4yNTlQHzSpFGKaghcaTB/Z0iWuFUHxUwr
r3CVSx8oeW8Ajb7XDQwwiOn5U8Q64NZMVtGJT+NnlCSjJctd7wg7apc9Kvo1xAgvuFEH2flWVIfI
2UkJKYCGpt2pFwc9L/YBvq2ia2A3aPiZFFFjpyyCxir6+n4CqzBF6Ej/rdyuWZ/PKkMf3h/g8j1L
hCuI07MS7ETCibYQMNdzcOi7n9/eE5Y/R/zqUhb1rASgey7/c1yP77N9iSqRzXNz0ZQq/sW7t6hY
LB5sTMDw1xtc95u3e5NB2O6UQY4cYGxUzaKdWSyUSBcEPFZn0PhbyAGsCAmKzOBpGp0Q1s5Q0zA9
ZiCgteSnhtl+yZK3rLN1JhOAHICqJtsl1bHCYxQBaXgwIbLeMgDHKRJdP3eg9UwfPdRccOFEJJ9D
jfddXXgavXyNGa9ulMQ0YGV4eJSJvX3ZtwWvrxmkJfrEfLoCWK0a9ci+ExUifREJFOGhKlPEWtwO
gVTckeJDpw6Qek7yQgE7Xgw1BQUQnCXvrmzngY4CURbhpkt15h4g/pUic8XOTYKy254BoSu7wewk
RSxiNF2QW99mROnIF4ek45JfTbtmrTUn2/NmarG1cTuxKqIjCe53qRlU/4r9z0PuQbWAU6WQv743
odNRCpM5U6PpEGVcpAyTTNBB7Ao1ND5sLMpym5liws81be7RAZGnVoL/Ne+ti19fadseQaP3P6XL
HR/WYikiLdoqL6Mv3tfY2Mt9sdDS37XBRIu5JIwYmUHwgtALnjSVURUxWwk8lN59d9tR+p1qPtjz
WRpbIpbgY0QXdT624NX/JlhzT8QRJO48nvKE+ujIP+KOL2dV7ubuisEE8Nxo7XDw6YaN6ZFYMkMt
/Y/ghicki6ZL7VoyMsi93bjjBoBZjROJ6GZ7WQvCF7CISaskKF24vCqVmGSBmRsw9/CquV8K0l0d
24YV3cFyDG2/LNhYC98b18LV71LHELcbalQ9AOrTxPgWi+lb3e5KB7gRJiQG9gU7pJQpoHc0dZEK
u7fjBuF+6ON4WsUuqY5pMzy1LLUufXh8BvwY4+RwIn+hTvFafV+O2B13T/YgTRLUHCr95Xo5sVaY
uMw+Pd+ABJcUpuSCTf3S73ttkKtdeBR4qAl0jEzhLGvvVBFrYs1UQUAXSesfRnCFiwJE0J1sEr8l
LxK7Kxj2FPBsI234/yUg9fn69BmpC4Ha17J5/xj7vd327MbX/DZXbCDAey+0wv+kSZ85a6Am83OO
TnhWUcBVoUTm9clLd0HhRhQxW217T0xSlFzy2rFxeN5o65IcmHQynmf2e0cexbcM1Zu0ReS+fCEl
GMhdkYmsOsJTaAw3qES3IbFfMgGVFkiqsp+U5zAAVMnPxreQKKBoejotWtOXftiS8dINS+l+6+WC
R/wGeXIePncVbwdYAb8+yxQwKbLBZR6se6t9cofraCJSueFGKBY3dk1Hk6x88GwPT7N+hA632HYW
NV9iWA5rnerPOnUvkVVpkHq8prORwOnwUuJcuTvzikOtW59idfy/3Ey85uFcpDArivPrrUq2qMyo
5lR61Lqb6vnnnydXEAlcNGe4AKgh5s3Mu4FHmB144VIGYOJtYoPeTDVubRy7/cek2gs72L7/pEkL
bkLT7yw0r4lq2yFKOIjbjhkFa+yINpl6rldfXt2iIBj6mWx/fs9JQFk2bzNvpryX01fuhhhZYtjc
MO73FX6wbBLxNpbMcRVzZonsBE2NlEpM9a49iSdoZqlKfki/Rzx9XDeq3In3dy/2kKo/K8oyru5J
R6zOdpZQ7fnVS3zK1syheqGhXdwe17BzmpN/dm5qZdXjBk2r64UDF6gdvVr3ApVPtY6weB8iLQmG
nf8uxZOsbMFacjI5a40u8ENyML38OnE1vGYAhpG0RQrQOghoZUXW3MTXHRMEmykTRkWDHwddlDoL
6e3Jqr2e8f8Tst6LmBiVTsfqE97pVGuIuqsPWWIUmFkeph0ajdXJQJa5TnANiKGq6ZcMD7wwjnrQ
J/fIcnJ0TbT8NeFAT9I0FWHjl47PpIhuAzkrIHAGnVFKaHeL+AvnESxhtE4+jMeqn7w6PcQ/Bo6Q
uDBPWC16ItJDbVTrdzz1xetO6bpUETeCk/oKxegJi3f3i3RPc8jY/0+HDCeiBGFv19dkwWVwmoud
yfjw8Sy+ot2iwpW0eypGXCIJ//5QTvvo/sRodKl8tzgeboo8G7vQGsqedaMlYaUTd8aqPLZyzmXq
QffvMcc0Kynsvj8bc7JZZ+kq8tP2tw6ATKzlqjnMpJLYJ2oRqdGS0BINAeL/usg5VO0VIxH0A0r6
SzHbwSG8BDUldlAMj25oIKtQnuMDJ3/zb3lwGUPj/cwFBLBzmUysNyYTMEsBr/UPOtRiCuC6El0Q
Bav+JR52nKZh9vlrFjP1x+m2gSAp1yrhdZbK1fbJ55rkMnctN7SBGfiWm1DNM6ck+nYUUjScGZb1
tKFimz3ocy32JZColRmuVHsPQ0dZ1pZAfFt9PE+lARKPa2wVcjOr+MO5c92Rz/knLnBXlCBasqWe
XsYwUu2zAzX64PRaGCQHMoOpa4Vu3rocgqb8moaWJwNxYDpxYIh+ozvwDACFXJurPQVQ5wGdNANc
lBJ/JdJ9IyLSnzL1Fx8jHoSNB4DjQVz0gq0O9AGOYWv1KZcqT39TVN4dsCvtEvL1s3jBcG+2TYnW
3fUmTQLKFJO6s8XOx/gpxkYZ8BskAjwg7Cgj8NqGHLlINjxeVGbmrCD6kAQ7H2vO54UNYeAZM2vX
D/3fve5tKEa4z/5vnzA3In0QPHATaAkfqW9meaCYcU8q+5o2QNJXQ4TRN3RcwQ6ntiUcD5sEv8gf
Kg+cQRMr0D/Qk1sWDLM5SoQj9JilNortugXeWrT7PPYeZ52GvO6INpSjkw1NhXaIQnI04VJ04NOS
EP0HVFELqbMlAdJaky9ATZ9+eE56iWnbXDbtQdWuVvgfL+EWkq1wPMx/8BRr5mHYMaA7smywfDNX
AwzWdw6iu8F5O7ArUoXkt6G8jIEvk2zmkogZyrRpDFXHB5Hhh0POgf2Zxs2jrmykQmMO/RsQkT33
RtLwL5/oA0mFOIIx8JR2ysvIyXiv56d5k5pTeXKA4Nkew6edy/CpiLjqX4LBZKensPhyp4aQ1skG
AOL6G92WqmkiVA0qeWjn/p8pZOQW8AUTIMnD42wI4JZuiJHPhwqcYO95YJlPLO9/oQVb36F9Q4VD
KgSfd+t+x3qLJcc8qztz07XLepn1SWC8ufDv26AZPSGCVFKavCsz3v3KOdxmMYBwTAD8Cc0g9So+
zgk73mkAO+HGQ2rBijGSERj8J2/MtGOn4UV1SkA9QblF/Ia2X5kY3sERWeOKheGnWJi2MKzOKP/y
1alPpn3lWaRSMKWxp3+wl7CCmEpDafsiJCvLNOzhUzJwxDQ60xHw6F9phuTRWB1meqggPm32Evle
aMa/JoIcC7fnp9NhkydvIzXGZTvCW5u0YMsQZROpjY5LjjGV/rG7ach0J6QNz4BmKAr3zZxaXWho
BwsBlh9IagqmflhfFq8TBFQg+iR9jpLE4ax7Ir7F2CpaIM0V3ns+Qoda6srICRI92Ew5ywH2Vtg1
vr3LySED/f20OWB7mk0g6yhQu/t9ThZpJXwfMsPmxbL6LqnDDWPpX4zIsUGifBYfWaCI/Ba31D4t
Q88tWpWwM+o9+jOAQia1WeZsnWwaW9aHczHTHtAzCnk1fXFjkKpxrvnkFKWPoq2SJRyOR4Legzx+
m7etKGcylSyMJCaRyI8b3jsOgohOdDsQRbP6GCJ627YqgAKfNsyicDXF8FllIigf3+eTbEzuDILE
FKxzn9Ka0TDq9xBB1fSerJJhblRAblRVkRbx8reyDJStI7kDgyUUz2gd89pPXy9P4qABJZJTuQPz
Z2He/80Ft+w1CFU4C64atyCCk8/cyPImQHitbiq/NEo7C5+Ei0T/AqTa0vK4NlFizRk59ZJ8uSIe
Wtxfp6bY44X7K0miWayv3yoQa5SQRVY82tKfD66WpHFM+wcPEbj/d3IpD+s5D2QcTrwD1t+GKubU
T4FZgeLhWaOMGyXLqc3ATCPHdWq4rEUKVOdxMS38qKRKCy/ptwlNJfU+RooAmLc9ywWro5H8JmaU
lNk+DIWNbsdMEFcxAfc5meKl9NIOkUA6TBSIk6u1mtJyMphYNlOGAbmnDwD4wsirsMVtgtUHH8xK
Lvw8nlcUUHlTusrtZfySEm026/2/aoWs1XF94T7BGSvIKH7beewv0Vl34AlvqExcCK19QxOh3od+
kzJm3+uXteY2/HZNMR0hoSDZEqObJLfvWR3AeiqS3F9ErEkRxNvLEfqVQYvVREz69GR8Nds9DpRv
89TumMN8N0dN5rZxhxDBECMXMVpouwMWavJMDM/xnzgt6oZWQuOqd6ijw4eUnZZmc8ZPb4jEyPqU
wtugdnuh3hZjK3v+ZdLMWO1S61Ps9NJp21/BoRz/zCUGfvoV5ZXivAnQ7BRE6K63xQzJEi3JZBkN
Izp8oPH3ZG8Dc9ML72+B9BDv/ejV/sJcQTaG1egrpTzTZyVdKEizY68K1qjLl+s7o+CerClNZbqb
dbT9OaKCuIk7AevPetknWMgAeIsVA0DaVfR+m/FM0Nca+8PEcz7d22JrA2CNow+9EXg8T3/RANFB
FxXcGfLqsss1jlwDb16LPICsiY17AavCGbUyvfVziPs/ree1O2iiJMr3+tiAYeZEw5dc+7+TOoB2
7y0UPqCKEzxcG5uV16J/dR19aLjYbTDmLHYCts2J1KG165JmSrraf4WLisVvT1umQ29FPOrlAGKL
DsnytToMlc9tgXtDzzjgfojfmiu/6mmJSmB21Q/gkbUV6VW2HIfvrIbUh/NDCz5ahcftOjL0/Zjm
/gsjdKTTH5GUD2Z9kawhzLhMTyvLcpq1oV1OpvI7TBuSjfFjFnEQrHMbG4zX+4+3FO9M+24jJ6Qm
ErC14fL/5/h3nu9ISfhlOrnkjno7/5nFmDoWgvM/3eZ9hYWwFG85Tvff4/Ow3QzQU+Crg9S91cY8
GiwmmNEk0uhC1dFU7CosTW825U52wRa4oRKBief5KSGx1JeHkg7ff+vBqk/yx1OhLX5cPpHD9/Vk
lZc3TXKLTGEpwiKLerMFSAmFaNSHk+6ZE8CNPHksrNvWMDKoFqxSeDySbkeVq9vEjIAey+8drxHf
L7o0LcCJj9qaR2BV1ESndFTEWhuxByNjEuzyxEukHCpCmWgOpPgdaO0dXtkjpxg3Tpb4vmgnTe50
2N8eoatTs8ogWYTuv2Xl0C/QHJic+sDiZQ3w2EgqS8V4h6Z8mCMXfrrc34/1XGdbF3zQU2gD2KEA
GUZENvcDw4mCpF1JQ/5xLrn2691G2hNE027Zf1vdb/Ln3tq9MMU0ZRaDPska4/HmT4fLBBvvSsMz
8lcAGQE68X2wIEWQNmjkw1lvvR3UqXKE+tpOqPrMiMDBNCFLtwDreIB2cDY/3izPAiHKg5bzzwbX
DbUdQoySdKxVVMoX1+RuFyPn9UE97gNKBEj2OPBrZaeyzFijMDalr2o2IgyzeS9ZFazQsJBM5kSj
nAXuooFVskH2bu/NjFSWxQ5P8N991VGPJ5kGroq+bn2W+bbHMHrxh9oj7UtuS1Zbke206XtrAmEx
PhDJIYmRuaMlHYIK9AwgyYkJYIWkOsI0nyMrsCXkCLQUaEx4houRQJanwvH/qu2d1x8OxjWRculQ
uyyDnjpBt77u9mSow6wuwxE8f3Obba+R9XFJ4+R1vHnbAzPHC9NreHb8WbKAKVrahrx4Rc8U8AT+
MUVQ7XkGesLLjXADSf0gAsHKnI9W0VVsexjOsEbkRq1xME4fQGBKy/EANhjkCHZJKHP3JW3MUFrs
vnFZdHffXkjXHaISKw95ys5cqLNpSg1C2zzKbbyxmxoz9cMPYqrzfZsK1eA+bGCiEzWPHYT2OkU3
ktfljvdE2PYxafkdDoyEoF1II9KzIwT/TBwaEdjbplB2CGeYLdPdN9geJE7sAErYbQJvN6fKWrsm
AzIZNVZNtOYOFo9FXM8uYPWaDSjb6ibidACxdc9clOpf8BLaRnQcXT1Mphnb2jvPxXElGl0DhtFO
dViT8/I4Y5owbrE1J9AzJ963PSSv6wS9xe0rc/IzAD6Ua/Vxjp5LULavgJsY+3czFRbKyssFyYnz
siFW2oQHDt63eEh/uIijsXZCtqzweXg7r+SJiDpYbEMq+M1uLr3YjgoFxwuppYGb55FDJOrVl82E
uWejYGueQsaEhzkvRP7ecqxS3obRzGXb0FEfCMdiLjdkXKzoZKknaMJ2E7vEWPA5ZXsqqHNm7+sV
Ns/Y5b2r4JgJVXP72mZ3urOV4g+OwWEW6PJ3AnpZN+hwl2Mx+KhoqEzPew7w386hZYdo27EqFX26
f5/yCVsR3bZzBswKqx1zrZuCjySbPpEnPeyfkYbW8G2Ki3GiA4TG7caAxOhNFC2gNj0TKFwotsQK
KDgbNWoLcpQ6gG4xx8tIraY7qFMZbHG6zFiAouZmx2D7vovwQ1jlkGKwCfa89O3OdlBwyjeLXgPp
RK24L8XLBb/k/SyWyh6G+72YeWAlVSkVdV+Yx0DeTolP81pM3/sWoxBPCzHSCAbE2G5pO7tAzO9A
n2Ji4qJZLOdVq+xHkAAjkKH6XIbIUiZ20OMsk9D/sqgS4Zq4w+B5o50DjwIcB7gWRIwQym+9kRXp
adxek53jbAtj694tolNGhDk0h6FtqO8jOwvvtouSTe/lRdNnpsrEB2qVRNgIOOTNBDZkxiF6upqd
3x5Shc8ghgPckWWEYD6g8JhARLZt6I8uc+L+lmzEWPwUtpWUpEWy8Nw9xTqhF0d3YpFL2LZF0Zye
flcpfFuG44HLlJnNiXDd7g4d49JQnW/FAhlERs/2hB3atimYmhO7UqrtaLE0TaDw12bo4SIs7ot4
rjDg9R4HvmJvNHBC97QVNxODJFMG+iIwakNpLAd+cDVEoDZ5kdzwJaEaESMsw0NnqMe/ie+mz4tN
23b6a532yeq/C7HqOMEAXa70P0Mr6jP/aBk0K7s1wWUtLAHPFKLXJYnY3DT/3IPbePkxHK5Ul8xd
7rsUvYCwWcfzMiA0sgapSlXldZnfmN9HDazNzXP1DBIcaECoHC8Dec+xiWUhsQcfi5WnsG5s8zrF
jSlAbDkgdUhGGVBJvLHmbuTkGeqSJPu+8cL/gVGqyg75SSGMSdewKjaNRZ7FRO4FX8eJlvKvlpcY
hexrSRPTydTR2t9hL7TJ4pkzajo5AaHPWHhcOPD3yjI1vmXOL8U+3uKV5NOQbUrcuIngHktWp7wk
+N5KTYRBFwST5KtSfOQiFjMx+/bGaWU/1LU73TVnuK06qtlqH3AHLxKL/ErqlyK5ZNvOxGw9ZvPJ
Nc2i9cIRWAUZ/hy5+n7RBEyFFo2zWL8TYWCYmT/ky/vbPHcj0SghlZI0vTjMc9gkiHrcPVnB6nSq
18l6Iwalj8G3EaKyPghnqJ1ehRdicVv7amUNL4yxtlJoNKGCmWhFUNh+jE36Wsr0ml2UCc6dN19l
nDr2B49o+GWWqnZM8ZTlKOOza8fLFvW5iMxK/M5Ur9UCHdS7Vpxr6bOCyDp4y9+sZjO5q2feDhhl
Ig9FSJ28OmgCYW5ImXGoNII/dfxWGPUVgepwHXlQ8jJnSB4ubqgH2MfK2tANQqFC7qjq8NGUf/2j
A4Mhj7j53XIU5/Ymxl18fnzSYD/mplkITiv9JW/2eUxq2H5nuoC+qe99WXYqp9fqF5GcNdf8ha7U
Jmo4BgFhPlEnJBvwheJZFLsvHcg+RcLuLJkhjklxuny4Jb4Zx4K7kzupQy2s5ScSDZ+jbvyY4lLx
3tT13VuEEk7drrSBD7GobRPC5Yr/d7wczVSUb+xCjKnCN+oO0rDzfmpkN/1Y7vCZye09UbAJGoXG
9wtE9LbXTNzCwws7Np++7FOT7x26HuSoLNKU/ivQ1WqEN1AEQVuHtSJ78T4ayCfYw6lpNYnVSJ3i
AaiDco2+eLDDeXceqbxYceNfakJqL9ItJzLJnHfrXCQ3+vHM0hx2TkrVhCk+i2seZMqvf/wUUweD
WDBZZaWQgn4oDFFs4OrcRTzJ3sGiefz0+YRNwGvJw4Fs1CQsvgvGtdI9ynUS0ZJZqMlUGGEtpUAA
0ZsnXAjEbHPK5But5vXMd6W9ft0YVIxPErqWhTljyu2IXcQ2kbIAdHqaCTdhDSvODtk74xJ//n/U
uaC8TTyTmiju2E+/eAAhwvpIOjBsM5T2gxJAyOE3sX85rqhJvHrCt5/0KXZPRmlrkT90ha1uaM6U
sYPEYl5Os19mTE/Emy3+t83HNPD9MQrcWQLJS2rbdUmTGz0uRiRfjcL8E5YPOUxLRjgSPTkbWbNq
j1rzZwoeSnonBw6/xlS0ArmtjFoI4Gp4YaEhjyUncgcJ6mMqGRhW/47tGRERw9TrjO/98aNJ+3nZ
dWCSrtQMexX/cQdN515LwUAgqtu/X05tOhhKFZ1vA2MJBVCQeC95RVVofuJCCofHlIg/d0P+bens
n/uI9+rne6O0/4FFy9MLeSn38iaARoJZh15nxl4uUmnEY41hohceFjLdNpJct2mbWRVP4q1nqRpA
9KbksmyXF4vj3OtEN5NQAtxTumx/J7UY3lhGpV4ZJ+Ng/QsbZ4I6/I8rSASGScp1Nz2yp74uRrSE
vmTXqK8PVleb6dZcc+mOfLvmRnV4CZRyIBL15GFHpOdUr8Jl5g39y0z+d4wUit80KStwsi6e6UAg
uWBUJq6R7iz1/qVPgNPiiCNs0H9Y21ANH69jLmoYDkj5PBl0Q1GOCQ6KVpHNrDSaUkgRdBCBJze2
s6mZahMWrXGG3ippGbeC++TmqHdRcWvIRUqUKfAdhONDJ65/XWlU2dXVwCG3z0UbLKh13920OQfC
VgV6Spttunc+PLVUNparwyfCcXpwjLaL+bORp1/4AuWeWNg6z7IgJqoMtJV7vQqZ3MIyD8Kgkz5Q
IH8zlhBy23/mnGAn7Gddll3d11cRmRaZjqDf4Cm5YtNkm9HcHlO6nlS/ejqbb/rSCNLk++QD2w0z
zyP1ItZErQ+xnxknjnFoLT03qWjEI3kN8Dvw6Y1metwq4GkcYAs5uZtwrpRyMgfDHZUEhArMPuxn
UVPp56B4ip9T9jUj+OF0F2VbBqeLr+FSn3PXVkXqBQkBaASF5uDjblAxil4xfBhT8HGRDvJI6l8/
jeDRR7n4u5IZ257GYv9qFUQm+KhmHEfCEIdCuaw4j7wZ/DjuV2rGRiQ3u4RuZKypiwtsFLdw0l7I
7Rg6o3OiBrHi5X30tA5tdU/dBwsbT8m+HRYwP1rrTI3q1db/Uw2BYtOJAORwlZ8k521uEh01F5Hu
ejL2fcBgYZaaS6zH/xQMtSDW1NcsvQSyE4Zx0M/SCXSnlrRnXeS68RnYF2KVh7hIEGFtmaHlo4UH
47BUorDELStTccXbea09eOCs56ZVycn80KM3oZDjKkpIGdJ3TSVvGDyZ3jTpcDfl8oMWl0Y4KVPm
SUw1frAcUVgC0atOqPmKeL1UaWNbm6SGP22QM9CrN+9vOkuJT4txaRm1sR7KeEMlqBFWdFk2KVR7
7vxB3J03Q3UlSw5zVcm5YrX6bjajs1PW2YSsAWGcYuf5OXFrQYi1rJQpmkS18gohPk7thBrRB/6b
RcCHkeDmQ0ZDGG7Jb1k5xGtbfRu+lQohQSvjggzW79gK3jK24zR0wmu+3ck1SwH4lDONWYR/fnZw
CbRtKbLGod1lz+v4+O4mAELtGRAxrTNwFqFgcjWNM7O52LNAc5QRlAYpApbnCz7bTcKTly0gyetY
KIox1FZEKQ1nnejLJRRgD0ctgYKHThZ1Ink4o+EjWkUpNxg/+Mus44PtrClZTMWeIsTlHjizYR9y
zBnUmui5DFUZdWI9TFHZBfxgyZ5zAJLElw0ILLG3zwZgH9B1glpz5O6Rk954zQ8ox4Z6sYDg6TeE
fSmmz4RXtSyqpRQ5KUnRN3HKr8Z+aiuQLn3l3o1GFi3Lf1qy+7r+z+1YGsr2L5gJagLGfifJBOhG
KmcwSasMz0WYBDALOiAzyHOYitWYfjMUnSzvrE4GHLSpFz2vxhrjkylGBwvxuU/QCDI3grsJAmGO
u8agpyAsBIwPBv+PStCaVtsl3o+U2MbjAIm0tJBfDbz32ByGHICi4+Og2fbbarN4afNdvYKIErpb
dQV+E9KITvfHND3uYxFtlbLh2pLsfYx6+ElYluw5/JHljMrleHMiF+okXZiQGe1PH0lz2qpX9qCI
WuZ3FZ7JyNZBedUTyZF8uiOyOAocwNPEmsq5FIo+6Rj2m3WPtNUqd5wBvG/pprnbHsph1NuDRsWC
a89y96jgiJQcPsHfSC4zeVGAZwd4c9VTaWzS/IBuLsAv4NM8M9iPSZNjfc/Zdj+d6b9pIbg1qzoL
pdunJjJGaIeJDJf+X9Ra6SLPY37My+RouAJh8AUa/Vmoi9cS4CU8+1O+Ng4bjzrbU/KwEQPYjN1y
+mxMRrzqbG93iCcB69Vkg2CqbCfTsWjh7zgYq7p9BUjCXad9q5ofJndpJnTcBVCKcinZbXuT4aBF
jV9adhiCc1EnpZYf7gy9Iqv5qP0WzN2XILQzn9IJ6P9+GlGr2PybX3W5ct5XTYly7ng/1TYSv0wl
w114XkQfbIuAVMwSnMif9KUUvZoNs5ni+bJEP4cbo1+iFksBFNLq/ESLKa71ZTzlTIWocMmtQ/4D
nUBJyjcZqWqKdvwYjp+wVae37/QOH1FQ/XzDWRoUXSpvc3SrWRSFaYWE1FsrEFPdvD3otY5h1Jxn
ba7XOKKmqcuMUHxaY/OJlD93fgobn6BvbDpA36QEssMyPAY8sfI85w/OiEISg4VncvQBvpZ4GP23
fgb6i9YppJ4whYPXW/3SRbCzSSNikglKKPmljjJIAcfoHbYBP7YjkI3t83UsREZpGE3S1TkMB5nS
7/jFZuTAhDIDDByMScerKwknRcyLWRBd7NjEAP9WGkROMSWH/uFLrbhca1tJZ7Sh9QoVp/9+R7hc
YBHP9T0K3bJgsqbmDDfDuJDsLmXFDCxvjpd95v4L/UmFhT5T20EOJB2lnd532LINeDqo3hknnJAv
cjQInLAPsQTWDW6ujnDIarJQzpLV0c3Z6n3gTW43KJv3uMJbhxqkTU3iUc3Nk16q6uBBcFaCe3qw
iyfsyMr8d/iEGRYs9vulFPWNoaR9aEivs1GgTcGzdKPVgT7Q9NCpQugGkxKIfNbMf4Rjdpp/VPIv
Vj9ofv/seTUEKRcOLHijRXHndR6nQlRIP+lV1miyJ5+ntCezFMw5gSH0GAOsGZBv1r+jSBx/oVZX
kfYz+yqYiaAwLjM7pwdnO6nHCud2Kc0QFijTacgUx9Smcs6vDAe+5RyaRjr7yTN7HgqPFnv1rIOw
BAW2KMqXoS5oYB/PkZEcd11i2vZg9C1uQzOEVdUJRnsZ285tisCTau9viRhMXr158Ri764XdxpsC
4UVE/U6gkHbEH9hqf4RZkFQQO0I+Ol7xnOYdNOhbKn2UBCIhIPrlbVuqEbSubfzPzhYmjsxAaQhK
wTU9uGgC0okiWvril2SonomTkdahuCLZNgk8PEAbFlWQ7f1tTaUAmqWyQ8BtSEiau0PBsxuEnpHj
mhp06O9VCKk42Ti3OS/chFv2KoH3daCNqPl+MlxK5vWdJCSsfJEroxq7SWQO2Mr+dcRyyfswxci4
hz9gfcuN0KuAaLRNOvnvhK53NvC/zdyvzEbmII5JpHwwnTNNiUrAz5b1Q8lUhgjQyz5O4foQZ0uV
wF3tPQ4VLCckIkGOWYtgBB5jlT567y+QS2oBh5xVCN5uXrnkDE/QzTMpVkZja8F+RBEfqlS3OCvm
Zc85MsJMfxL2OrAQLCTimqjdizarxeWHPr/5tFWT8kQK6P0zQrNc+XGuxys7ndo/6JK0AO8h4wk8
zfubvbu7RIBbE7vVAkXIn+xEvzAY154EgwZlSZx2setWhr+8s91LudKt0NW9n6kQeUDPRzH6Nk4F
BgneRYwKeBR9hwz8JugUFoBCFCddkLED+PcBjDWE7GskGaLryo96xvbd6O0Otv+o7deUq/b8XUfB
Rpn8Q5p+hOXonjvjJUL65Jigil1oy8WZGoiFSGQDS89bnGfU6veLEQCRguY/uzpBoQOpcNNUO+A0
JfqW45C4AHHNCR+Nw6EWFzfBd8XMCjS8neAEwQGe9HpX05ltEIMwdaBoC5bjxZkN517EdsJtOz6O
l7I3gjc4F3cPB8WNsBsnzfVX6U6Pu9UTgf3k7p2wVFhsjCW0o1DOricrqOjvZtqcMrUGyVCsA4W1
m52Avx1omADLUaa0IV6JXTVwUEeZ4FiMfeTr6HzhuKRQwlGw0nAeOpTehBsQA2oFY2lovHG9b9Y4
itT6OGO6ts144013/rYPMCK5ugEGc0BgmzOIUUQGyNzzu0danTWhq3Txtwi6IW+rLVpQ8L8X+qqZ
gjD7YGxlGUjBnsgjQ5b1kemlFel52qznTex/MzaBtyiZiDtIBsnPLFV6ArbPjm55r+6O64E9L2Uy
WFMAVMOe5Y1RlXfpMPrvarC4pbHJ4wgUwlANZbi/Q0FR8JUQ6T66gG/i1IGcXWF0cJeghM9L05ZK
GQw8fSZe55ywE7j3dDfk4L5ApFFA+HP8K9l4FwcmbJM/ezV+30BMIrSrSbfpqMpBgXT5UzHRwfAA
HBCyyOFJjwMXF01r+bDvP18XwAFR1G0fF5o7ri2Aw9pVfqHQinWrqv30W6tRakGeLRgyhK2T2JKD
MytMT3P3kC/FtXrCGZhF5gQGBkOgKQDwlCJKNrNHXIXzyTYtPO2+nIYiBzIhIow8Z+EeVIkMnMx2
LQ5InHEDsTVf8CdiVdXLukQhGmZciXI4FzY4dacml0sCWlHMUQYEGMMqkOrXaMxk3wg+ZWFiZjlC
3hu8V9cB0bNsr8Lc9Wh/fGw0+Yja9eWOGCFHEDC/6CRYGk5InQueH+tGe138gctRpIdmyeyw0cw6
xJMZPFCTnrI46skQXwQUfLMa6aYoIDZLoFHY4poPKsAwHZ3GBkQhDKAHCv4C+inPSNHE4E4v3vTD
0M0bzq7XZpCo8vd0T+ZeLDdbPM2P3uYs1xTfE8Am7xoKEiOuVAr4UgmkMa+vqwF4/6CUbTZVUf2G
i+fOKsVdyjTy4KSntn6e9OH0j/dy0tJAsDm8QPceiqPRSeoBcp4M170+M1cuf/avNE/j6HP7oMpW
kGN9t0B4AW4IBU8JWm8slneK0SBXrBMtsIv/nawHsXKj3lyHWKXa6YwJwVksi4z27UQYSVCGGrKc
DSWm0x3DfKBJSqsQYaDTbwZgqW1tRCVEn1vFB+T6CsRFLCistPerAAQCa5h2FJMbO3YotR9u036G
HyodxcIiOj803LoFTi0J+4C/CEVnG2hxdoVNeD8bHOk07VNyZ6LAch8a/b9oJXzNEvPMG+4bbCZh
N0RzyxFmsAq3d9sz10z8Mld0ZcyXmZoPzXi876DW8jwZ/rOG2+BoXZoDx2YbRCxW83bYqBmkONle
VUIs+XvaeVFQDuUhMXCi9Jcv715K4/ag2ozW4qq3MpkxIR9G/T1Kcp1r5jFtzXG7xVkz+9C5iVgK
v6X7BM4uGR9uLM35rKe1VnhtO/fl1jazlzaJzs7XqcW9igPZ55s8cEab8IxqlQgfg5jwvCWgGZFA
xE9X6Z9V438y18e8QJkkryAhYOpnLFV3WW/shhXUWqJI8za/aJtzXPtYoHj1yr7xoHSlmpWNlF1S
rS3DVKmj09LGH3Xeip7V599EZVnai07LZzX8pMunLYv/FW7lm2Ko9gP/eRBocXUDYubQpjitEPtS
r1VURsNGCqSbOINfDrIlV8rs+KLe3eWGhE9tPIhOAzrZpvUgFvA/K/c8PGfWrcIvy688eaMKFTlJ
M6bZ4jueCdMmHcSkNRUWQ5VjORamx4eJm1DwYGx2RLejXP4Tk3/BXhyMa+18mR0pJB5GVQowctCI
L3SdIrC4LtljvNx7VsNnEwgAyR2iIwR+VrSBKvto7m7GymLjvupaf1Mkh1CnD2bdBFAG73AN0DSm
TWln6Bsn9kzQjRRNRqrLaGZbLfvQh+HKJRicsMTgE3Vf/Tj1Ir+8C7jNadIZeZsTpZTuqjXAWtrc
D/hSn5B2BMG4K3unk73ykP9QPrcy90KSTMBcDx8ASGNUYL3HLS1sXTM/ciNmaCsnuPdKIqanVE26
fuNsuatvInnM7HTtFJlpqXQPsXhgET53ar4tysSQVrpqE0toZi7g0UjUOszmTesc/bKc/VJG1rsU
ugLjbB7687nTQQiHG0PcaSA3gt1UBXXA05G4ZrvbL9DbXju4pRQm11gIMbZxbW+QLHgCuJMXwZbn
v+owBpOgaRXliF9Gey4cUr4ry2PQr81ZvhkZyTLP8qQO+uk0Mo7+A/33r8bLCF/Z7hkuLSQlyQx7
lup1y4n8i9a/sGwAttSvQUh7lFdHr4C1kKu7fqnNn3KKqrRQdL/hQqRpznBUT+eXHJk7GLrwruVm
koPldKGnMA9H02OkFxNiFlcJ7RutL9DA+sv6uhu+SMLRDQBrdYCpmsrpHfMgqXqOtdycyha3qceF
5BsWsn5rIohU7zXA2plo02+4vjwZQ+/HzNK57jbk+Ay2YnYzfdKkcu487VdsSUpyBeQfqNSMTIFo
h8KK95GIJmip61qzQ0KbLivPpSpOEpDioq4lwdn/YI5tHHMHYeAx0ExXe7IVwUYSoaPqEr7AuEJa
4cs5/h4zK235/cMZ266AvUKpm3AHK9jF0qGYixSir7bRiaREogyDl4PHjGu4bduX/1tH/Wk7dokh
lA44DHQ5Vvvzns72F7sK9WqnQB91oBGHyzSzwmqfhZGRQW/bEOEHFOeWirwzEXJCM14oYIQWCj4W
H1SO0KcHIG9Tn8aqvhWmUbsGll8t+0sZTHE5CVLwnoGuxfZqoi5MIWxqMXNtAn+3hDBb1LQA2hBZ
tWsnWDIq83WBpwfG44y9EEL9A4Ppc053jwxIB4AU7LrDrfhfMTS77uLpau/k3g32DR1ArJpBU3xv
XtqBDykRb2icsZEZDpFmIBGVFy7sclDbt5ssnfsRfUn0i8Fc4JjTtWcI7/XgHx47c/KNLgmtNFtV
Q7B4XV3XOPbPkt3/kk1dUv1/Gnwa8eEnUsnhhSI2cxhj7T0av1ItEBSwvIOelJJAkM8vJkUZmMvd
ExcT8oKcfHIJ8Mq+1BaribtEljVO/DnxdJbdi7t0kC07lfzryCSatIcezSpp55iJRtWW5U+xr9eV
qo6RDbSHcK3FZ5bb9/3zM9pumRuBb4hklWdYCjxIKYjYNR7zYtVTiUBFnOWNdifcWwkmyzoa5KBj
3UXtC7De8XNyXvbFliTm3vilsj3OWzDwb3plSs5WkIlebtUD6lS6smDj4AzfTlviFrTQBwDKeTuP
X7Y31QGwGhqNVShPsL8qNxEeASOEeheYF+us+4r3NYEQz9u248ssD0fyRmHzENgVpa4oKuFdwqFR
a9n6doNlQcIYOeXIvZaArMWsSyLB8tbAoecD5X3qGBR3IEIpSSmBZNHt6g06iJSchwOQ4WfMdddv
o2/82/jZOOdPrnblFkHspFSHNWFQR1xXOgv6ouwYSGFqODMFrJ2uFc/QuAkHrJXPT3yeQBtbRbId
uU4PLLEcb50TomS9CMHvt9tU9bqy8/Vdi2Zg6WXlaVzU8zN40xTvqB1TiaxADuBwewrAap8FeqO6
aofzreGrok6eoCxkZ74hKCFlJtl+dDYHloy8f0lvkca9XH2cOWoEo+2MyK6RtsK/rv3rDm3xbloW
A2ARkBk0pfAcv6UoBzXn0orPpyfaEjGT0bLLlU6oDBPCXGuEALZSzW9rR8BXuQ4s840Qknuw/ykf
cnlN9b6jsmImMDaF1KQGPqROqLalStlTaukGdDXWhXlBRBQ6d3MrJFIs0yB5qmPKioiDbBoc3VVW
qaouWodR+kyItXwuRlTP6YsKyjZRaMO7XvA0fBSuuMSbO3OCs0nxD7jn3j4A/JXZkURhFyfG4ENS
wxO1f0ZBWdoZ90dynPwyzKn6AC/McBKmMgBqjyjZNVtiqkazoJ3X2jtBastMkk31innpSC/qC8aa
yYatQk2LTLSTXDrc9cCm0ehNWsXR9sGpwr6KPdGhX+BILa8ymoCmcrVIfDP4JNPmxSQdBDtSl+rZ
9wX+dUqZl6sVfiTuc+BdkqRD6VTz9JdvunlWAPqCgyx8lBNCJyJ2gOYimegVUtFZhcIcrBLEZ9fW
Iuq5+W+89VaUqs3TlJ8SV0M5PVYqDUMha1cMcmGTU/lWja6r0vhHpxaOXTGJIo/j3gX+cFNybHeg
+NPibYV3wtM7jlHNVZyEhJmZg18Bo88U8/F3mDx32ZEBhzID9qKBHWpfRg2MK1k6r+fSpN7jrKOe
1RrClHvbETilXNNIrWhNkrakXeOMW1jywduZZOaPnIr4jdqPLq49DcMT/u8m0xNla7EdmQOAUYDJ
RKd2OjZZKC31/xl95UeZd+V2D1Om7PfaAKRnxc3f2jS/7+jywymYFFQWtoxSbRIf4lrqRMHts6y/
s4MM4Z65Q39DbB+oWtPln34Vrh4R+g4gm8OVJsdZeyt1top6dQ7zDGgvwNdWie2uPyjFs0sOPUlL
MpJbXbnzwhH8I8YkfqoHCTBEIk/moGA9oGYyLw9U66Z0HXDSZEq4iJD7PVR4g+AK1cY2YiGYqhTW
vpqgVxVbgcMBnDILbm/Z2GF2ByFJtdtLHDkVj6Dm2hAWe+5tD1f15TNmjLZxeT4AIJpjtgJxhw+r
c3uT/nS4Tlzf+OllSBW9+PwKMSYkU2heu9JeSuKi0sqcDOxV637hBy5wcYJ7VsoM7Qc3csU2qNPe
9e4nt3YpkwPB3uQkKi3FtH5HZOBIKpHW6F9acSCA774zqC0FszAeI3XdOZVwG/+TAVHIyUwbiF4a
0wtPFr7lMTqXAvMT1iXJ2/BmafNK7x59QFKkm8OnCzlo7k6BjIvngW4Nh3ZYK/Kg5zGJLqGUvESE
5ab65vi4RRApJNqXYMO+g/DIUnoKAReZv1kVk3USgeDE973teFREbE6yXzt4uUe2RaKHyEIfp1CR
boGAwYzKmsK7oE1wY0lplrolDK6Z7s4X6DPPmTm8i7yst6kMGmUo5bm/f1pToLZoHQZzhrImKSZf
6mI9TqXqAuS30EmKJU9AYsYSmjrt0rNDkm1hnImB0s/sr0stfRJnz4CHyM2ewiCxCHFzhvW1QFad
ld7FGyhIGxlJyJcMlTvz0QRWIpSmyQ03DDH4Y/fEuNZY22sjdPh2RgYJ8B8IAziLbu8Lkp8MOGIv
5mrFFqXCkTQsZW3sez/U5EWx4U55XGXwH4RfYh08eCwAFJegofrb/UyiXmAPLq0YSXUV8rkVXG9W
4+AR/pGoifKw5xfpnZQCEPeCVe2EaEbOvcGTaaWsoGwG+3DZozW277HBjHfqkSynkemHpwXfMVc/
byhnLC39Oz/ne4dBtGi6Ut0VEHIG2glZGqosaM1lNCJ9taHzaDFGvb+VU4+oYrpG7Zy6W8PJSVSe
2g2/9YyzE3/Nl9zQEyjNBAsLzhFWaWKWMePG1eovR61ME8FoXPNU1bbrTu1asAr7YrIQJi55aLJK
sonNMM6e+ajz5qoIpcvvv69aWmvK3fM3KsH07d6zFVE0HUGBq5wGU6IEC5ctK1HSWgnvUWNOaXw6
b2MOPRfPLLAl1BKXi0LVU2xHSILygewMLw+PAR9eEaL0Wz4SiwKbaQmDe+dpl2QluEpKCg4dIMqH
oapw35x4rD2TNkhWR3VMSNtkatVGia8t5fqT/WUXu2aIjA3SlQyuaEGrt7bzRZM6odZ62zNB8c5X
P0XV14kzJFUhhZignYbrKPnyZgQo+EIOFHy1gvc5DlBTVF1EbiYYP77uP8hNKI5FM1ks4QF+WH9q
hrU7sbFWc1cEKGOpDDqHIwTklWmaZSiZKNVdF2sQxVvbYEKFMpLTPWaEef8iKsoeX+XMjc/TKSvi
DoL7cQj+Y2GdN0WuV1AbCaK/sYt15/hfQ6TpJVDTLQ75IQMU0LR/+kl3b4UvWnK/ORdEgD6f3Oq6
Vvok1tjXMEtni1DGXrQBsaNKi32aRHWqnMY+EZO7H8NH8AGFJu64XXcHZA0KtIuLssrIhBzu0ylB
VqXKG/gJ4zNiPfcTJJA21BqXOG6GBpk2WcUiBHH+vo58FxwoxEG9BpLQQMRzta2+8ZfmCeuoWlKY
gSgnuypBEijg+s/sWuaFugPRm651VQa0spXm8seGcKHuJoNeqoPSOYXhRx5XZx+d4vk/1t42ECeR
Et84AFSy0kFw4ClRQnbiqCJXyZQ+rQrwXtffjXICc+Z/v0BLBXvaV2flcEKitZfdm7IpNZhia7vA
IlWcjT4Gm4Pu4Ce1KJz/u41f3OjhqA2V3McnrmExeAl5Gydq2fIaHofUf3BL026UIyUjAJ0SYj2r
nxlsY6IGGdgTtsY1rhrkVIP2TS4tTaDHe7sN7r2tJJwybnDgZAB0cs9WvTE1MmUiDlZYHbu1BTXE
F245RWxpZwb5CJOywBPYQmCp75vIeixhtVVNVbt5KTzlI2et79DuTUQKzjmACjf12gaIcjEjpaUL
c78wTbiecvaeAJm4Jj3NBxfATdx7DoM+8pJjxsC9wbu7gjeqH/Ad2e9NRC+WoxJ3wP97+1PCRv3V
IzFC3G8AjHAZMH/HtuPFEepKEDCd5Af2ioTiSQLFeK7dxbNm44hzMezxc9KLNSkOPnhwauLt6lM3
7toLi3h6CdaDqUDXr3+GNzuNG+exGZBStPyZMfqS1OmcCZ9iv4/XcJNy57jmGofoxKIQ4SgfCF57
CRMJixy8+ZSOHuXBXveRbBNX/hVKcFfkuPQ8aj4HWRTlvS8BcaGblckQQJEMjDNDt07xh9wWslUV
65fj3werSXLAt5M51w++0eI83nQQ/CDZkraqj/5lIXmHp1Fd7ZRugE1QJ6UkDrnhCe/EaUJ3QYk/
h29hvtiB1kcrvxJZGsN/TdjSIK+Hiz+raEHhFsfGxq/GvAO0kWJD2gPzKLpnglkrwkcr9AB2yZcM
ggAqC28o2rApd/CGsagMKQMypTyQI0n/kuUf0jgkqP5WM0cMjcDjwV6GUclb0fRyFObOYv+ziatl
dWQcvTtBq9tUqUefRUxE4MuKKeoIz5VXP4bPhDtSi9vLzmAWNPrWG7+N9pqdNHRWF+Mf+xSn09oA
qEz3MWv2Ka1pvMLflX7PvIa607U0FbgVzcT0UuptnCKxT0Lxro/yxwCGh2vf3mEAynjplsmkuFR5
FDfAD/YZpsmy39ufW6aFtDHJy8o5JioRR8JtKFYHhbq+W5uXGVuIOIDMiFbazybsBBHw1/1SsH98
5UMiSBdvlF6giL6j8g9GXaTmWWDJ2mgyk+kW2Ey5fF+3IcMO7F+fgBHY+SmqtFZr6ChIBehgkA5p
f/bOF5eni5tAhEcu+3ljvabX23yBgLckdKfjl+gJRTnVDnikrMqxCagdXIXjmKLdJL/XTYtjSVCf
O/CEGq1chcVD7IikrwyDS/tfJd67WiWONsD4t8Uy44kq7oy6KD7wtwsKGtNtytlcTkZz6ZmXIqva
7zxYQRN6erED7ef1Cxr2ZS3dVtJWFV6MiXeybf/tJxE6WV6S3q4hn00daltGFMiV0R+8tecmu/UU
HcAYIV63UDm3WmCfWUhgDvCxPsTpeSuVwCMA1Tmeo4oBoThZXWsMRnjfntmyJo7ietTENwiAadIf
FkkJtKEME2rr/4ExuIUqgn4oN8Z0PbpCa4vivWMgoAnvUMDE94Lr6RCjxEDUAfT16J+hvAJ4NkWg
4MEPA/B1Yf6STYonxUTuCrj5X+Y5VGopIWYfbnskS03meNJ6oMoCHRWw8qTgSw0QpLJhS4JYMkcj
5d6yQQgmW+RhUD9LkTOWpGyXbaeGRvnOSmqufF86bHQfNtLFsfCKPFvWeXr40qKaXm+R0t4rpIWT
+8jCz3iUkL8Q1bG9mZ4FeA+0Ghh5x3SvVYd3P5iVMT+iKBIbOYNh8liJ2sDlgQIWPd/oU8UOBBg6
Mf1+O6YB5OJ/XgBq+idkEgqAvKeii/6jMvg5aArmb1USsPCMgaUttgYVPgjrzTeSHojYFZsCFNnH
uei3XnWoPotkqFdw69tyaKYqg0PpXnHrqs4toQTjExNUJcUmad8YQGQ/eJIipe49+bp3rcuy6gSe
qgZoEdo0fqQ9JhjaSrUrgXRHbqw6MmEPPPV05HcGwTI6Ch4j86ORGALh5YTSwz8S6FKHpSDMpXMd
Rufljls8IvhFfIV8sk2vVNY0R47/jUszJvKa39HAMGjSvMZi7HcE78+AQAypSoxNjUqwZQ6pbZlM
Ei2C/XiOrtQtHZ1olUx0k+LAPtbll3YXYFhKa+VC5CUQ64ziKRpRW5EkyWxckjVEpURMahxRgeZQ
bsFeECDPDhv4LBCACbCvCMwhTuopyTxiLS6bYrEDBhUjqwww5+GFV6g5GxybdHmteF8D56eYNqD8
q71y+NYIb4VUa4/g0WxTqSzOqEB46QGyomVe97gKrwmHGa4mNw0MSstm7f2awRUi03ykEvIdtZsn
+WkIZR/mFtPB8mTZIU0QxpcCqqmzKARPM7bxPndGSMooU5wJhKFu0iOt6pQxtnYy7hgOX1veBDdJ
kyG5xnuUbgs1Zkm+nrfO9f/e0pXhzyI0Q5hySxoFLYGmvRR92+IsaOD1AvbzoZbNsxoMEzvumGfW
fWDDXteC9pAwzY84MbKxCLjcBoneClzajFKrtgi57+8WcYQcQ6TyALX1RlGeoW0kMp88aDhvuyKj
esOONetUR75HUt7nH53vAwphJdWbXjHpvygm3ObfCsvbVZco/+PfzlKreZ5G3OSVGFW7X75VqcXM
SMhFXPlX/jAXDF6Z4bwGpQgnNFyT4a1oe3rl+cNlm/bdy47TgjUhA0MOOhKKzf12mSWHtHWyZqmU
X09UyCmXPAg1TuOtAgEcPkJhZPpztKlOpyRSF45TkSKEsxFEtsA4CenrOTVd8/PWH4q9ulKjy+nz
H2rC5PUCG4gDGhHavzdFouhiFCQ1+whOSi8fHjjlBrDaUNcjw/x3Cxkm4oC7+hAZNT657nnQYCH4
8Xs5Xuv89qE2Vl8xAWE6gIdN+cMfoPwbV4NgWl95ydpcZ+Y+S8Mw6kbiMVYSCtBzVf8TifQDS28o
qENSlZpRGciF6x2HOywHXu2vhvSyl1/rnDf4Xx9BS4U23jlhvNMuYKKnNGUwImXr4vw8hrC2cL6P
emQq3XCOsjD8pjszxUmOJqJfiWBtlLmnGm3D+tK2PkYf+JWw0l5nkSScPxBNCuyuMXo2SxpHbWir
PtlioZrpHgqOIH/sJ1nNJGPrXhnTBO1zCLajr76jmz/ALDByfayh12si83cEcg/SgFgquZBkJ1L4
kjBrduOLR3rPU/5F9xt8o+Mz0Hr/OKAQWaS0RlHX1wwV5RjKsIZ2+RqLVdTVyYtya5YMCwKKJ7Km
+X9lRQdknYC2PmwVVJlTrvtlI34eDaiUAgTZlYwr4ERenpwZDCTtPM3i4wtjogMzfBXnDWLNdCz7
oUb+ynF/bB1UirxkhzN4C75ZAlGWd8T0myGLEbPbRIyRy8qz4FPfAL6RBiwWo+lPcv/hqzQqDu3c
8ZtUYXWnCd9dRsgrDAaVVTyt4vGJLhChfO9r7hy7K6CvCUdwsAs7PJFYb/Sk8aRGXn96UzIbrn2G
Lj+lk+S+iX20dkSAstxztOanm4Y2z/RaQTWp5jPRE8RMqNvM1fAUuPF3HKtIvun1SjFFBVUtClHu
7DTo9ZEvI6kKu+V7Hh/X5yShKEpn25Awg+QkPNBcqPH7W7VjCyafm4AVqFgIHF82Mvtv8nH5gi7H
dkCGquspfhU4nfe0Y4nEj4H+nnlMhH8u4FjWg8HWg8xGCH4CrLfg3LGbj1HJFuyGQiYNykgBFdxW
f9f19+SyBpZAdIB46+oC400+js2o9PxMhC6sBLNYpbVXxH5Ile/4QchXod2xs9ue6XzP9dKOnl3j
8KbVuFrZP+iJXgD3SqHxPRsXcYgyLrajZHAoSUpoKIYM2uiIGtJ3sdJzC6n3eG3R/UF6Ftvb6+vY
Ez6rtWrutTzB/zZdaa8pHjfQtBYiWEbqwXZ5QpEfAdo6mVI1c6dAvtYNhyxyJLJsMi0EIfSV4u8r
iJlchcnlMwdJEMIwVh4I6aN3cKJAe3BwLtu993ajpXcgtb5AhthUyRMBcaK5A0XVYkCSrw3EgLzs
tnBNPd/wDOdbMQd++N/sFtvZbLRijuX3Zi+AJImT+9yahie4cW4vnFr5iymEEZ3KwI3DIfVwkSNQ
LcWlXSA3o1+HyMx1AYC1HE3FMG/OsyOrzZnknH1W2h7iPyxHA9h/K7LcvTF5XEXnDnqtnRO/HUAe
lcGJY8EOnU3ElzRtIPtdgwbrtHFaVZn6zQuflEs4v624oMDWbHq3mfg8izGyKeh1jwzR6cPwC9dE
915hHNpNW/ZrZ9BiIqmDtCTZ4oO1a8ZUBpucLQgF8+29NOT9zemZF3iCOHM0C2ArxvlKcpBI+r86
3/Y2AJZ0cwqzSMHoY2Erc+kebNehzXRQmJmWodjnCWEHpWWCkMpURYPPiy64rmSJ2Ga8WLPMM35z
b3DmG/iAuA3mqbtstt63v0/MGYEUsGgEkP5u3ei50eQNWY6P3iHGtwzXw5hwdDBS99aVcN89WQ2F
GncEuNRxChKDxH7BnYC26HB3mH8BotMLKwAvSwHMjPi0S218pVJBpC83dkpkzoyCua5qB2OFZ1Ct
JGjS23P7oA4UseKJ6oqu+wsiC3opqEKMjoQA8bJOFs6jgekYwCtVVFcdOk5fYsKBAUIiFmXM7LJm
o6F9x17RCukrX9Vw/JNJncV+31usYJLYdxM5HeIWJewbagDr5V3BvG2POxECeCiBAjim8I5B2apA
8TSbxwWSgVma7q8lUoMp8PbH1ypDkOBWNrFmt29e0X9rmaQoABSPGyV86F+NdRWsijXANSqXPVjj
5fDI9EyxxYa4izfB81li7qjRmYCsDZGi5ENrhgfrtmwD7xGoNJJ9UQBLK+P7iyo5Qvvr6duSt8KN
FvRepbTKPiW2Y1+yEzPD+qb2kbkcl3bOGasBcHkPAHgUl5RXWD+t5NcANy1pTHFoqodON/5hPCBp
XM8L5neg8MQqCbdXoGFQBFBnvQfew6gBTqUAj5kXIivHx2hRHYymzEN39VC+0xz+azvjUall4xBM
R5aOPgVtzALEdOWfAbDJovIsYfekAmY+jI4dh+jCoglqhxHthx5IHMg6aejDNzhrvEavaCgU3prQ
l6ukDaUwnWjDCsuK3hR84gwjJuPSo0KqVyW4lVOb28KbBF9ea3vqzGQDYJtOdyNsQs3yBKDgixDg
epmH9xxH7mY/ZvlXlem6Gk39+eu8kinAhAe8mBby/mGvo4iaQJ8hjltm3Z0cko0vLEe8PyNS6C3X
rB6i9/qjyr9mBbe6tRMYoH/3JVQTKNY8+IKUAYdTYEQ6Mdy1ppvQ6mSComSeUKZV2BjKt4FDvnma
Mh1CE5vY4K6CFPUB5NrZU6W10l4Yhptp6Kafy1oKF5EKNhu16g01rX8hPeAl9u3wUJFleIvJdc5u
C3n2JkK67QFsJZpFuigbmtDa+uGhjOG2U9aWaSLhg1M2PM9Om2TqD1p1AcOb6YrzPhTjr86RwNeY
9/YGySRaxSscLCYi2kosB/tVpZEQn4pU1qedtDlmMJmFINRRgZiqMuu064ZKkFip292OzRQYi0UN
kKQGVhIWQjW8KxZHnGFL9IcvAnX3ubvj8HUDnfQ9ouu0+916iBXCUCL504eJ1NhSroHAol6Y4Qim
MfxtYvG2fmxzVSu3yiVNpsO/Zxsk9J4O1R64lQ4pdUQ4oL3a2EFA0MrdRCSDLGOD5zWGqT8DtFVy
BJ8/fL4wP0CWgI2hTGaw1JbxyGGz2+FArttMrQu5JSC9ZSzErH2qszOB8C+JRDmR2UAjDi80svmS
Aef4jmtU3CSs0a+g914x2AAoT19REtgcT1HVVxWXs4nZX1vg6xjWW9a8awpDB721aWgBE1MJRA8p
izg3iS7fTGLtJFoOf0BRUrQdrvZpWRG8ypULbmBmx2B1MxE9TXujEldx8q+M10Pkk0ELkGXEBem3
4t7KR/sdhzpTADQcYkbRmir3zO7O+9tGEMpIG9iMjcVzW/5vH3gWZGQrGS93nw/Dj+wnymOIQBrp
sjJS4k6edoaxbLZklKCQE37+tAKoGfW1bogbQZv1uyHV/xj7zX6zoTHe72ilHviGg/dv+X+dpaSo
d6T1W2tVQ7HjPc6jsRojt8exoudJlB99vgoG00mGGSNPyYtjgzc2RamIbfTOiy/q9ipVSRgeKZ1p
eGpGxjW3afkOjR6mh6vm3dEgO8H4b72iEn52Hf3OYLke7gY+BL2yhs48oscQBxXctJbD3iMKPN27
P+gTagzW7J27ie37lcH9xq5mOx1aixryJVmk2ZSWlIAH4hF9hSTtJ8QuTQOMz+bRwdIPn+fhw1MP
69l/Yxv0T5TiI5Nqlo5T8qK4ClKUi+ubGrNxmYOpGl0ZEDo+vqQ9M5E2s1elvg5b9eX9QAIFDl4R
0PS/TgE98X4EkZ1ESNozzCb4rHY9hP7ojaNShWdbXWS3wwQ9ZmIX6P7E4kKB0pmaIcPD1obTj/gg
OPZXXbQzByE/D9Ax4zAmEJoEoT80RUHmTpuVgwZyiYF3u6Tc0uFaj9C0927C4alonE9uoyOaVvCK
wcUrZu8dCvUJFUh2c4cS5M7CC7IgxN7MCX9NwtHHTYITpuLBVfZ98TyS6CjPXjtD18A+erODls7x
d3GF46qvaO6vR20n/nfpSGxR+gRZXZMlbmHCO8uEWxJ8dHMtCSpPnDwEkA17Qfa0OIW+HlFT/Tzm
1jhNdgSfad724Dyu8IMqc87OfvGkY5OTFnVCpAkQy0+FcZnmogkVEVT8fWMOXBmhA979id3Hc7km
4ENw7fjicApk+McU89tG2F2IbKZqnexLrTtR5clfMeZTfUc2LjtYTlIK0E6nzKX7C1R9hH/gouLH
nNYCqVMGjO6lY90Vd8nja7uK+Nh94OWczHRwEFR9KxdOyLv1ebiAp4/0UkGA06l0P0SGYD99lK2l
snbGRvYxLOqY4FKzYDqzvwZp/uQOCyfWYA/ZrSSIW+uaTMfss1HULYnG0RdkDi/l5QoCRkjUp9aR
IBkkGIRfeXXlc3EuD6ax2uY12oO/unjvbeYXZRrTehgQsatnI0QxqMMdmfspiupUuBGSTokIGEAT
zrJmhvB0JKOHRgu7H89JwUIaWSMf5y399a+BrKlEEDKcXru5IS+THOi6JlN33Xsr37Kaf38NORA/
Z1eg4YfiC2CbgG6yQpS0UOFhZx4Z90ZDQhxd/fxSkTilO0QENMlRvwdTmm+GxeER4BGOusxxwfZb
Yx6eq1OUnE6F9y+t57gY8ofjAbjX6npXGvJeRzzlnthmiW5bdAkUZrp17CQAISZqO9TA+QaQ+Ys9
HmI7SaVJ26cOCSKeONWCFZtRlHkr9XuBReJYaGicrOlZ1c43KVvQE8NTLQFjbQygVRVD6Aznfc92
ES5YO3ayQOACIb1FdAT0pI7XCcLV9qh1CJCJOs5iST4IPjKnxTcmWlidNB/oLYQ8Wnu43TCwFiOr
4AThLgUSnIn9q0pcfsl1QdDCVQE1hVeGX3XvfvS7IEVVGD8QpSoI4/EpLei4hoN+jr9emxOztWmP
GT2c+gzotOC1b3EJGNExhqnmIp9Szv6jumtgUo6vllq9k5PknaeQIdjZ7r7jbFGTJ34yqbvUC7Sn
77w4pky8RBAx8+NBd8acyAxcxmN+aFEu1AewyRZETEAM6PExyAiO+j9NMeCZrKla5jnHDbrOxqMu
UHPGT2gLZznpDGijUgIKlYcSpI8H0nHFpEatp96vMnGuL27InvZ1nzf5UPrk15rRjuEN1thlX1bp
T3XuZPc48Ckk+gnLAceb3prKqdYYn2BYfSFSB1a7VOhQxlXiDowW7axLOCtAN07GHfZacwOpdbUj
r7rA243YG2DEn9urspV0mfBLkETDqhE13NcY5FBftVYYH+Y5Wn0z4+cxldOCJrY1XZnipl2zrKeA
WhxrfqFOvWcrTKu8DUbSAszT5vYVWVfijDjCypJhMXxBSwLvIaEttsDh79xMuQ/h3MTBEAUJNFh/
qAcpuHE+ph9ollaCZFLEa6vEfF2iId0b4JkfkQfBs8ZDkh29UMvtmtw6OkJfWRwc4LI/n46anRr9
/9VIhnh5Msz36lqwtNdBnzA3YgvB54QKEdadMGYLx8ZGl5d9I7hSdSg4sHPgLKkxl10I4DLck/CL
8S3C9e9nhb78MNG92aWCQHBs/GsOcp6FGrO42vqsX0yjOF0mP+VK69p1dE/VltIjXZtg3GZuGYna
XFv7lP8ayoCA3vSQ2vSLTGqv/EGccA0O0mDGF84mWztyWBsDEsqULkSu4Ma3DoJr4ncPLbKVF8Xj
Jl5U0wdZ0Vw/9quFld6kO2rOL3CbL9wP/NCbr/n2xr/hDpdn74RxneRshQOS8h/NBWqyK+T/b4lb
9FZS2zUh2DbK4IzugQa+VvwzGe2XJkYV9D8FubF3e8mDzrC0CN/O7o8e7XSgq3Q7dd2QQPhKpoia
uNmeJGNfnWQPsaRVCDPGYX47e1cR0RDY3TViL3rc3Tm+u5Vu6cxDT2lnwD2O1xCjd6xUZkCpdrEa
PaAWEyldjDQEzexiEG/GFJo729DL0Mlmh4A3btPn5VMf/ReDTdfpUukziEhcP5G46+hnoYLFxfq6
qvWmvUBS+tfHWcsNpd7JuzfJbr9IbO9kEcLF+58/XOHVMe1GtSu4TCwySrfhMzbWd5mxxzRycefZ
QP8wJKVqUV3jKMFM/RQzkG7kUvcizJL6gdRTgnNunZbiZBOjoGZ4iLnV8NV4vuyuLWlgM7b3xXHM
ENE1nHxjEIr6wsh+V713M1KxHZ665a3g7WpbP0tsjmXicJyv8mRThG1Pb3HUW0NG7PuDC6bPnRkr
OzXN0Wt7c6MdVEEK+1fijctPP0oV1t+oBlAZ6wuglVZMMnOlzXepS1E3LsMZFxwp9CJHw3n1jp7F
EyuBF2r0AFJpT2S0XoO9D6WhByDdRr7zkR6kzoHkGYe+CVuPSfp5ANxvQRCFgAzGpNaHAzIjZm8U
XiVRkqcbUzdoq0I4Zmq8jObimKLQ6IH+gukHrLiwAnae8S+7DGOX+wSk77biNUXezYRG+CgZcsnx
Bwb0Q1bVnn0k/AiOEtG/0iBQ3/NtzC4Lx9bZijRHIRH0vO5NWIGbkQDTikFho4lLFiZuGOClmNLt
8TiKlX1txO6hhWKU/AgstoSo3B9S8o7wXlmAqkmwzyZth5B2utcdga7wGc6FyddhjDNLUZOvMUIQ
sKZmyyBXdbEeOPauxRjs+rvq1d+Qmkc29HxZUD6GSG4ZBH/v0UyhT1RyCYOJXXL+poI6HuIFEMnt
9u8Ttlq1a9f+BWakfR+2UO100epEruMZJMY83r/46o0iOZksOd11zKMk/+tfqATIDcot8qckiYYt
vDPef0zJvjMRU/s5sU8+j6PoiMlr6C+CgB7mAGq4l5X0zKIFLoLC7f3NoqPmoMg/MFZYCQNX3t6J
P7MTgNx2d4mHCMNxzLUelLBp8wO41zyj3Kn3nJJh2kGG8LUNeVFdR7g8FqqQqDQQUtstsmHHEDFm
2AxITnG1ZtlpWpOFsHb4QwAFi7lYyogkkd9shkvfaCy4jubEbKYREgtfYC+eRqVncQlE4y43+IRM
cbALoSGHVSFTLYiLI8hayoLqxRaLWAm1SLBRSHjBA3pNBHiANVd5ZcbjF2zvCdLpBDScAdvgSpg9
qL0poKClN2iaNUtilhILG2GHvn0NIGwHwsvvmfqHrjwyf7zeBzIv2k14S5w9MsspmU44EuZ6Zp3s
no6e0k1QKVRL3/yUfnDYOFxZHlf7TBYo9mVKJcwcrzAzdwaMTxnCOWtDN0GwyBD7iQmZEvNVGYvh
C7w2XuOOjkuNRJQuqYYYpt4kVEkMmphTJw2K0CpyooZVnfIUFuXmiUJiZIH9v8kKJGE2HVmlEKF3
wavWzp6mNZ3bcCZt2uridlzJxRwqXkSIq56iIVC//3YK8N+rv6e7uWFFHOZSQyq84yM2QbOndGhW
bq1TqEv/E6+2Ctm0kHYrgecJSIYzkVMUNODysLi2nYLIiGYielVp0P5prvM9D12UAukafwkqWSJ2
/hovwvSjkTJ1T0Il13dSlWbGlI85ITspFDPc0cg4+vL4Ry4Tu5kM0vXDX1/A5K5Qg4Bw3oINa1DH
qkyrNVll1BS8VlVySrEelkPudcOW09f0cWCgPC/Q2q4HkxI+2AdsP21UTzlMrwHCJ62kL4BVGf8i
5jz8zjr+V7doj1AcyESbo46ErUXVxSqTuvbwAaGJFUD7zu02UQBpUyQDbsnGmzEpVfrEoiv+m/GF
XsBsXvuVRppmFvMcAdPQMTB5iSRWFgfKHnNsEBJoRGuov99yYoWPMPUiWXNMOJNobdkB7neBJ0XR
JYyrY2IgzIrHTMRIUhh2NAMq4K4LwRsqaJtPxnjZu6ngAI6UBwug729G3jUHOT7RenTabd/srUc0
SwxkiZHrXMuFmSBsH9utp3/X98dGKXsxOuROP2osB2qeZGikaCqH5/Nehg9YqwMNoAiwa5XVLeDI
LAQYPCppGNJWpTr9LqLUe4vSWgSARIIYBGrxh7xACQtasGxbdpLSMnl6tORNpr7MrrrzCKG9M0f3
MPYu3JsSRhD/wodnu+5rqtnukIqg8CwAO5gnzMgjGY6idzNQgzc+tFVAH+X8QkF8dYgwv3zgsOOT
PJS3vv9BD4ztkSAeeXifSFU7nHYoZqav2fiML7IXdiKTZeSx255GZ1FoxHW8TXr3gV4MD5dadlMP
aIMu+aYMKPq7MAblNtouT23BiFHxQhyJZp2vf22tmos76M4mVAGVfgpdjGBdflAopVO071egTn+8
hjE4iLnx6It3gpv7jEjBCgol0bHKLwk/JXZDDCHMPCpHsvBTmdumxJ39OHRN+/sdkLms/OOBT2kW
eu+z5ZzIvkHK8zTch6mkDZHoiOCKxtsCCMMyuIO2dgAd0J3ce+i6FS0Y/KvUPu+487UoKZF5krQx
Fc10ij2dJw60yI8U8eJkQ7JijJp2PP4K3PgsVSe4YTW7c+9Fw8HC3twIsVFmbze8v+biYYItlCYH
2LITO5AHQqjPnOnrHEQ5+1dnZx7QnFrICJVyBK9TJ467DF6SJSMOcRP5mEty0PIBZa3LvnZlYEFq
Mze5fxb0XTmeTtYWLSc1GpQKsyIV2zJfFnzMFO9lYdZODFkicFwJcpO6Jneqr+sd6I0ermgP4NxU
ZMOvYdWFhE8C4GF7IwJLJqwlFPV3Hv4N+eZwpeSndSVeTkaSYnSK3EsmiX1PsDdM0XO8DVmdsTC3
6AK2n3t+zOYPmZQPNsS9SQ9xguHRXSIPe3xPy2yasWiFcA5aIj1VXDgX9zxRJ0Dns9P487L0/2ra
MrqET0hL+2hdw8j3caIT8u4BovpgTfCTPtR3WRuDKQAPmqbOQdRbgAXfjczt97JKU7+nU0J65Qb/
NxO4gBxgtYLzwx20ZDAcl2pB9a7J/NPP5LD+KyYkb5EFMhiF0LELPn6kHsY66EvN0Pk5f4cVCjUm
8HBsInUciJ1lbRlJPlWzmqI8UUqHtchI0QSAB8Zbwvobd1Ed2Hual2gavNNVb1AO1Azjl+tSUcZm
I5ckgEbZWPBJq5JceBbU1vkCwK1cgh1aWAWGxRS9yGcE5a5VHQ8NvspyRZBIyHZ0P1kRlgTpM7gg
Vbmlcht8UgSpEGY/gOxsIQjZaUbqAan70iFZAn5pkhaNP30vaSpISk/oAPNYNWk0HW+esqYnEglQ
l/OK/u1EMvqNsRYyRICJBVd8HKFeHgQjCUiQuWrHPJSInEDYthVm3rYlTcoZxR31z2QrNxXeRMZa
1CuNUiE6a5q/Ulm4yTcMLnATxYSeOBjW9aAdDxGdzZse94n/PBax/7ba8pFHQuDgwU1fqK77YTd4
IPbQ4ornVELy7sZt5BrStEr1ONX3dDWh64UXSUuVfeEBlumPfjREi7p1gYT//RohWIMRUBvVc+BO
l6vLT06No0CFhH9705V1AJTuspdeWgiFPW9jVtRjTF+DyzpdKY/8clgS8bQfLFQ0PPloekWbwUPF
C7AJ/agH363yiQmKlf63O6ZMpCpxHfIVeOdRCwzybGOs1JOo1c0e0pwhIanS4FVtOxotyqj4SZcR
EkXPTYZzRCtaHcNNBtPWo7ioEl/dXhvYMsDnbB3n1ubaWwwWMI+2FaMvIZrneAnOephCzqA+wB5j
QH1vEca3+vzKgYYSfQvSSgVVxR1o8DQnYGbzRMrDlWFNN2tSOe3XsW8L6uIyd1pcetBihxhihx/I
4azIxKdU2WjbFummWwN1OEJwHNQ8fRJhZmdrk5JJH59QeEQdEvBOpQFeUfrYd5iFgHGU9NQJHyob
Ak6KRIokVYAo2m2O6Tn1zZJ9pK8Z1eXyCKP6qlB1JPLvEw3Vli02yYwQBXYa93wri3QA4OtcOO3o
ilSLL0BAdN3S0Sg6RBkFCUVkvZ1P95OcUED9HrtB4IX35USM/NQyLv74p9KgT3c5ctaa2aiIu5Ix
8QEQYkXwppB7JiVSB/hsZqXct4EJ805gQs3fGZj1FZhHSyCk5nDeVNtCgqrzBIMlIPKblXcBoAHi
fifItW344DXDZM0E1KHAZSdeVF+bcalPGHvb6fF5zoDa8f6+kMpg5nZqPojtT+qZ/fAs+Cf6loLi
kVPDbjuE2Gd/UmQY9vRpoMwqaECvrQPo6oYfXh4LuOb8ZM429L78W8DXYACbLGWjBsLuqwEQkYLA
SVVlGNXcrHK07wzKyp1Sbsj6m4XGwuxCoaJVH8niLHXMew7jnFQasc860xQBI+Io/N0/9Gs9+vMC
lKEx64glr8AE/C0xgRxLeohOEdMMm5YqZIctSyQwsprs6fD17Qu15i7L/fsclguacyFW268/YlE0
6xk885iDtiqD0q8bfrj2taGpGSqZZYbBt42yS4ptJAklrNvDQ10yds8Jc5Nyx0quWuLRDTMmm4sx
tu4Vzz6dJCY0OMdGtmQuzGL+uoDqeZP8LB5CMXiWLoKKq5DsQKr+3PYX1uQkFLZkTgZ3qfYNPXHP
VLs9DYrZRmcQ5G953i+1Kx/XDwlNgJIm2T368aXGeiavVXl81Uzx9NPu0o90O7vJ2j2mz7TGaPKJ
9ZLtp+7kQNE/A3WfPKEiKTWPZ7LKw+FjvjF9LxDHFsgbruQc+nJ2fei9UZMG2643YeLogJw10Pjj
d3XMxhC1TVfPvCMrmLrbUl2lDUiBxnyGsXx4Z3CQEG+E3RsosK2JBQSIJ8iD+RzJjObdXg5H09to
QoTo7zXqpT4ZR917nbd0Fi+klu4clcUV7l6kpEOvjoRz4ZPMzVrCH7TC3IFPkr1yKcaq+Xsq98eZ
ftvCvZg78FeRWYwkCdCz7iUOnT9S1rmxPkOViz2rYivNvfHZusE/ak8PZf3Tb40rbKzJ03KQ42oh
qWruYM229QvlkF+pWx4iaFo5N136NSzn2HxESW8L9F9mNEP/qElPZWQr/qosWrvurWH6GABnar7y
t71PQjOViTQT1PktdBd+1oZMF2Pa27Q6tmZfsgSahd954gnlebDcgsLpo2da81FNRdrNF14+fds1
ir9yQboSlq/IJTf9vhixF8o8AQHLQMr0c4P44s2XBhF/awezFv4MK3SCyRFzx4fWynqux8JW7qFv
xN3IU0c41gl4jqWlGWAD5yM8VWmlntqlr2PROKmmErXvKR2cQR1p4+RvjUOgX/waLi4xphfdv7ls
QPKOFRMKCaxHyMUr8tY68OK9VLkp6r+eNp3cBFbSE1m+KmdAZm1Tdg/is1EoY6VKQsqrzCgDDPWt
j2ScRuvJ/uJkRCe0aHxszMi0fOWrIP8G5DNo1GOi4d/3ufUnoq/W5dBwpAoBTSIfzj1OyTgT3VDR
2jQ1kkR7wu115Ltp+SrP6hYuSXJnq0Bgm9nJmeUw2+ZQpwXLJgXjDseUg5y0eq4vVPycTSNREb8N
qCopFRNEWVy8iL0KTqJEqDhpJtPpaNVRzQ34PL2hph1Zv4maIlT63GIqMDoZ1w4koD6igKK7qQmh
WC8kOl2CRreTJkcgTwVXtakkEvLyEN2NpNoXHzHZUkxe4ZMbRNEu1pM1wZVVRqGxwPrDUWQof9rh
/ngQhYnkSC3CffRRLCQtiPp8GGIkkrzym48JZpcWOmdXsGZ+dGs0OePsb5W47/tbM3zw/KoOb237
dzfqWfOwNldOh+T2DzI1/UIXwzkbnyHJPKSKZ51Xd/fHdQ287TZEWK5tXsdfRa3oRX8TIyrALcku
JJOaHrqZIxcTDYNqKsL+etsCqrjvHaAzOm4/4tUF7oQekL0/xnLfyUKYE2O9eeHHD9mf9u7pbc8c
pQJB97fslJMtPUlj1OYQxVxwlDVrQ4cgp2gJZG+A7DpLZ2lyHinA5qxwSBLA5VUmxN9Q8x4VfKlL
NKW4vJeQF1k6ZYhz3kBzy2yDEnwx9MsdItfsRLwDszyoy1CuOGeM5hJzqGtEANTjeKbMVR4Ri/59
4AmaR9R0Vp4DqU13Jsmmr+jPXRrNOdC2iugH5gH4ovy3VVAGby5TwRlpgF4p1wzatYULq+UPFF8A
ZoqfXBZta1XZ/m0WkKFXRBokdMcAHrjs1rhL4IcMN4nJtwBedqrVOMWRLvX6HYbdqC2/kBIxjTkS
GMv82r+N4kAGebCbWnvQmqsMqwjsMIdPTpy+LJJSR3SUQYx6jGeMzt833ab2MIxVjHWwHn+MfdJ0
dKkRu/4J9L/8WP+5x3AOtIVeeKMtRrFdDSG9YdlxGXExsn9ov0+y/CMzyIoSdfz9+4VAnjEZ6NNN
AhUjkGLLloWPOX3xkYyAgd3xe37uDmCmtkj7y83s+DJvEUYw9yNgPN0kuCzQbgbzLT6heNDZzrl5
x69H/kX38zMSI05ogNIBeufEx08R9ZZQ/jt05Awq+qD/1p6TmHLGvCefQDaHG4HOaTW8R/T5LAKK
eoeX3ZF5ekauNTiV5P5MA/hZ6NRDZ1FmShSdxpICJ3CNpTUS114zgI9ymmIETTlw6wckkQXUYQEc
jaJ11rvkBPKaXFRKTScciJj/J+QQD5FQd1wE4+DC9XnJQuHo4l8WxIWmhW6HZD8xoqoCGarwQUCN
9Fjb4iiZKRpyknWv3f/GzTC1P6KNh8vu4a0v0P7aiVvG03G59BX1Vraya5SgrHIl2fBBoHGO0F0O
I/LQrX46oXLDdzFUfeIKglXVI2VzfbQnF88DAWPPP0Jys+XvBuKIA8Bt2BbnabxvdMRuxFkzdtDk
iyc9UWHxgOU2XgCe7k2BsbeRz1eg5z6MGwuNyOhXQFYEp7b2QucGqDIq3utTYB4tce6230hA6Tfm
OVtWBNz6uAxPeMsfIVGewqCxnyUjZ8nu6tt4fKYxHyj5El38aCvuW13tyfzvY5uBGigyTErBOLiJ
JI94oS7qLSmM/NAkWeq4bKzQ1egVEMEiczNqXw4c+Pc0J3S4I4/UpPaUMBjUPAGpid6oPjDxNuZY
iH4KgTmfTp0d1vVDFPGZwu6mwLMzAKvYK//rAmctEPzR637jxXF21FDoLz00cSQUzvsLBVh09/ID
r2GtrDjzeZA/Ut6NTRcKyFZ1FDMHtdIwNgDS2tpygL0xke6fyDvR27drWd8JwcoH64swhb5QPpQa
fRTTau4KinvuelDBmMuD/d0l9yHC7jehRkQyPifjvH7BddUdbZjA28TYzZGiC2OjKM2w+yYTmRJV
6zgFUfi4uPwBMldonzeNvCYLLvqaxvFQW8nbU17LGprH1h5dHjen++galh+LmFz4siyUatLtRBph
GLY+3RPjA3D83JDfJYoVjoNBuHRUyP6sr8zfKKrCwbWnhSyBIqoLZ+JOZ/ceZ4M+dld+kilmikMn
dl04VRSxA8iqE3y6oPxTnlqMrKVsX3eMomNi4A6HtBCrcs2dsGB6v4h3PWo1wooIRL6YfofzFrT5
9qjTl62Ugaoxx475CBKpFrFnbiKvst3OdYussFzPnSC+nZdnz3QHE75KxR08Dt6AXE5WcIPoxjBP
nJs3fMN5zHXXRF5JtgRk21Lz0IKS8yavM9SGSYa/FevntBmrUuzThiyw2OMkjaDoP7s9KViIljuB
+3o5t/mOplxmswnstj2sc/Rob7dYVMoGSwaWdxzB9+QV0CAdV4/NPjoW7V3lbFt17/AAP7aktABS
H9CHzObmsLy7m3PH4NasnslFAdV3sS18AOckryQr+/+boD1F1YHIYVpHvGMqQJlTbbCUUscMsvMB
wygaIgGABzS2c90EEBOZZveqFSRlXmFxgKufsQiVol3maaULoHNt+WJ5pXj2KZhzdmKwDZX/K9fJ
BNeaTObmbJmH3ihGznh4Oi2L144jqWCapnXfLG37W98Jbx4T1jimmhW+lL28ON+Pj4OUtKCJoX1M
P7HW0vxumCJ+CNGdxpkvTmmHL9WcVwHyjDNC2kEd/EjvdtGnjFwYRoHEbh1c9HHqFOOvjv5trV4j
gldmW311c44gz8A/o52CZa6X0C6AAGV7URg6mgwQs0ZrF5Lf4yQ3fY7MXDg3H6YgGscz6DNQbYIp
juZ8W4UV4c715FHXZGw6gu2tZHZp5TMXZRbjDcAfNzsvbVWGBR42J24cVcO4mk/v/sA2dbno148+
fIEmuUtmLUbYUHEWpasu8VCQytnLY6EYUBozoZHRo1u/gw2dHf4Q4cWEgk+Efuhdcp68fgl8E8c3
6cuBY9hZa7E7W/X/4maSgjgqBnTnidWOVVrokZPQL40WNl3VdEtGEB3ybZo22SEr1/tPGvt60YNU
5ViYwY9C3dRUv2A1OOxlojrUOEsi1cjqaBwx2p+zUHFEPlBh8p+9/0XLD0/f5pl0U45+xcia77Xw
9zH2LVA5GUtxgjGm0n5VE8tKezjQgLrCLtqvwiNh/odhxsjFIuan4ch9hs2ekQIdY2zgewldQ2HW
hGEENMX+gSQ+z8ziR2pQPsm87fAEQUI1F6tYcF52N2rqwPxM0jxzIf24MM3v2moU/Fo9+2OzOfG1
yR7YdOsE+7NChHUxjt90SpwKJutO2xgqAQLOjtwpRCc0AFZwUV2TvhK6M9lg1XaYaYnXvr3YiGBh
U0hUv9T8hZPQV6ziFDtXyKs+zAftzs5heLQR2/Hp3qfwAqdN/aSNpIRxSsGpldYTeEYzxuAI6LDM
x7RV8MoiF4O1hilKeDrD8pHnXmur02G7gp1vmgQHKtPe9N3o7EwuCeLaoeqBxNYf2n7RRvnT12fZ
+puoSa99piofYSxLs6XpNg2NzodUm/gmfJrJHuN6aY2IJVAh3vparUQ+7ra2WEaAHJHuCsrFCPHn
czwvWPXgIfIHKpebEgPj/G8u5vnW4eSS9zPmXJC46P3Od1YBtRsa4OgjPfW1I4rc/yLkFaVDRX5z
mD6KVYO4p4cmvrIqooVsfnaXgMRn5l50/u30NTE6m2GsryD9W09+NIGeEVdK+QfDMs3ozrrLsIsG
Z+2mqXW37oI2R+yFU5CNaYyCbVQF9nfruHpO+zl2dHTOx3FzwEntLDIVIL4aA+R9ihuIDfyYcohn
PCTaFLO5OMVpj0IPF6pywzuXMSCHH49vAiUX7vneek5DbsydSx8JNRoLK6ScUpUCYp8CymIsGx5f
yqISwIqObyibWA6DGJSsKxriXvcKG/vj9/KQ8Fd6SHLhuQcHu6WwcWjsyvjGgcsOtHo/MQl7wFA6
BFYUhNJkz/WNiQNKvYcUjM70AkjfXdkElU8HEJfr898H7WgFpkKhvaHPR+hHC43BgjfW3BgfQepz
wriIEDVD3nUoXRSQ903WLpAZur66VzkTDD8svJ/rSa3ANJkh9g2l7zAbK/E1T5pGKDxACCTHYtzR
4xTx/VzaOif26WFDkeHbuQz/nyeo4X3KAQot2IqBIXjpqCv9wch5IxvANOJj2cgqTAaTWk0qgoF7
wgGEy7RuhthPo+FhnY+z9HF3QUq6j8qigCLWha1Y3g4luvFrjQ6HLm02bhFf2aggIs2CNb740+AV
K9bSWHCK5mJPCHDToK6zNOchyuXFJ65VgwgxJmJ9jq+SESFicjSqUlW44NfY2olnc3nt23VMwhd3
gA2KIFNkWznIHbJuOOtKATvmn9mBx9yYmn7gG3D4xOlbK2FOmsN1mWYXqBGqvFYPymg730o3PLpH
YcCAgVl8+tkgEhhUOzcYHzSVtcmwwpSYWQX8NJMiBpt+COKTsZATkGjNcNDIdpOuf31YpzDH2UVC
UyLjF2aKxG4l46unAWiLP/M36eZyHR5W7WyUescvdPWt/IxHMeZahslPL46zo11XiwsMNKZbQsEs
o8uRKOoJxN7PqP+KxnOcmdcMB7Ef7pDh98YTB7oso4vSQxtobWA9+1bg96O/U0GjFSEHub3au/uu
rH7Jm7LRJcKyDHdUVxl8cuZfh07y1vQuXd3UToj/vQv0W0CmA+hGGaZfiy1yEnO0Kndk7EecsOHP
qlMunvfxBiz0bVdD9H2VGfGlpv9lkKYCmaLbfXJ4FkLlXly5SbRnHwMIjzXXtvk1575n7fS5JDVF
FpWWN+g+uwPHSfFYfdLbjzcCko9OR02TmnTCVt3ck4We9+L+cjtBHvQPacTa6/1Qb58Wcb0tWC/a
oyEsZIoKcPkQQAI8MOxUgneyiAG3T/v/o/j5JQXjnFBgdKA+ZA3eQvl43rEOUWawDog5ujD0Xvgz
Mj2KEAMbiVtybFdZOplVCRD5g0Wrnzg0x5zLnvcQRp2wq9HF5dQGmcGzphed/an4pyCfXzp7FjUz
cqaVpZrcgKLSpviG8YUYtU8kRWUzv97SVg10S5oAPbs78ovP5wl64bbzfaEpuKejkR2sb9OlIBCL
whTj9ReztBehgIY6+iQx91T5zgiOJNa8Lq7cKDj0C+WgCzIpEKPxPtYHMrVaKUj0tmrEyKZuermf
w/REt991dby7bVLLtPbCkLu2s+73J7JnIwiPNg7gYQYylWIoPDSs03ufHYo7rLASNdGhdj7xLwBh
EUkIzCy7knBGJ7Nwo+ieXmYLUzDI0U6arqpnq4SlpHmvFekRopokcF0iWqxd5y8qOBUrOtDt0+SX
DMGJKxjlaoskkoRjqRxwepDGMWbObqYBTOg2fwPnzB8Ki8cys+qjYQ2HQ3hFzvson48aWF+VDHAS
JocYqUWVjt/4voSQgui3OdWtmyh57C4WmfxSK34MvXAc8hCRU6U69J2fIBWYML2Is2MNko40oPOj
Jx9JlGrOQsLHIJ+V3Z4xhcLriluC8Au+aWMYxGeFAXeo8RqMIQeltaTjJNIvper8gAcIzhnzekrA
75VQXnmr3pykgsdt2V2gANHWTXbQDP+FD39/P5GpCUecCIxsFxzzvM5+hzqrTBnvEnHtCxeZ/0uI
CRX1Mb/9NKEnwnGJrCbCgE+msQ87uaw1BYD9c6h/PJ6nly79ZsF7sJyEqFbn3QXui3zFEKaAA+rf
5UjyKYmyF9r2kqcZsD+H222eCgF1vHaxKL1IomNXNjfF245Zg1dtFVb2MXbTxej5CwXH7JnuBXII
F4Lb7WFYQzqCsKFzd1pyBMilF+4V8o90ba9DA4yqXH9mYj8+uVdvcXXflMx2FdYD66/z47pCS8Ts
zyo8z2ZGPZcP7414xixUvX0CmRsUVOTbwGDZyCDkJ5qzAe2L3nqT6dgETlrUPymksuajaJufwocu
KCovwrFbIuaX1JqZ3jR6eZybB0pfcG2v+Iq6CXJ1Y78Y3Ap0I7VDvUDmUYA6KEpIDeFCW0JQrklo
T6JlwHf2ehdnxR26Anj8TlJJgKpbprjXyMmN0KqOncUvJNyhO5rqYC1e3895+jO4zozkfNlQ2lkK
RoqtSJFZg5IyKwaxi/THGLo0FVIEMYosbWO/7E/owXL9Y1QBKiK9J7mqS2kuh6Iyz7JhXdL5aNlK
WPy3/dcWWzvaG6V/R/WY99mVMPCLdThDQqUQhMuiSLqDSkR9ITbMINjHJwoFmZT3zIo9FHk64Ksp
w32QMgyiZiCmgc0BawGo32gmRuPbe6EtjtC5tPOubSosoQjbXibFwo+cYRrasPxEBs0hfMKUu1Pc
7Ia/y7LC/M61dX/nLQg+Wy7dXfrBvc5Gsv2M4lfkvXivcJQU5GSIUXQ/wXxRMnhOwIwJjcIJezol
JXX3vziBsaj7hQBknbN3gqI+BMeqXMpvy4MnHfVP8eEtq80gdQhLTidg0TIWFZnSVbagleKt489k
5rNnOp4B8LIq3UchFRSwD2rZhrxbJf9P80R0XbkSfPeGtq3zrpUCBlyRH0fr79wGVblvFlEn8rH8
6ScauBQkNCMWaIsiUtRlfdhist4J2jReUeHZQx+1Fvq4un6M/6PvW2+5aL7bSE8RXq+/HS7xbTYC
nUX8PNZmTAfzSVuYB6RlmgXXX+pm9S2fhyE0WfZa1S83KzE4UgprhL/7VGvw6kaG+NyFuWvFHRHv
lN/eu8kOrud94xAz4v+Jv8sZ0pds6ClJ5eCe2k3PEP+L7OhmjFLh9HG/p7uqVqYKxUad5dBi6JvR
4AAVyYR3n+/jDxe3vMVpj1KOqHD3U74CG7/OqWbYRMKkLIo5Cson0lCETvlVUGfVZyYWwDYJljj2
PSN3PaIpV2hPoTg1iFYbkMeXn6LViNjAS5d6OqUQdJU5C7UkXVRjljnAw5I3avkxXCLgHhgvMsRB
sVyls2bk7wGxsg0+kZpDz2LtmrxtUwiJkkkm1KC+PPTLILClUEp8l9+/xqiwvzjKqoUMRcNytUOd
8rWAXNI882Fd076jbkGUOOMh/QfCYduvZo1dKPW/evqxLr8e+O7mJkHIaADnpBYlZwbdAyEeE1Vm
yN5au4Wv4FbaVhUmLUo3K0Elp6OZ2KLmjqzcYFquNrbwAN7IfNFBCEnaVeWDL+v5z9e57FwR1vN0
fGlnfhVW872bQGYYuVcyzYNzIMQC8tRiVMrTCOwdhef0z5Pnrg4wlHE/uYAQePy50zhbPs5Y1kkE
0lgTJpXS3xOqDjANaLoPJQ9rBYy++F6ZZNhJGgUu/b9Mm04GKrlR5UsobyyVnEz+ngEp3hZCCGmN
wF89ChOgMf0cXrO+b9AVAL34xHudFGKTV+a7qmQXbhd/xNNxHfAnq3gvDnK276vDivlVGwQmWZEc
ieEg1W4EgHTXLtvcgJxBWShSudXzNtiYtsGhtkEkF+LxMR2I1m+fDNcuuIeJ58tS9aEVobV0EJtm
tDVQuYHlbqkf1UXKdw4E//9ymGxYtp6FsAF+y/xm9bhhK/AJnmx85x9KwX5R4V+VicIFj0QxHKC9
lDN8UNXTIAQ4EouXMupyywqf3zkIvsqZwBFsv/Np1tOZ6hn1Du4VIq6rjS9dCR8QJ9bYIbPHR1kc
e8bGvCmSkew7DE61tfD9ZG6C/TFg0k6iE5CYabXrrR0mkTwsltaNFvXWIaTYZmcz3c33LiCSSz3q
DMifXBdyk1vI9gruRAmwkKpvd1GKoEMxFjb1CAQZTEM/uT0zMHuWbAjCFMN6GqH/bNFFuunFPMoH
s+p/FgNqhHG6OeK+O0dumRVAu9g2pU0pRDQDQggrJwz1EMbE2ClkucswSiEGD16D8B7YAsEUgnaC
pWHrQ+hQ1BOEpArTg2rb8x1OXaMeF34WY6Bji4HgXR2ukq6Qfr7WFyJ/ik/+Ol9JBwx5iCITAg+p
2Tr43dKQ2zRx4i8PNjFpNtQc1YtkKoh6G0vr1zNidiG9Y5mvuuIeYdfy5BSmCRMekZ3GuzD4d8o0
wWSIbKfHrwgGCPHvPs86nmsBqj4fANxzQ3/AQvazeGzd68VZWv5wKbBFlD37t9Gey51kKIuilOud
HI/Do9NecvDvUuQKqyWFwkxKA0oKmbXRIuBjmNOTNe0F6wJ9Scztz83Hotdoh4LOt467N4VbvYwC
bAlwG/EWRTTjcce9bYZuC747V+FfhzkPSLCl+MJ65pbAalEXZxE6mAu9cmDuytZRtYZq/4fK+ZHf
24h6hQpvm5F6JH1dtfB9RlKXAIacIduGQYCZQZcdVLonUYEYzpD/KqGwVWviBx5Tkn48lYg1Et9o
mvEf1XyBgmKry7u90RAcMQa9JYDxY4l1dJ6IjaZ+V6oHW4OsKCYnoHqgXa0JqkWQvZHBrQ+Yfdl2
gqyMVN/Gl4Di6/f0Sczo/munQCmVvga5TggriNOAj0G5R3RdfGM4Pzk/h4tFd59ymThXDyfRx04c
mkKmhhwNG93y2gEwFD3dYvpZ+xeNJfzA5K7vxI6MgrJYlawlzl6EeKkuirsj0fTyMHHEXo3+sntI
AhCfBFQG/m1n9NUXgipImcydWwZAchV5+gK7VvMhwivssUcI3c40vZ2UndYwzXuOHMnI3yAK97Bl
xTGB6svQBd9jS5lkSh9givVoAeJCZJerUra2MCi9ftDaMhQn9X/2ILGWsPCGmtfO5qanFx9QHLh9
1XhmJVPx+dD1fuEhn4ddUc6GDEpOI/qp7jqnHZzRbJpKGxumj61Wahh0lrV3ndgoq7BMO/4LXr+C
4cn8PZAWFlEUNl5B1Xc9dSXae4VpoBTZ75pA+wayWf8/oPwe7c02WR57nvGSkfdtJ/aOPCy0GvHn
l/oIaIQSIlZvHqJs0X7Jc1nl/yoZdnrywOizzHPB8cerN0ZJhEbEw3lIoNv+obRethAOBBzPH3it
fpadNTMF3eptfRKRPXxsa2EdFPigAiFUx2FbbH1H7S+PMGwQ0IpI7/EFIoy8VfyDTkq6lgaVEbel
YOkRFgftFPZUqBGvLOWXsEKZd+pXt/rQCOVzOhACMJPHkYejs52RAqnuZcupZwmAxUPrY8x0YR0f
p5N7Q8ca4gwi5iRZY4suTjxI7HcagNtAL4skPsl5LygWiOMc+KuMtTSubPQ47SWyQvwMD4dqaSYp
+9ra4TeYdCCksH0zVLuCXYakW0ShJ6bWcyhBCIP4pJT7jcB73NmShUe0247+3Ds2WcsdSsVHQkTu
kYQeDBrcof7sJI26GC1+jCdVm544QObLbyoG+HRF+UojsbFKVKjnI4+inBfaju/sLm/2vQXyragN
TEupoyAg5QqPFkq9OvFuYdpFyqWB9TRJlyZlZXwG/oF4zsk8Mcrjq2Amk7YkOTsiH9bKCE53c2bo
FJNatge+pGd3RF2YVOg9sL0W++K+PxFDr8shXZ9MyswMR6IqdinQGT2rSgxIKnOOk1wVgRh8CFqY
6O8rZWW/fVKdr7nY0At+xJzLUDH91MHeIk11MIDRtPaFxlS35D4pgsa2VGZnRfzAZWOHO7i1WLTw
bffbXI7uvc4n7Oxn5Bpg3NJcpT1ktIgd6Co8gPBMc3wKSjfJQFpjqnfhAckMFYfSK3/WUHV0IL1J
bEdiEYq5B84laCY7cfanjrC0CifQ7xLoyWJTaNkOSP4nH8kY46iuy7FyqnJscvz8j6qnMLKyuIyr
EjVScammfIVCeIJonty5UB6t01G3V0tkNOTNMR0hM04FtC91krMVNZ5Gu7le6UUDnK4PiqQnKVNP
JRov2M/cFDstUI9Q9JIG/VHQ74d0uglPUE0x62qIMvtJlVqiImPrBmFAZa4HYwHTCMw/x+/Yl3S7
QuVIxYH1OTZq4dm5rF6tlMcL6RheuKoc35l7i5kQT4RGChe246UgiJ5D8RhMmYCP1vWh0Sd8P1LB
Vq3uOrCHZkri5dwVws/ttKlABx73M4dpOJfvRLCREu2tyPDdC4rm4DwDhibrY5QUEGYJyCXK8riE
3/+xabkxnsv9hdpSabxaYObnRcnl1Rk+qImNmlnyERlSuf/viUm6W8E2y06qpK8QXQ2yaW9463nH
hZfISnrO4eQx2vcbkaVWj3umx8Aufmf7xvwwBm/Z7qHPqOWqY1my9uJoCL9IDNaRb4DUPeN7v+sC
N9z8riMS3VjCWRq87juTDV82uz+cevPe8aF/5/vkqFLygzw0IpKlT9eeSy3AYT4EOA7MdL8Re5MH
NiIdm7XsXC7i+SeSqqUHdxuRFH6cDjObYvorxE8q92NKcqfA+L/VTiA5pHK8Ng+xq8ks7e+iOpC9
IBjORd8g5MX6jYgdOJDMmYZi3Qu4kmrq0XRQ2US2IX9TE2D6M1OLztaMCWTafP4UCfKat9JXgSpH
zWji0284dcX5F9m1ev8rgpILK4lSiwwUACYboRaDnFecm1tP1wrYrA48aTfmEG/A9JGhKwo4kYt/
lBP3hHsetMBcE02TaWVtzeP3DES6su6MV7+NEdfapgVu4356uhgUT7B9tb9HZSqmUSWGbUnMHsih
+4Z3xkuFvTyKVCCz2pr9k+8BfeKyyk5bUMPk0a+5A9hLiPN2jUhnbkO5hwkgxcFanKRtA9BDh4Nj
Ze7HAQO/JP96Nm79tlFTWZ24d4jktJuiFK2R8s+y86JwJdkd2ZJDOxQDph2wjzAQallTkiVSHoN8
OkmefF/lI57I0XWn8yY8gWioQAfzdpq2geqUGAXJpLvr1US6wuvIsuATT06+0wcIgyxBbQK/aAkh
ENV5gsIamiKHKtWYNsq1yiaJGvjCcnlyTALGz8tb+Mv3ReEZjYo93iBsMPbMIT9U674t038aw+Yn
+HSf3t2PhsS5xCDEogKZm+QumV+NZXX0HIyXpLA3XL5jfMgm7Xft4ZxB+e2BgByVh4SN7JOgKrSJ
il8JBEZuZSCCYk6uW5VUCl/QCFtczVD6NaKJ9d0vp/Xr94honO1lYRmTO1r1mc4iG+3qGHMIUjtf
4P6lo8s6Y9zRZxI+D/BwYvd2D3+w5wuetFhVPikEzjmwngRN8wQuHZwFzW1p8CM62o9dR6kJBe9U
f002xGfSPKA9jFfstfUOVmCW7rjA5qbiFXLogqaVsF8B+Twzu9/tJ6SU01p5zKkdHROBv827AV2l
zWDyz5uoHPnb1rPPGbVbj2F4IKFudq214eR15aw8pa6kyiXS3QSyq+H4Os0qY5F5jFUehzyFBlHu
G09bKVARb7hxfVidaoAf4/P27Dw5LMlrk2NG27XNO8x0AOS4X4bozKIR0/J/dqiFBrZF9MGp7Um/
QBVe4oC/tZaMZLEjlyrhA4p2VnxqCl9cuIk8hpJt3Fh79lKIXa2coKSUYnSvUcvSInOC0caaW/kA
D5bmwa6l7KHuL/0lIlpduR7FTsWVQDhzmY8q/nLHt5/HqpgOxbCeq8GO7DOIGXXabiV56wV42lHv
/yexooYbwx0rvBhf0ONrIz88jnS4H/IlP/eGAgvBnWrCyesI0TYw8diwCGCDI8MimxxCum5vCG0B
49gwOZq19qeBcIeYdr2VQhPxJjTUe17log+Chm4f/6mtIbW7GxVLo6OBkHthXIl1eT446x8LQVfo
3wohC6sjpR9ikL9a3dH+LaWXUiNtM+fuhbBSYYUGwSEoLQo77O8niXHdD+fyrue7mEucCBMcaE7q
Ww6VEV3d0rPZJR7r9/nbJ4lZvXWnkB2HRe+zErV6ByJWN9SU3z4aoX3+xGYLDMeFmEugobNDfCi0
G1rabcugexWuMz02lALDe/PJdNowyA84sZxKlXQdO0NZ9Zo7mMBKiMSiANPbsyKEsfnRDTe3Rh3S
fbJLTl2P2/OnDAH90Y1StxyrxE7NFKFpYjns4OO4qM3N6oAdbuvO7ZGDifL2t1De+aRPLF4zQzwu
ekz8RNwfuBvcPJfVreNwUv936Q0CSofg1OZAZr99afX+O1uPmlCM4ia1pE8K1odOhXbyKv0jrP17
tKleoVGbYXnkjsbfuQkF/bCgzpBMhmwUN1Q5k3wILVx/GFQ+jfLFMMYW3Di8GQO682LSGqzPdI69
uNQE+52EQmppCTE9wgK9B89dURoslSxYH/GCFL+h0A8rYcZ0dj70xDEsH2MFxJ3hpZ3yGaJ0sLp7
AMXJxlrrOmjtmBaAhXTBUD2/8wsHX5mdLIiO2Nf6yQ1rkvV9bifSO7rdeO1Yt3yjhM8ERBj5UrtS
Ogdbz9TJsXXXtXZzbWcGKIgAIoRsCVvANGoXAc9vuD7R+nLAQx4alte2UJ6nT55DhsV7KIto1HFh
Bh66L9mPSigQyZmnXWyXyXAUno4k/g34l7EudP3GYcvTiyD8lzmFuF2E2JeqVnvPG21W3fwKE52g
9uaXerI0VXqauL2SFuYNo8F5y1sBjtxID/6DH4WixQ/YwcYI6Tc2Vt+mgQ7mZmlMR3/dTudU72UA
39Q/WXxxUQvoE5udG1Ty2yaMswfQO3OJXsnNsKJT1/FiWFlkQGkt9tNM/gGnq8Zg69XRQlOw1LGR
bDaCjvgfsPShpJ8c+rB2axYwDtzK7KkTmCY7rgsVnbsYxdI/5QgptUE9r1VncdyGtNFX9EX7MDsa
CdRqtyvybHMEYZc4c11/+xWZrvESBNIr2QDlQePTNCZVOALMn9sMA5AB7o/j8p/5OmAQ1USIOYPL
qzikKTDlMumj/YlyZfqKg3u8IoV/iN6D3wwNrpqrEjkissPXWzzSoeVo4OiSkNzqJTZlJqJK0YFP
mkmQcGAwbgzvgoQEJTxCwKmli5+chOlNm+gwbpwbGBhyWju9dn8hiYVwpxpfK9KL7mN1hY6Ko09K
Kb4XrVgP9PqWL2YPEcw9cB4IWU4ahX9I9y8MoqnloBkfSgRqVM8nWs5wemFAoGi/u9ztGvwkbeaP
TaePGmku0y5W+wN+M7WRCHVTj/uJF2vW+ilbybMN8y7DXyTKQJ+75mcNlCzp01+dlff2zUXx6GBt
ZY4YxAgxvlTD1253ik79qtKm5I0DyhBXM+hpZlCoE/UL829B3PlMieIhhb9MgDO4cKw17RnlFnxY
eG+u/JJSvPcvlBlXUZ3bLCaMJT+1v+0zyKimnMXph2aJQWDs0WBm/V74s7BV6d3DEWiPEcg2vRVg
ljJS9kBEDtNg3xgaoR+ni+0KAxRQDluAZd+h3tqNk8halwGxqSAQnDMkCT7nB9PAlgzFC1nkjK9b
OKF5Wc1cz6xKZUFjAkSPBVZnyCfC5i9v39LQAVSQ7s7gjbegoj3L/EYN5pB+Rm3fI1Kcnh9KW1Me
QmNZNkQWM3cEFiU1cGIqGkRVcovX1uxKIff0hJe5WyWDxmmesdZH8eeVxjT8JkSMuUXhCF2WI/jl
GZNxeCIw0bEmDsheL4oK5WyCi/5UfpwAaWIeBfTUwXdtCM/lY+IQIek7ELAk5gY4OnjAQftwSsO0
23tt0Eg+9wgnQB+DhYTeNNZ24EsSNSnMfve0Clo9rXPodIP6pji+KGOD4IoXwufmVu8lWkAFBfL8
9LeGiQdNiEZkxrh1CP57wD85TPFBVSWYn2CdWlxnHXiMTuWloQatks+ui1ZVr6U7juGq7u9cej6D
E0ClKG+7vjZdyXY+W93SIcpLrsbm8Nk9i2Ti4LVpwPRv5w22JreU+QE3srx3Fd/OdB1LJKKsriXk
FJquoruwjHLXKwUYgEk7wMtNcAma5QvCipVwRsQKHpRufcCxfJ3YFhi7pDYYzNZfGO3H2LaBeSTY
zXaIndsbTqSwvam3frVQZzBWNk2qr3tzRALy/Z/oEMNlFdwmXb8CJe0lQXpNzmbz4VstB9KQ0mvg
KcDwyJfezXxf6NjR+gXSWp6DnayXwBUHCkFgs6PEAWllkY0aNWiZQNUDj+bR34pFUWXDFbBzYSKg
arCXVF0Ml1fpHAdonlRqULRul1UeQc8Ov5aRMToTh1N73KX8P9iWJE+8Ei24o8arDxBpx+aVB0JM
+gcGZfnDfKPrI9nHG3ZLFl6Hrm2SWTOr27DsZCKnyoHpWtdaaEIJKu0RQncbw78BJB2EUPVWO3H4
96jUoLQo3yq+tUPyDRNgWYL2CAUn3kU21dgpiSWV5FkhtOAGn9Hs05PVL1X2rFtq3N5tbzUpL+JV
eq0RPeH1OqD7n1L8tEIEa0ueEFXwQ8ojQUwaBhBICRwqS6ig4qKpUv1JjqG0QwhMImqsq+xvVg30
N5bF4kiJY1sTKrWxLmkKC1R5ru+Uwj7jNEW4lxOF8DCFFKr6fM5H5XOycKPI5g/KiqAAjxH3KwUo
p+S4bsb7EiBF3PWRKNMiFxahMBTyijO7AYEnMLLM9jAtJgkA/A7sGTSjybTd7/aRA6th1cYl3dPD
84htEv8EJoLpz1iGyCW9ioy/l3MlCtsiKhO701IluG2O9LEZpY3GmLuAmIYVFw02DRc/HOJUS3MS
dzkCq9z+P9GYShAGYj0YTW/MLZMi6m2pZUbL/oypGqq2qR6hH1hRZyieGgQI+h5fP6mIvhe416bs
F5zqT0nlgi2R2k6jjxjeaLOS03ceSpLGBvzhJDLzBN3vWoFyxFI0iIWFKaSKclCf86itqsFiPLIR
mBpWG0O1+icpSokAg0oCr2GyxK1Mv9fI8PPoqyeUWajast0dj5QFCvxO51LYXqSuWUQYdcpyUH7l
KY2+96ZuJUEoD+8qM0mpL5QsflMm82dhElDRCs37BHsOgend9B19AMOj+OB2IukeQaVaMv6+90d5
cZlbBGoXXo+21maQ+TsXC8u57wlrbAZTB1QwwNRmH4wk02MnqtsEecyKL4N8tshOt2nJ/z/KtTa/
1TXSIW8ApP4sNlMR8MYe4SbXzkmbpahJ1LDbePc+VjskO7JgOkJittHy7GUcYMSyCGYaKhL0agOM
SffW5OPykN3r2/JHO+QC0ibs0nqTGsjNkkDpEHI1MF/JoK3c3tSqWpxeP0QC05axcStUcoPUYJH5
2B1OYhw3qPEysUaqDVYfhlmItkzLQNENOad7T08yROhgPOxZZABsnr6cON7khKfPMiyh3W9w+sGE
iV6SEvNjpS+tSbgOFc08Ap2O2eh9FAzt7IsX+IAgazdcJOejmam/7tVdkb2/SxZR8+L4AeGmPTOy
MgAu2s90UYpMciBO4jjw3yP3YRv1Mos9KrBgRxROmOpZ4RJaqWbJYlUfy9iNqUTrWWk4osyCIKFj
6QKotveIufSYJhwoldJaYX9bwUTAbpvvvXOSD5XemK+X9vvTUuyWvbdzTKN/x3UXUFOIzF+ovrW4
QKiDZUs3uml0KyBx2C6tp6A9TdK/YVCGYeVGPGsNU4CQKWhWOANXSnUU+J3SgMET53kUG/HEFpy+
8Y6KHGLS+7ip+Rl49hCVI/AOcy/XqMM9OiIzQsaRxLgF85iVcOwDulpqeLEhy5Vu6G7F7EPBYd9K
6LwYv5Bs+wZiViD2mzoyb6f8c+6wnP3IPmMFBHYj9j9X/DFwE4Gbk7DE+Rlr3KR6TGTACZR36M9r
vsrmghtq2oi0tql4yiC8ewLjYQHqp6GJEubQ+LulfVMDiJq+ci+PQKrDmfsGJsdJ+SiYFj+nqbzX
aPy1OulPtO8NZevBt6jcKVEJCs5MZWFxQ2o2sHPgJlsvy0SwC8MbbREx1XikI1sLb0f4QgTXR4ac
sUvvcs0u5bUfzv+YEXpw//dvQa7R61fjCWdpjB49ilhK/3q7Q7C3cBh5OJ+R4yFeLwQADCA1BBi5
/4W3WpgXW39umoz01dwo5eWOWsFVD+ybstQ2a0abGTq1Shc/ikJLMO8BQ5VsHT+Ax33H7t1kciOG
ioJMVwv3L5xf/I4Xe93YC9udkesIIpK3eEVu5bo6Zvfl1E14QVfwCboub4jKeS+1H0oa7cIJE05g
Z4UxOpwvEarlMR8K9AUMzP6YQa2jRqdMkHlg731fch4VwqjoHWDZt0quWzUEL9uyIl9Tpi7T4kLI
HxfoEwbIex+5Oxaz257mx9tqo9djm3r+mgAcvb8vpPGo5hQeMuh42pmZSTDoI15EjejC7jk3yYPg
OI9WG0677DhWjasQBOtMlL3zBRME9ayNvptjg03iXtHhmmUeicb54vvp9n8tIG3nFzAaky986zkG
9S9WBMv4AK4Wt9Ndsm1x6LEp62hHbgwtwFIPXs2JH+R5PiGNuXaDdlwtSDBRHtlsX+7A4hjbrupW
+UKC2Z7up1iVhsm2PYA5cleUjGg5AXJAfTiLptWEfiovEmMNsVukb/4nCmoGLHVgfQPxjmj6sGM5
vMu5fN4BKjPhdMHPguzDjZvtBkHdx0YKcVcURuuO7ve9y+aoOhobwSQvLceASf9xiRJG2LQqiSPa
Mmmvyb9GWZLIMX447wPP9iU9Udb39H7N7+rYn/v0k/CPZGzIGu/N6MMuZzq7l9C3et6zKzR4oYWK
egREzM41IyfuXh222yWdMUB3EjeKRMTKWgaQ2W3IizqLkshUAjaFaUNJMGVM4MMctrgROM0YIjvf
3CUsRwHLjOJN47DeVKoRlNcG4SfSjExtedYTNnrJikMs2TLex+LIJ6kdxKHWE2eqgkHj/f6graBr
H2eRrNVnpcyWDb/Um6u1/OtOtANxH6dB/0Te5MzVOaLiXaenyshNjqt9wHATn2MMzzrH557FoIaQ
RuOvVJmZrL5RHgbTLYZyfbhqMqwDBPOnMXzqw+wa63qGYLvHz1jzWw5kk60VA6S6llVU4YLZh+La
GSrI7NR9TcQ0rUOXG/l+heKSvdZa0rz72nWzKFEIG7Ug/cdV1zoPPdBG4Ic6zAwkry1BRELKiBaF
lZIj88Itvi+fHTPb1z0ZBQfVLZLkls8gid6D7GmMWM5ZCc9LLHNzaZO8HRfpuJdFEhi1a8gzh1et
dcbZqe28CHjXo2OP8j8shQDkffcZ1IE8AjIDnzsz4X/Wcp2DlJ0CCMx3IZlALH5t6Pq0Fuh6EZQs
8WW1dYptNJ96bfQyM41T/kXlDnMVV0U+XyMHa5kUjXXRFOF9kSE+C3Kxqk9wY2kwVGTefbTOJurb
cmNT7DMaxxe6IJs5Lbl5w7k0aFVEFX453Dz1DNzGLLapy3h9H+AE5EwvEHSkEY1yOO8dfDP1Fa05
RZc+RyjaXox6ReCEuIpSkPLSk6NrQl7lxPYtXmQdRLdF7bqxjjqrIKbMvyErskw1ANIYsFobP7xh
HXvixDBg7s2T9euYk7H3REQ7DvbaTMSjBr6M1CKQ4bs65BkHNBKZdr9rKrZ5TUBUTg6dY4U7K8Qs
DcZdBhJ9mRwpmBmKWRAFitwCrx104SsGSpCUOPQaLqetC59tQ1ne09KMEWCca+o+J4B7JK9mMAst
BqawkPjeFfZEHNwV1dEuYw3btL8gp03DxwD9CkOY7D9gMLlulbJmmm+wDQOIXvNXaLvobKpiD7fv
IBpKvjkeEmCFZIW4MItX9UGnO6Au1gsolWZkeunen9bLpiGBcMoyQMl36oRmqJhIsXojwSvO5Wf2
cDAnvMVueC/uL8m2JwvvUtjop5H1TNsfG1sWu3YRYYDwmqNnB74f95icpdJ1ECokH7DIQnX6tpoO
MKd+9T0HVbQU1LeEuDfKW8RqHnMQv3bedALejnYJoNyoz89PTkKqJyvSDkabfi5d46tSk+IY8aUu
BGuKAIq9e35S/bIq7SSK+Q3nV7nGcGPnyN/1pEKQ+fqEJUTi2ZRaBbkyUUoC9lwE+aa2uxYJw2sS
tN3pmgu2eQ+oBobFUl0S1PoTjS1z3g8ymttkkzo1sUVmqFbUo1vmQhiQ4fUxG/YI141KwpcitcOp
AyTHGduKm/IIolyEMpX8vIxASPe4yCg9jnPxTCTygnXwACSvA52RLCegWkM/U/QjJDf2LCVkCMFI
dFD32zteXoU3k2dT/zobIABV4VDt/lmtLzZu1Wyni8gDpGLU+eNQIh5IDlHOHxx9AQ4Nn1LugBzL
SvnaEYe9j9luGtjFw56bamwDU0sn35XK8XP3Fko0KKEtWLhtTOGAp09E3pTwi2NlVq3LkbWvObaT
hOXcHT343Gn6IAeubg3gTHYo1QnWk2lnzA7eJp1vlq++wYo4ESSjC0wg3lwpioYBpnsPxvdtS3qQ
S13sSsniPy+Z4Gj+BaWG97wYeuhXDO2KVrSYfn1y4g/nrHiDaMLJYapPpPI+zBAhUqIuRV1EYsyQ
r4Nf3VnCmwYgNuj/WAG/eygLgaBXDNuVtRtolf/0hD7z919QXVeIIzdLT/+vdKPCwKFKCfzBbWfV
0g5iMnQELzm5F9/RyJG2gXysI2uKM9pJLwJuq8Wb6uzGdBvfsaDICf2aoiK4aw/u/jgIpTlUEWJz
4MaElLt3e03kyjQcOCrfqbEiVIhsidXnzflksrE/wOFGDH5/VE2gynk30YxtgMqy29ib2yq6M001
m4JxB/SPopxhgZyW3gPIIhGtdGqaMlHiq8LuWJC8DZ9LEicMem0aN1Uao31+i+xWk5hLCvVSDwzh
KGA/Ght84w892qn+juq3mQ3GlciWclUfH8hrDQYGi91h+Xrq9jU05weYkWwL4a9Oa74sRfp+fcMM
zlEWzYrNA4N0Org60kgHEesipMFMm8AvkzLAnzOIb40HjkoJP5Xv/j0nuAfQemDoP8Yu2LXiAVGk
TlzLdnCoerT2GqwH0YYE54zKyfhLEFEwP1+kkOpdvmFhua0Dlb6abQvmG/qs3mZ7u/soFRVi5v+L
2KiuV6jSCEzkLd9n4kRR5HLhJ8HfV1KF2XzugFvfxTceLVx3hD+IbjZD/gADOPzluNevG7+J3ML7
luYPTlIuPV7PfleotPcvXccxU9Qw2hPU1zlFgjfyaL1J9Bcnt/tneYZ+/y2VYRURIqO+MSYKw4Qs
v0iLinAOgJZTKQcVYuQKrktKnKHJE8HYwhs/ASWM90YP/XQJLpeOUTyVamT4O1QToRMxcQAEd+tx
PjB6jezAc1TuK9Wg/CQ1kzn5T8l+d4SuV4OJtiypbib9f2Vmt22D5E6g8I6+rimDGt1luSyFGz+5
vyd6ZyDrkBj2aMtKNIDaAGkmw5fKgwP295NqZ5+OXgrF2ec+Co0QS5GvXGhApv0/15IhpXecbKbo
x56cOlxLPfFk5DfowPBy4Y+UC7y3sNfTb9OJ197imFwO5r+ril6CR2YckEE4hpZCCC47o0Z6JqMJ
14BnctoXKLlJdrnSskAyteCdPr6eYzIjOxqLIbTB0nh8wyETUhZdzIKIntWIOMteJ7CUlJ7FNDzj
R8F3kYGA3KDm9VMOLHRz8LmNCiwfRN6EJY2Hbx+Krsfrz31j4t7JxxmOWO2bAKnJ3gzEG/Gjg2Ne
2Y+nDtBKRIO1+GVMDPlGkzm7gZRCv3CK+BzU2yoEiHH02UhatYD1jy3KHu9vsjn5flXDWsDPfOXv
TdePdzFlDFet1VBbqjMNmrqZjIlZhT29k+nN8kyajy9RSWfT+Gd4UKOkf2PtcNEJzvWvhZCmQNk0
hHtIFCP3HNKuDV6haw512+nnCVnzxH3ZxdJ+uzaw0JZz0zzYQPEzpX+a9YmmSXrZFOc260U0bNgJ
V1xse0oLZI7njArQ+1j//PbukJK15zPzJ449EjVDYjzsN3OzPbw/bTIpt3j5Rgry+ECxbFTj4vC/
FlJQFoKlzyYqDgbu5YnUzGcF7PTIqBTuFQT7T3HsyNHUjGFVU2e0vNjNkPXp3/3hxrB9YaMue5Co
WfCMKoxskx+Y8IpUUQ3+KbQsCtHTmciwCD28zSZ9HHN94SrcA/sHkaoV5Kn4O1hJlIacJnBddMd8
Sy9PpfgY8IRtHVE4GlrSmHmSoh7KAH/U/bhYUOumdssB8rScYk0l7QyxTQtIvbnPPqXkgwjnSuPm
mwgTE7ZjixlWpwUiocQsY9H2Jw9rJB6y38udTSS5M8JfJmcmMOdexOF8Ze4VwRW5FgGDjcAH7vkl
zBMB4oLO0GShabpMB+tsI0yB0RfeO9ZES4U0k5HZ7cf9+Y7BPmz+WB1h0nOJg971sTMtLqVenwc8
sk2ySNMcjrI5k43ICoKVQdY6rP723/LX/xTt744EKVni3BjqPy3oFeky3uEjJNZojLLhMLkF7VCY
l91KI6cSukPOeiTjE7NsL0+cdmsOYT7RmlqRa5pxSDt2ywZOKO3OilF28SQSE5BVfoRHUFyiyv8t
+2PxKVDKBPAUwdg+4jd1ElDZScThKzzb396GqMvM5UWpzpKZtsqVuu+joRJDfEdxE74uNzgHIMNq
c8td14FsRTxrhkrbV2jGUgvkjxb8e2uidhUUN2YmRL61v8ZYxocW10XN9RR+4PHI3N5CD9hWmRA7
uo04ri9tcZhciiknWFUgCAofWmBfJDz4UawOIHDvdETl0KCi+N6oQkAxuOdcqNSM3alTS/EioZl4
pSFS5Q4UBye+7mU0vcePDiNuePPZo5xzOvTlqR42B4ROc4O2W7IAzWZSCNpjb2ynGANItfaZcy1V
oY1x+b6ry+VvWB7XBm7np8CxTgOGUmNMiBs0yogn+y/OCCwks22n4hDRGCaEAdCqC6X9ei1TCMJx
kw6aKi/7k8AxMuRDnDRird0zHdsqPUhEsgz5ZCM9I2xeklLlsIQQD536j1YjZVfV50suDR3tUnUs
CIiBUOG5eZULwIgXpk03Qb2sS+K79vM1Jq6pkEC+8NdSCGMMUYFJdpt4JxDQZ8/K8mYFsVXHzp9X
xe2ZF7a+gzwGRXkGIp/t7URYYdmzCmhVO/wMB6NZWyAKStPJu6cCJLjdTw4y3gvn7RKN3tGl9zAI
EQFNqT2EM1Bwe3DP/RPfRiyen2WZ1L1jgb4dI5JordTjAjmwXGXQHOJG1qoaBnNi3Yz8gdMNCBNN
G+lUlGefFf8/l+u8+7TrWndN2cLQtHyzLXfR7cKbyd4Ft9CHpeQBG0JArIIiOZggis/vF2ahXR4r
0HtZdxn2SX19+8MA6H5o477Ju8/INKhTU7CtKAM/ee1ZxIw62NegrxDzBOi0zw7WtjeLbEfKEVBR
7TNmstU1p2+duR0gtzeqFehuBAqVXPfKk0IKH+d/t0E8JQDvNL83ZKe7w7RPR7kX4V/VRYksDSbP
gMoDdqkhbO9XzUGJiStMFbX2TziiCheDl8lNnNn6DEaaF41ckZf+dB98II7AXmQOqG3w9xz4+ure
C6ll8DqhnV1gDHM82MlRxF8NWH+PNJoh8x2PtMq6xJbp4i51RQ6Mp3aJuCQNUUneS6H+Kmx3YgGA
oyZwjSuZulOkNiyZ5TMiZVlTGii4gYN0xg9Jef3pLvJyNN0fzkZhtrhSddq0GxIZVIfSBAjf/lK1
tVkPMF+irfxBRXAAnIRE6OuXoAKpbAIj1Dhnv2LXOtven4U/wrcUBgMTF4WdxsNQwMWcqRb0RvOx
YiWT4dgkvs2Ruj//sM3vmbUVdDAL6mcS3tBfl29KPz6LOlJsSq2tmOmE2STbWfx6d0OU5FwRYEwl
xtXVhc1Gwl3n4DwcDQ5plyirRe/Qx1QErTPauMd1z61S9wczIQ98OQvhBrKyYghR8ukhG/Zgwos6
637GuXGj52N2QKTNnCZFdFe1q8GigdACpKuMDu4/Mi+OYmxmEf/KlW/qTXUGV5YrxfmALx+lQqv6
hvI8ZWItHxpmNeCc0a1ZLSmZHe2X2NgjWIx4xawcpLSBTx4NUIXf1KkL5tv1eW0RiJnYn/qTsQQT
eD3QYub1eF0zhIpySJTupa+28K4VljCU9OXOR30se/Dp5K6muXLqDuL5j+op4oFwFDnfRhP1j4nI
iMzFciEog5S0YDqYpkLYovnP6NrHHyGUjVh8BUp6jW1E+tLIkMSaj+YSvFpUiR81Y0gN4DSfw4GE
/eh2MwF07dnGDYZ+auFr7umbXc+Z+t7DSEp35Q5pFTQdKz719znpjwrQDuSz/k3HR8PQ1QonbkBB
AQWon+fQ4pF+mHt24uOhR59e3l8FRhjzzBS8INTnLS1IoFGfPMfiybi5CUKsmRUe2ZvLoV89Ohyc
SQqnai3vIckZ8xo1Gx15+vwJwncLAMdm4g/2xEpAIp2YjkyF8ffHTeQ2LTUgL4FmVvm0rNO1uiA2
tMXyuGzLLeAZRu3DfG2RNoqdZiGPGTswkldRpID1EMJeYUWJLLD/2KOUxRy2zj2ef5c4gqYpJg6I
D3rYHTLngTYxEyOJXqT41XCrU6ku9GVnavjcqi5RGVGwlC7mATUGCZcdnSxBjI3zSY1RsDSDIgQX
Jffu1rHjLnPns7mLZxcCEEtdaw4DwU08BAqv9Ru/QFNSSppNuaPfEcAduT3+/RuvQjSgQH+Xv67J
VTrTF5H1fhlOIOCFQEN7P4GzT3b7tI2eq6kgaGDjjM2iewRwNyLxtJwWHVytMZ6kgQf686I+t1IJ
DzgNpJn0DVqvrOmO38m1Mzg/HjNY7FyMNV6hUfXpaXmO4s6O/lPcpK7hKo+cdyur5I9bYoaDsqaT
bkzaOaKd3kDgehIWo7tj1oNiZ+0pH+a41hP6c9RVGO1OuCcyMcxzaGSJm1+krEKyGIlZ/g2O2fO0
dEklClDhdF2YntjwlZT3Kg7+mfY3GAh7PoA8q9mygnDTmAwtGc1AVE0MleKlSC4R7k1iA7dxk97A
dnd2jX1sduOP6vQY6FlaDHQUEuUgfkvLxaU7m1y7doEUQRWihMpe1Vjqiwa1gfNLFGlFYaghwS81
sfSuok84nqO+ECuMasJqAH/1XwJeQsC6OOKh2igBoAX9xdB5efpvjLat68OuHzOwgOv3N7grt8k1
NrCGVpIKm2Hspvc6IjbgRFN9dJESv/lfAo9DoE2fh76GgQEKiVLKauEtzk4ECAUKee5M45W0zft/
LUpIwibLOkhxVJ6B2F1+hIyGPdv3Iv0d2wH02VdTg/pLgqVVVtnxJOFBAZLyxN5GwYSGs7udu34t
tYYQ/ARQGvObkCWd5BggYPZNFSUG86aygnmAODraf5xdyzuyh87GNkXhsn6JpMcjRARoyU0Cm0wT
5n8iTxtZAIyy8ii/8MWseT8QAoHYaYLiBq8DtTPFmXSKyrNwokjDVfA06xkWhp4rfkrG0w8GvEd9
MBOQ9p/dJny/AUOHftAR7qg9i1+v6s0qumjCGRtnOA3iV8Q31s1HOk+tO6DzQTYrwxAvMPjD4i02
gzd545WScxZKTdYG9FZuy4ZyGWlu3FlCBqziTVqtiVv4K1KryccPeue9l+Ue8FMghAa1OUmzsvrs
Zew3S9Bx4I8L/5klywSkweNmBkOEQ04nAXbbeRATsx9vso3ZrdXCWNk1khz3zZSERds9C8Dv1XNY
8z9MllpnknotkX7K/q9tBZZnNDDaZRREhkE5fA8WrjJNbwwPoK/1X43MXd2dLZE437Grqg615cRD
UYbkEG0gRPvOFAHj3+Wd2EU4sPkCodHgZpqH9TcrZNrGAJRJLo3pFTg2xaoEhyWGvk8vLjicaqFj
IZ5T4CmIVl6qzRbJL9lRzO+e/9tnfDuo1g2+xENMnii23L92eRElAewv1Wm+6y9v+ntY7uZG+fBl
RKa3anJbHJUMXNB/EHyGe0BRA7m39D0yLWHwJJ69lYEToyAU2YtzJ1DH4x6q8s8bUm1MQDlgC3Eh
HFAGcVWW6ezy2xWsAB1AbDbnDF48Tj2ahqXtvGreldtnRSoIQLZaJxlho/ksXLsKiCWcUMEE9ExE
PTs+wplnm/QY9lfLma/Tbf/MolJeqeFp93WgTzig120vCDtmG/2ykcUl3s+lhSFlDT+xcSmPfhoJ
+zdr3NITmdyBagQz0vzezKvBlm8Z7CZo8rHromAXAMJjpLHYOIReId/faxsZhanZDRkkLUIccd4m
Y6dEkFlduDUURyzCDlCQQG/SG4FRdOFyr5McDh4H4Ds2OyhGeDf0wCRDFrAQrZYCdgrmpDojoaIk
nW0rzMP4w9cMFtt0GEQ99kduixNvzpL8DItdgAJE1hnVvoFiBpKzXykezd1Hd1MKwuVLZWVWpo0w
H1GZAKIrDxfc/vHoNHmxhFfZgKLFn5OeYtIm5baJ9HilQm23smE8wdgdVdiULtt3pOD067M1hRvb
9tvHWFdlJDhxxfP0SKc84PMgsCoDQUI3XHj4+DLilFjE7Ux961AFmu76y7XV7Zc2jESlY7aR4a6q
Ct3RkelbA74GVpCYmqW1dSrHRYIoyhzLDemhmDxcGEqCUYB8p1jERBAWQ7RPiaKlclJe6OWYEzvv
LWrQsgNpSGdn+MwakujdazaxYwhRyXZrnEQlIUR16OJVlcYeEAIU9WjcUI/VvO6RhAkhOSih1Wnv
YdK03RPeJwORO7hZJ7/OcIfTcpXf3riE5d8C0yVG7xRG/4/M5tzeTKKKw+7DBsxl2NDEc+oW3b0P
3Z7MlOpvf7DQURqZg7QNR++2cJ/OOdzpcqiNB83vNB5vxbhIWUpWeLwYyONk4qbg+JYB3cIT6EiN
gtfsXtMMisjx7uo25jb6gORqS6/sAHIUgyZa8LaLg3yeaiTG3TZzMvkkBBdkIK5++JcZQcPwMVEm
uFv1CJ774niYfyw6aNUO19TwtZgXRBCltHZHA8Z5n2C7+Eabo0nciisb/cZWQCH/9OPlXHLE0Y7G
qwviRo2q3wONRWWgDiCf7OJW8YzpJ2zrnfsvQZM73wsAXYw1XMygGdyHAnI1R1BrdCgDr6Z4Qpi+
fLG+QTJ8Rrx92BSEMFErQpwAi/563HpqicoWqETi1URPcgmUN5X9BjKPFlvmtxlP9y1zuXAePH6/
Pu47duBT16KwmgtSB6kxCIFp012Po6G/u/T/LZ/idjaEP6sqFi0BP3PxJ3cqDCwte08Y0+ivjfiR
Id+NJpJep8i+kygorPkIa2KjXhmBD0qc1sDFY2Hkkj2T3gtVEeXx+mjHr5cvL6qUGMnTNBppNhHY
GjmPwvF9NQHC+at42KKvjIqzQUfP1WF8f5Zmob7ZcF8WX+91zuoDRpjscICFY9Xyzx2tuMt0nT3b
vP4uApEB1A/l+Usnq4MscmbSpeMU4+WWVkNvZvcLVj3T53MkM2Ackw6t0Oy8j9pPDWqIquUkvmje
sAaoHS01GToP9b+92Jk0gPbFlkQ+yfp1xppx41Xk1yLiYJTfsL2+SBkX3eNNmXMwV84eLvSadAgQ
iSS7tbahZJt3hUrfz+8Y9Ag90klF4nN4TeVYSJhIUM0Zo3cQiLKD2QGFl/+m9d5k8jZ1BGqlNGsI
TKsj8QsoRCoroS4zucYjeqFyNJRbrYcvE9vR2v6XEK+mHHx++OQAasYH8e6YJru0gm/l60ZGOwCq
f2/tIGKrDT4nZPFFLo4gkAtgVgCWilQEiqf+tO6kPCxTULDrTsT1lkUas6ZLpc553cgaA9pnSdwo
5wo0Izk241TCbLc5R1VO80gCYlUGynqW4apvaKi+SAvAjUynJoN5DbtapnKknAdEG7uT9EBdxInW
kUxjQeJd34j0ahMSyzOWkFjB2PakJWbNqyd+4yA3AcM/7PC3NoycmgAuVocEy3A8/V5wa010PAaY
1Gs8l45iYrKE3RpO+zlwJDohjibNBqUQsPcBJbPluxmWYy14C+vAlYcTsJKgQqhrItYNwyrV1t3k
oWSZ4FZuRTapQYDL5m5XXDY3VTcw+wa++C23gvz/jal9lJycp1TieqIpw4XtBD4Zf83mJ+RkYN+Y
4kz5d5OBZCmlPyGAUjFr/3GdsZTp/xDZAZZS1h006Z6ZEPImITuCGdZOWKRgYSuD+v7B/XNya751
+4Vf9eBDbnmncjsL6KWNbyw8R/WvnEI/0ByWq1IRilx+H42Q6B9PPI5jVtT1dvxJSKlSl/xrR/+G
lSCnPJqS2zIqf/4zJv7P7tfda7uwOjUwmEMC/Sv5EhLFNqxHTOuSTH64JT34PCIXYFUHsCKJYy25
wA0uhKeSBQ4skstqUsovUwisBJjErxLrzPxH1yr+RZ097rN4DVm8R3EV0/G2juMt1v3TpZvpBuuf
caz7JA/wn31MPbzVWhAuwiXJOgEojX4UufRXdiLmNdMb2VyYMZtpjn0U5Vszg2vmKmV5VQafUnnr
5xTf9J7vpi/EQMgQhWDPNg0xZRIvrr78PWAwhEeLnJRK2lPWLj619Glodp16VXFBzkJvkQBmrh6x
7mX1jpqhuPBeZoQImFAPS9/sfJuVDepMdSS9Bdg0o0R1lUukpDaBOvNOOFNeY/+dsvKfUpmmaqWS
r9aUc0iTwUQ3bxxIyk9m6VZxy8xp0CDTZcE4u87FQfuLoctVk1Ymu71vmXy2XLrv5fzurxwl2MpG
OuJiEb1jqgleRMQqdZLqcNz6MSUtsDlaU6Y3CCj+nwnySTSTT7FXjZnBFXvjLJWxle8FuLywqj3c
9wg457l5oGu7Ejc82fIzfZLtpBhniGmSpbAlj2YBtW8PtPhI3TNVhov8Ia55pjkN2o4n8HK8EOnV
HvB/xsE/kGXYA2PkZMCNIrmezIrIB6E95vUG/K9eQ5SCnz4NM7GqX4om/hzh6rx5D/n0EcbUTxzP
B6914iqkzvd46fKfWBCOcOp7LaxDDejC6Axs01Yw7pSTfx+sZofrPsFuTeZKUzcIFqKGDk1zOSJf
OGwDhhTHRmxdE27rGeNPq9aFYrPUMplXAxwwgH2p3QCwN6U44W1fPh3Le3HgJ65urSZvPnOEyPsl
4cQehmVF153UYl7eR8+JGG3NP2DKqDqBy+M7PmwQhJWjL3EZh1DreXwTeyBChtc7ofM/cQzzzxtJ
T/GpaihZLna0z5SiVtXXejiS/ICacdHjxh1hnrDzFTvQzmnCiV3k9IzWHxjO1Ja/h1heU2Rzhh8X
wmghqRAwUSktTYHrMplLe5adAVwrNnjAEKFDtpmJrocHyeFI54lR8F81DNlE+UWSLbZlCSwCUaZx
09axBmBRmEIyKA00Ny92ae8Q2V4HGs6cBFQP2tJ6dasXC9PVVyqjACWeiNWEtKw0SQ25TNcXYAKz
ilszfNnHAL7fvGKH7AKmv6SvocEpRz2sajQ+j0x+xSWu91Qq1WZ75CGGriiT3uS5HVzUZYCPeYtB
ZptdBYO5iBnBCRx2A71y2vK2Tm5DNqNhGmCp3z1zVp3ywlRWWlgJgkmLM4d1XvSJmkr45G3o4jdn
MK2l9IQ3asG+uqA2apYB7N55Pd+NUaPCtlk9UuqNyNyiN+qG7CZHNZG1+bnRRqnng37TfdjHjzLV
gLu5xMVk7PIRHGCPHuEVCNL4VLHhM20dTnAUFtX7TO2RFiFEzWgPDjdO8VTR/jTli0eBpPo3VIL9
vTyk+brhsUtLkt0kHQMw5cbPE6k+DcpXziomQnzBmsM/tS4Ar/agRLO/U4va0bzChS3bhgIQSuDX
KD2+tnV6tnvViOMKHRe5IQOAftZdQ8SVZa1XPyjeKphUVM42gbFh/stb91YAgKyNTZrugVSzYOAn
q8cy+wqW/xFJ5KARheJnMP1zjjS3qvoFEPx7vl7OsVOUzmByi6vz76Jl2SxKw9FuLLQlec5uFvx5
IUwvAkz6iRY4AsTqMsIMYbT0OTWGziOFko20JfL2x9oa8d4Zp6cCJ803yXso892UzP9zEKy1k1z7
xZysiVMkCGHIytwz/Fh1cECBd73oBAB4zPaXamh0Vx73QGn+gmCWyPlgj7dmdXDDm7lDcKjR345L
1H0Da9evYW0kVyqiOJ5X7o9NpNqkmjUjp/Boz7r47GB5PO3A6eBpmQbhAEorEhW/MHu7XFczyaaA
lxCtGjJPzisAc4eMhEoa2N+67IA+j22P0Pe/I5lHB7L+o9YL9RuDA2bPbXU3QtXSig2/jrhIAlns
17UJ6yS7jwVrRh22XaTxSln0LXMyIO6J2Xv/yjM88cBphjstqNONOGjVsCzxyYtQ3rP039quSuS+
EIDKqEUWpHnXQeYtrVKvKsgB8cCONxezO1yfPnN5/jC2Sz+i1aE2QqqEORgJe9NEL3UoGDrJUxT9
BjbKO2HJNQd8vqcglWVQZHpHrKfWJZHsLuHFhoPBCnqWhUtxgYvu8MMgTvAm43SI6vuANEJfRPxZ
xmyTNSBx4SAK5CIGIMyfgir8O+z1Tgj6vW5NT7kSeFWohc4Bg29ByFAHCsuln205i5h36O4kSX9E
2O1yjrUvVP77l3n/zjs7Bk2L1e1bNeCj9XqIBFirOPfTyeU8udkG0iRxiZxT052716vUJVGGN1RR
/PtqBIlctuzcJ9U9/svlGoiOqsxG86vdS8JX9LTHuslHceUTL8mOljKP1p+FXYrn/JH0yu0doq5U
aQespaF5+CCQjT7iy4qGS0gtlsnd4ZQmx+gsxk9PnnX5mw+hHciysR5j3RGKgl3uGC9Uq0mc+BnH
YdIk6pTfK/H3g5RKe6mMjyC8xKfQEbBlZblDM537pFEi0fo0t/iwVuUYfYvVv22fwTJ9db6TqXPy
XMwZye78gk6wu+DFWVtXJvp0cz3b7H2u7YDB+cSzeBlUfmdshDoqIyeedbAWHy13OjvNgHiQBzBm
BiTMl3IqCVIw8uXFSQTfpOuvyC3nmZ2tzKT+LUI7Pny31/4I8lPMXNY+N+JdQCoOFXiD2RatUJ3U
XrEYQN9a4dRjJBgXt92WfP3JGVuoV8zy57I1Qpa/+DH+KoIO6tDXu9P0zsqoiDSlnSxD56UV/iuq
AM+gETXEcI0sD1OJ8Un5ciLO9gzctnZWE1qFKO3OXQeAqUCq+5FAhboXz6v9HfQQvGlua5FzKs4q
S0tbCoE+xkW6XmZ7jPo6GYOb7mQp0dj46qnpDMqid6MItzkwprTBSvEqvnV5x2KS/2nuL10rWHHv
iEmQ6P+GkcA/B0KOt+Co92N7TLE/STbbBzyeiyICOVJqvU44zngf7VDhPRRNNfTrPx7T8ZaPwQRr
y825pHs8AL1KMrW77wG1rpkOEkK9BtFre2PMQbw1WDjXdOYx/QMIRvKXV7l9YFYHbqS01cDQVKZn
dMn2S3RhOONTxMbOm6/a4Ri9NOxH/BiIMtFPJGx4vdpDMWYH8poIGeu3ZdMpX6OEg5fPqvQVKv/J
b29XN037E2GoSvzLv4ap8wmxWSU9NLOjNjzo/yV4GKMJ0cmurp3HcrK+i3MYxLwZvT4ibBpuPwiK
+0i9FBriLmLPYEBLVwIY10dL3otSfYx7q9EDfh4AgW1zEw9pxXtZnVStM3aQxYPJ1q9pIB0fGDHz
Sa2zAPox8eCtDADfMkns2dgjZdp6MSBwJ4wOLRC/7EodzeBQtY5t2DLs3i5f0Sl+m22iRlzW3l7S
3lFcwms7vHz+0UDy7LX0wLWQm2bTJHf5Ihip6XQyGKOCk30vdU1dxiclkKZ+39krUT6GHXKMZMGf
RaLbFy4Jr6RYx2/luR6jmYsjKA08cYyd7UxtkLyFwtmW7VNFoOtVBguiNyAh9i43g0YP8uhuyNM9
dRIg4JqVf4nV6FnlIbp4FobS0RYtYnR/T+THtGTT6se8YUgfK8pApVOHcMkqoW25iBSUVsXpcxeK
WV9FFaZxV+v9AHPd81o6ehfFuVoDE4tpkm73Jk3NoZ/X/AOtzZGAm7s4bj17zvNdHYsitOxvJI92
j8dDWgKuPURz7dpv4qNzs328XaDGi5NH8PqRdhUwDfr6U9rfvY1axiDoCzQS+pqZtGVO/sOht9k5
AX7mKhpodz+heJTd0048sRhY7keaR9Iq8yOipJag05pdyCFurb5Lgor1Eh9DgCMeAySH24iwchm4
MthHEXgwZhbM/HJy8tF7BxKBSovbopE94BPHzzGoZ6tTanNG5cW/nkmm1o5BMyC/ZDWeofdbAN17
7lEpcBvxJMdP5MpyWbnd6MNmKL75iwnKc5eO0MZBOBO79s+WhwYzvhAqE9nj/AeLya8o4qjgy4CX
jwnEpsU0fN3CX1FcExO+ZntQdGdh2c4pEfh7bvFpFrjqQFlawOvSJqFU/BowEtWzsYcw2g0f1JK0
gX331mvMF+PmTY2Yvhi39sn7T/n97TSknU1dva+9XR8uCx3c3hSXVQSuDbZpTImBk0EuXjHU27RH
kKn9aIEqzoaWBvTdz7BEvkJnsUzZUSaS9Ufisyr3ee8seQAp6eQl7Ad0nozZwGQaLe+Vpy88wttg
IgwLiTXUWy1vJIr4Z6XsMpaJR+NdycHZ81WelQpPm7NB+0EhJrW+j1bb3Iftbhbl1tQkUl4QVKEs
2hI/+t91XHG+rg5WF6jGO05klv8+CFK7xdV6EkBvsUYPbJV6USFwBZJB/tINVHioiVL2iE7s+GtL
QlBMZrcUC3IhA/+fa1U7wjw3nnx30OE5vife+4b48yIaV8U4F4sOawludWEgymjWdQnNWwvXJSJf
sHBxQbVWg3TMLkfffs45C0kgVWMfvfeF3nVHrF6DtiixQ8Yn9H6+FOFaJV8l7/3SyMDtmufkjxLZ
Zw3QsAjDvijLgaFCrWW6m4hFpT2u3rFHckP45rHP09AMOH1zIhbuL03wxHJrGpEfSGQybs05BO6p
j1V+XkaNiVjoN9xiF4NzOG29hjLEe7gbISCLXWU3gQaOmMmICxd7BB8hB7BAPX6s+aPdOX0dRwQc
bQK75AXTQOXW0azhw0cNmZEDwH4CblhznG9tkWFWXUVAoBb+R72XH9R/o7U4
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
