// Seed: 1822554874
module module_0 (
    output wire id_0 id_2
);
  wire id_3;
  logic [1 : 1] id_4;
  wire id_5;
  not primCall (id_0, id_2);
  assign id_2 = id_2 - id_3;
  assign id_0 = id_3;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    input wor id_2,
    output uwire id_3,
    input supply1 id_4
    , id_6
);
  assign id_3 = -1;
  wire id_7;
  wire id_8;
  ;
  wire id_9;
  wire id_10;
  ;
  module_0 modCall_1 (id_1);
  assign id_1 = -1;
endmodule
module module_2 (
    input  wire id_0,
    input  wire id_1,
    output tri1 id_2
);
endmodule
