URL: ftp://ftp.cs.umass.edu/pub/osl/papers/spie96.ps.gz
Refering-URL: http://spa-www.cs.umass.edu/bibliography.html
Root-URL: 
Email: fweaver, weems, mckinleyg@cs.umass.edu  
Title: Compiling high-level languages for configurable computers: Applying lessons from heterogeneous processing  
Author: Glen E. Weaver Charles C. Weems Kathryn S. McKinley 
Note: This work was supported in part by the Defense Advanced Research Project Agency under grant number N00014-94-1-0742 monitored by the Office of Naval Research.  
Date: August 26, 1996  
Address: Amherst, MA 01003-4610  
Affiliation: Department of Computer Science University of Massachusetts  
Abstract: Configurable systems offer increased performance by providing hardware that matches the computational structure of a problem. This hardware is currently programmed with CAD tools and explicit library calls. To attain widespread acceptance, configurable computing must become transparently accessible from high-level programming languages, but the changeable nature of the target hardware presents a major challenge to traditional compiler technology. A compiler for a configurable computer should optimize the use of functions embedded in hardware and schedule hardware reconfigurations. The hurdles to be overcome in achieving this capability are similar in some ways to those facing compilation for heterogeneous systems. For example, current traditional compilers have neither an interface to accept new primitive operators, nor a mechanism for applying optimizations to new operators. We are building a compiler for heterogeneous computing, called Scale, which replaces the traditional monolithic compiler architecture with a flexible framework. Scale has three main parts: translation director, compilation library, and a persistent store which holds our intermediate representation as well as other data structures. The translation director exploits the framework's flexibility by using architectural information to build a plan to direct each compilation. The translation library serves as a toolkit for use by the translation director. Our compiler intermediate representation, Score, facilitates the addition of new IR nodes by distinguishing features used in defining nodes from properties on which transformations depend. In this paper, we present an overview of the Scale architecture and its capabilities for dealing with heterogeneity, followed by a discussion of how those capabilities apply to problems in configurable computing. We then address aspects of configurable computing that are likely to require extensions to our approach and propose some extensions. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> J. M. Arnold, D. A. Buell, and E. G. Davis. </author> <title> Splash 2. </title> <booktitle> In Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures, </booktitle> <pages> pages 316-324, </pages> <month> June </month> <year> 1992. </year>
Reference: [2] <author> P. M. Athanas and H. F. Silverman. </author> <title> Processor reconfiguration through instruction-set metamorphosis. </title> <journal> Computer, </journal> <volume> 26(3) </volume> <pages> 11-18, </pages> <month> March </month> <year> 1993. </year>
Reference: [3] <author> E. Mirsky and A. DeHon. </author> <title> MATRIX: A reconfigurable computing architecture with configurable instruction distribu with configurable instruction distribution and deployable resources. </title> <booktitle> In IEEE Symposium on FPGAs for Custom Computing Machines. IEEE, </booktitle> <month> April </month> <year> 1996. </year>
Reference: [4] <author> I. </author> <title> Page. Reconfigurable processor architectures. Microprocessors and Microsystems, </title> <month> May </month> <year> 1996. </year> <note> Special Issue on Codesign. </note>
Reference: [5] <author> L. Smarr and C. E. Catlett. </author> <title> Metacomputing. </title> <journal> Communications of the ACM, </journal> <volume> 35(6) </volume> <pages> 45-52, </pages> <month> June </month> <year> 1992. </year>
Reference: [6] <author> L. Turcotte. </author> <title> A survey of software environments for exploiting networked computing resources. </title> <type> Technical Report MSSU-EIRS-ERC-93-2, </type> <institution> NSF Engineering Research Center, Mississippi State University, </institution> <month> February </month> <year> 1993. </year>
Reference: [7] <author> L. Turcotte. </author> <title> Cluster computing. </title> <editor> In Albert Y. Zomaya, editor, </editor> <booktitle> Parallel and Distributed Computing Handbook, chapter 26. </booktitle> <publisher> McGraw-Hill, </publisher> <month> October </month> <year> 1995. </year>
Reference: [8] <author> A. Khokhar, V. Prasanna, M. Shaaban, and C. Wang. </author> <title> Heterogeneous computing: Challenges and opportunities. </title> <journal> Computer, </journal> <volume> 26(6) </volume> <pages> 18-27, </pages> <month> June </month> <year> 1993. </year>
Reference: [9] <author> A. Ghafoor and J. Yang. </author> <title> A distributed heterogeneous supercomputing management system. </title> <journal> Computer, </journal> <volume> 26(6) </volume> <pages> 78-86, </pages> <month> June </month> <year> 1993. </year>
Reference: [10] <author> A. Klietz, A. Malevsky, and K. Chin-Purcell. </author> <title> A case study in metacomputing: Distributed simulations of mixing in turbulent convection. </title> <booktitle> In Workshop on Heterogeneous Processing, </booktitle> <pages> pages 101-106, </pages> <month> April </month> <year> 1993. </year>
Reference: [11] <author> A. Dhagat. ANN: </author> <title> A software tool for annotatin IRIS-Ada graphs. </title> <type> Master's Project, </type> <month> June </month> <year> 1995. </year>
Reference: [12] <author> G. Weaver, K.S. McKinley, and C. Weems. </author> <title> Score: A compiler representation for heterogeneous systems. </title> <booktitle> In Heterogeneous Computing Workshop, </booktitle> <address> Honolulu, HI, </address> <month> April </month> <year> 1996. </year>
Reference: [13] <author> M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh. </author> <title> PRISM-II compiler and architecture. </title> <editor> In D. A. Buell and K. L. Pocek, editors, </editor> <booktitle> Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pages 9-16, </pages> <address> Napa, California, </address> <month> April </month> <year> 1993. </year>
Reference: [14] <author> D. Wo and K. </author> <title> Forward. Compiling to the gate level for a reconfigurable coprocessor. </title> <editor> In D. A. Buell and K. L. Pocek, editors, </editor> <booktitle> Proceedings of IEEE Workshop on FPGAs for Custom Computing Machings, </booktitle> <pages> pages 147-154, </pages> <address> Napa, CA, </address> <month> April </month> <year> 1994. </year>
Reference: [15] <author> A. DeHon. </author> <title> DPGA-coupled microprocessors: Commodity ICs for the early 21st century. </title> <editor> In D. A. Buell and K. L. Pocek, editors, </editor> <booktitle> Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pages 31-39, </pages> <address> Napa, CA, </address> <month> April </month> <year> 1994. </year>
Reference: [16] <author> L. Agarwal, M. Wazlowski, and S. Ghosh. </author> <title> An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGAs. </title> <editor> In D. A. Buell and K. L. Pocek, editors, </editor> <booktitle> Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pages 101-110, </pages> <address> Napa, California, </address> <month> April </month> <year> 1994. </year>
Reference: [17] <author> I. </author> <title> Page. Construction of hardware-software systems from a single description. </title> <booktitle> Jounal of VLSI Signal Processing, </booktitle> <volume> 12(1) </volume> <pages> 87-107, </pages> <month> March </month> <year> 1996. </year>
Reference: [18] <author> I. Page and W. Luk. </author> <title> Compiling occam into FPGAs. </title> <booktitle> In FPGAs. International Workshop on Field Programmable Logic and Applications, </booktitle> <pages> pages 271-283, </pages> <address> Oxford, UK, </address> <month> September </month> <year> 1991. </year>
Reference: [19] <author> M. Aubury, R. Watts, and I. </author> <title> Page. Handel-C compiler, release 1: Documentation and user's manual. </title> <type> Technical report, </type> <institution> Oxford University Computing Laboratory, </institution> <month> June </month> <year> 1996. </year>
Reference: [20] <author> D. Clark and B. Hutchings. </author> <title> The disc programming environment. </title> <booktitle> In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <month> April </month> <year> 1996. </year>
Reference: [21] <author> M. J. Wirthlin and B. L. Hutchings. </author> <title> Sequencing run-time reconfigured hardware with software. </title> <booktitle> In ACM/SIGDA International Symposium on Field Programmable Gate Arrays, </booktitle> <pages> pages 122-128, </pages> <address> Monterey, CA, </address> <month> February </month> <year> 1996. </year>
Reference: [22] <author> J. D. Hadley and B. L. Hutchings. </author> <title> Designing a partially reconfigured system. </title> <editor> In J. Schewel, editor, </editor> <booktitle> Proceedings of the International Society of Optical Engineering (SPIE). Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing., </booktitle> <volume> volume 2607, </volume> <pages> pages 210-220, </pages> <address> Philadephia, PA, </address> <month> October </month> <year> 1995. </year>
Reference: [23] <author> M. Gokhale and R. Minnich. </author> <title> Fpga computing in a data parallel c. </title> <booktitle> In Proceedings of the 1993 IEEE Workshop on FPGAs for Custom Computing Machines (FCCM'93), </booktitle> <address> Napa, CA, </address> <month> April </month> <year> 1993. </year>
Reference: [24] <author> M. Gokhale and B. Schott. </author> <title> Data parallel C on a reconfigurable logic array. </title> <journal> Journal of Supercomputing, </journal> <volume> 9(3) </volume> <pages> 291-313, </pages> <year> 1994. </year>
References-found: 24

