// Seed: 2420861872
module module_0;
  tri  id_1;
  tri0 id_2, id_3 = -1;
  assign (highz1, weak0) id_2 = -1;
  assign id_1 = id_3;
  wire  id_4;
  uwire id_5;
  assign id_2 = id_5;
  always id_2 = 1;
endmodule
module module_1 (
    output uwire id_0
);
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input  wand id_0,
    input  tri1 id_1,
    output wire id_2
);
  supply0 id_4;
  not primCall (id_2, id_4);
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
  uwire id_5 = -1;
  supply0 id_6, id_7;
  assign id_4 = -1 | id_0;
  assign id_4 = id_7;
  assign id_5 = id_6;
  tri id_8 = 1;
  assign id_7 = id_8;
endmodule
